[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2022.1.226
[EFX-0000 INFO] Compiled: Aug 29 2022.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

INFO: Read project database "C:/s100projects/T35SBC_extRAM_6/T35SBC_extRAM_6.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\ctlBusMux.v' (VERI-1482)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\ClockMux.v' (VERI-1482)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\cpuDIMux.v' (VERI-1482)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\cpuHAdrMux.v' (VERI-1482)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\dff2.v' (VERI-1482)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\dff3.v' (VERI-1482)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\ShiftReg.v' (VERI-1482)
-- Analyzing VHDL file 'C:\s100projects\T35SBC_extRAM_6\T80_Pack.vhd' (VHDL-1481)
-- Restoring VHDL unit 'ieee.std_logic_1164' from file 'C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vdb' (VHDL-1493)
-- Restoring VHDL unit 'std.standard' from file 'C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008/std/standard.vdb' (VHDL-1493)
-- Restoring VHDL unit 'std.textio' from file 'C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008/std/textio.vdb' (VHDL-1493)
C:\s100projects\T35SBC_extRAM_6\T80_Pack.vhd(51): INFO: analyzing package 't80_pack' (VHDL-1014)
-- Analyzing VHDL file 'C:\s100projects\T35SBC_extRAM_6\T80.vhd' (VHDL-1481)
-- Restoring VHDL unit 'ieee.numeric_std' from file 'C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008/ieee/numeric_std.vdb' (VHDL-1493)
C:\s100projects\T35SBC_extRAM_6\T80.vhd(75): INFO: analyzing entity 't80' (VHDL-1012)
C:\s100projects\T35SBC_extRAM_6\T80.vhd(115): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\portDecoder.v' (VERI-1482)
-- Analyzing VHDL file 'C:\s100projects\T35SBC_extRAM_6\T80s.vhd' (VHDL-1481)
C:\s100projects\T35SBC_extRAM_6\T80s.vhd(73): INFO: analyzing entity 't80s' (VHDL-1012)
C:\s100projects\T35SBC_extRAM_6\T80s.vhd(100): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:\s100projects\T35SBC_extRAM_6\Microcomputer.vhd' (VHDL-1481)
-- Restoring VHDL unit 'ieee.std_logic_arith' from file 'C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008/ieee/std_logic_arith.vdb' (VHDL-1493)
-- Restoring VHDL unit 'ieee.std_logic_unsigned' from file 'C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008/ieee/std_logic_unsigned.vdb' (VHDL-1493)
C:\s100projects\T35SBC_extRAM_6\Microcomputer.vhd(21): INFO: analyzing entity 'microcomputer' (VHDL-1012)
C:\s100projects\T35SBC_extRAM_6\Microcomputer.vhd(51): INFO: analyzing architecture 'struct' (VHDL-1010)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\ParShiftReg.v' (VERI-1482)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\T35SBC_extRAM_6_top.v' (VERI-1482)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\rom.v' (VERI-1482)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\n_bitlatch.v' (VERI-1482)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\memAdrDecoder.v' (VERI-1482)
-- Analyzing VHDL file 'C:\s100projects\T35SBC_extRAM_6\T80_ALU.vhd' (VHDL-1481)
C:\s100projects\T35SBC_extRAM_6\T80_ALU.vhd(62): INFO: analyzing entity 't80_alu' (VHDL-1012)
C:\s100projects\T35SBC_extRAM_6\T80_ALU.vhd(88): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\n_bitReg.v' (VERI-1482)
-- Analyzing VHDL file 'C:\s100projects\T35SBC_extRAM_6\T80_MCode.vhd' (VHDL-1481)
C:\s100projects\T35SBC_extRAM_6\T80_MCode.vhd(68): INFO: analyzing entity 't80_mcode' (VHDL-1012)
C:\s100projects\T35SBC_extRAM_6\T80_MCode.vhd(137): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing VHDL file 'C:\s100projects\T35SBC_extRAM_6\T80_Reg.vhd' (VHDL-1481)
C:\s100projects\T35SBC_extRAM_6\T80_Reg.vhd(56): INFO: analyzing entity 't80_reg' (VHDL-1012)
C:\s100projects\T35SBC_extRAM_6\T80_Reg.vhd(76): INFO: analyzing architecture 'rtl' (VHDL-1010)
-- Analyzing Verilog file 'C:\s100projects\T35SBC_extRAM_6\LEDBarMux.v' (VERI-1482)
INFO: Analysis took 0.162339 seconds.
INFO: 	Analysis took 0.0625 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 54.172 MB, end = 60.248 MB, delta = 6.076 MB
INFO: 	Analysis peak virtual memory usage = 60.248 MB
INFO: Analysis resident set memory usage: begin = 55.136 MB, end = 63.956 MB, delta = 8.82 MB
INFO: 	Analysis peak resident set memory usage = 63.96 MB
INFO: ***** Ending Analysis ... *****
INFO: ***** Beginning Elaboration ... *****
C:\s100projects\T35SBC_extRAM_6\T80.vhd(75): INFO: processing 'T80(rtl)' (VHDL-1067)
C:\s100projects\T35SBC_extRAM_6\T80_MCode.vhd(68): INFO: processing 'T80_MCode(rtl)' (VHDL-1067)
C:\s100projects\T35SBC_extRAM_6\T80_ALU.vhd(62): INFO: processing 'T80_ALU(rtl)' (VHDL-1067)
C:\s100projects\T35SBC_extRAM_6\T80_Reg.vhd(56): INFO: processing 'T80_Reg(rtl)' (VHDL-1067)
C:\s100projects\T35SBC_extRAM_6\T80_Reg.vhd(79): INFO: extracting RAM for identifier 'RegsH' (VHDL-1754)
C:\s100projects\T35SBC_extRAM_6\T80_Reg.vhd(80): INFO: extracting RAM for identifier 'RegsL' (VHDL-1754)
C:\s100projects\T35SBC_extRAM_6\T80s.vhd(73): INFO: processing 'T80s(rtl)' (VHDL-1067)
C:\s100projects\T35SBC_extRAM_6\T80.vhd(75): INFO: processing 'T80(iowait=1)(rtl)' (VHDL-1067)
C:\s100projects\T35SBC_extRAM_6\Microcomputer.vhd(21): INFO: processing 'Microcomputer(struct)' (VHDL-1067)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_COMB4' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(46): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(55): INFO: compiling module 'EFX_IDDR' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(69): INFO: compiling module 'EFX_ODDR' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(85): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(97): INFO: compiling module 'EFX_LUT4' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(105): INFO: compiling module 'EFX_MULT' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(140): INFO: compiling module 'EFX_DSP48' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(196): INFO: compiling module 'EFX_DSP24' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(249): INFO: compiling module 'EFX_DSP12' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(302): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(362): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(434): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(539): INFO: compiling module 'RAMB5' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(601): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(693): INFO: compiling module 'EFX_RAM10' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(794): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(924): INFO: compiling module 'EFX_SRL8' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\ctlBusMux.v(6): INFO: compiling module 'ctlBusMux' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\ClockMux.v(5): INFO: compiling module 'ClockMux' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\cpuDIMux.v(12): INFO: compiling module 'cpuDIMux' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\cpuDIMux.v(34): WARNING: latch inferred for net 'selectedData[7]' (VERI-2580)
C:\s100projects\T35SBC_extRAM_6\cpuHAdrMux.v(6): INFO: compiling module 'cpuHAdrMux' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\dff2.v(4): INFO: compiling module 'dff2' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\dff2.v(14): WARNING: invert of if-condition matches sensitivity list edge; this is unconventional (VERI-2548)
C:\s100projects\T35SBC_extRAM_6\dff3.v(5): INFO: compiling module 'dff3' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\ShiftReg.v(3): INFO: compiling module 'ShiftReg' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\portDecoder.v(7): INFO: compiling module 'portDecoder' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\ParShiftReg.v(7): INFO: compiling module 'ParShiftReg' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\T35SBC_extRAM_6_top.v(9): INFO: compiling module 'T35SBC_extRAM_6_top' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\T35SBC_extRAM_6_top.v(399): WARNING: expression size 22 truncated to fit in target size 21 (VERI-1209)
C:\s100projects\T35SBC_extRAM_6\T35SBC_extRAM_6_top.v(427): INFO: switching to VHDL mode to elaborate design unit 'microcomputer' (VERI-1231)
C:\s100projects\T35SBC_extRAM_6\T35SBC_extRAM_6_top.v(427): INFO: returning to Verilog mode to proceed with elaboration (VERI-1232)
C:\s100projects\T35SBC_extRAM_6\memAdrDecoder.v(8): INFO: compiling module 'memAdrDecoder' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\rom.v(13): INFO: compiling module 'rom(ADDR_WIDTH=11,RAM_INIT_FILE="00RAM_TEST.inithex")' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\rom.v(30): INFO: extracting RAM for identifier 'rom' (VERI-2571)
C:\s100projects\T35SBC_extRAM_6\rom.v(30): WARNING: net 'rom' does not have a driver (VDB-1002)
C:\s100projects\T35SBC_extRAM_6\n_bitlatch.v(6): INFO: compiling module 'n_bitLatch(N=7)' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\n_bitReg.v(5): INFO: compiling module 'n_bitReg(N=16)' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\n_bitReg.v(5): INFO: compiling module 'n_bitReg(N=4)' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\n_bitReg.v(5): INFO: compiling module 'n_bitReg' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\LEDBarMux.v(12): INFO: compiling module 'LedBarMux' (VERI-1018)
C:\s100projects\T35SBC_extRAM_6\T35SBC_extRAM_6_top.v(210): WARNING: net 'inta' does not have a driver (VDB-1002)
C:\s100projects\T35SBC_extRAM_6\T35SBC_extRAM_6_top.v(229): WARNING: net 'pHLDA' does not have a driver (VDB-1002)
INFO: Elaboration took 0.257873 seconds.
INFO: 	Elaboration took 0.265625 seconds (approximately) in total CPU time.
INFO: Elaboration virtual memory usage: begin = 60.248 MB, end = 82.52 MB, delta = 22.272 MB
INFO: 	Elaboration peak virtual memory usage = 82.52 MB
INFO: Elaboration resident set memory usage: begin = 63.964 MB, end = 87.216 MB, delta = 23.252 MB
INFO: 	Elaboration peak resident set memory usage = 87.22 MB
INFO: ***** Ending Elaboration ... *****
[EFX-0008 WARNING] Top module not specified. 'T35SBC_extRAM_6_top' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
INFO: ***** Beginning Reading Mapping Library ... *****
-- Analyzing Verilog file 'C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v' (VERI-1482)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(6): INFO: compiling module 'EFX_ADD' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(19): INFO: compiling module 'EFX_FF' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(36): INFO: compiling module 'EFX_COMB4' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(46): INFO: compiling module 'EFX_GBUFCE' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(55): INFO: compiling module 'EFX_IDDR' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(69): INFO: compiling module 'EFX_ODDR' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(85): INFO: compiling module 'EFX_IOBUF' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(97): INFO: compiling module 'EFX_LUT4' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(105): INFO: compiling module 'EFX_MULT' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(140): INFO: compiling module 'EFX_DSP48' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(196): INFO: compiling module 'EFX_DSP24' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(249): INFO: compiling module 'EFX_DSP12' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(302): INFO: compiling module 'EFX_RAM_4K' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(362): INFO: compiling module 'EFX_RAM_5K' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(434): INFO: compiling module 'EFX_DPRAM_5K' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(539): INFO: compiling module 'RAMB5' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(601): INFO: compiling module 'EFX_RAM_10K' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(693): INFO: compiling module 'EFX_RAM10' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(794): INFO: compiling module 'EFX_DPRAM10' (VERI-1018)
C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v(924): INFO: compiling module 'EFX_SRL8' (VERI-1018)
INFO: Reading Mapping Library took 0.0214619 seconds.
INFO: 	Reading Mapping Library took 0.015625 seconds (approximately) in total CPU time.
INFO: Reading Mapping Library virtual memory usage: begin = 84.112 MB, end = 84.112 MB, delta = 0 MB
INFO: 	Reading Mapping Library peak virtual memory usage = 84.112 MB
INFO: Reading Mapping Library resident set memory usage: begin = 88.956 MB, end = 88.972 MB, delta = 0.016 MB
INFO: 	Reading Mapping Library peak resident set memory usage = 88.98 MB
INFO: ***** Ending Reading Mapping Library ... *****
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'RegsH'. (C:\s100projects\T35SBC_extRAM_6\T80_Reg.vhd:79)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'RegsL'. (C:\s100projects\T35SBC_extRAM_6\T80_Reg.vhd:80)
[EFX-0256 WARNING] The primary output port 'test_OUT' wire 'test_OUT' is not driven.
[EFX-0200 WARNING] Removing redundant signal : F[5]. (C:\s100projects\T35SBC_extRAM_6\T80_MCode.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : F[4]. (C:\s100projects\T35SBC_extRAM_6\T80_MCode.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : F[3]. (C:\s100projects\T35SBC_extRAM_6\T80_MCode.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : F[1]. (C:\s100projects\T35SBC_extRAM_6\T80_MCode.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : address[8]. (C:\s100projects\T35SBC_extRAM_6\memAdrDecoder.v:11)
[EFX-0200 WARNING] Removing redundant signal : address[7]. (C:\s100projects\T35SBC_extRAM_6\memAdrDecoder.v:11)
[EFX-0200 WARNING] Removing redundant signal : address[6]. (C:\s100projects\T35SBC_extRAM_6\memAdrDecoder.v:11)
[EFX-0200 WARNING] Removing redundant signal : address[5]. (C:\s100projects\T35SBC_extRAM_6\memAdrDecoder.v:11)
[EFX-0200 WARNING] Removing redundant signal : address[4]. (C:\s100projects\T35SBC_extRAM_6\memAdrDecoder.v:11)
[EFX-0200 WARNING] Removing redundant signal : address[3]. (C:\s100projects\T35SBC_extRAM_6\memAdrDecoder.v:11)
[EFX-0200 WARNING] Removing redundant signal : address[2]. (C:\s100projects\T35SBC_extRAM_6\memAdrDecoder.v:11)
[EFX-0200 WARNING] Removing redundant signal : address[1]. (C:\s100projects\T35SBC_extRAM_6\memAdrDecoder.v:11)
[EFX-0200 WARNING] Removing redundant signal : address[0]. (C:\s100projects\T35SBC_extRAM_6\memAdrDecoder.v:11)
[EFX-0266 WARNING] Module Instance 'i140' input pin tied to constant (n_int=1).
[EFX-0266 WARNING] Module Instance 'i140' input pin tied to constant (n_nmi=1).
[EFX-0266 WARNING] Module Instance 's100adr' input pin tied to constant (clr=0).
[EFX-0266 WARNING] Module Instance 's100adr16_19' input pin tied to constant (clr=0).
[EFX-0266 WARNING] Module Instance 's100adr16_19' input pin tied to constant (inData[0]=0).
[EFX-0266 WARNING] Module Instance 's100adr16_19' input pin tied to constant (inData[1]=0).
[EFX-0266 WARNING] Module Instance 's100adr16_19' input pin tied to constant (inData[2]=0).
[EFX-0266 WARNING] Module Instance 's100adr16_19' input pin tied to constant (inData[3]=0).
[EFX-0266 WARNING] Module Instance 'iorqlatch' input pin tied to constant (pst_n=1).
[EFX-0266 WARNING] Module Instance 'endpsync' input pin tied to constant (clr_n=1).
[EFX-0266 WARNING] Module Instance 'resetLatch' input pin tied to constant (clr_n=1).
[EFX-0266 WARNING] Module Instance 'resetLatch' input pin tied to constant (din=1).
[EFX-0266 WARNING] Module Instance 'holdInLatch' input pin tied to constant (pst_n=1).
[EFX-0266 WARNING] Module Instance 'holdInLatch' input pin tied to constant (clr_n=1).
[EFX-0266 WARNING] Module Instance 'HLDAoutLatch' input pin tied to constant (pst_n=1).
[EFX-0266 WARNING] Module Instance 'ctlDisableLatch' input pin tied to constant (pst_n=1).
[EFX-0266 WARNING] Module Instance 'ctlDisableLatch' input pin tied to constant (clr_n=1).
[EFX-0266 WARNING] Module Instance 'romwait' input pin tied to constant (clr=1).
[EFX-0266 WARNING] Module Instance 'romwait' input pin tied to constant (SerIn=1).
[EFX-0266 WARNING] Module Instance 'romwait' input pin tied to constant (ParIn[0]=1).
[EFX-0266 WARNING] Module Instance 'romwait' input pin tied to constant (ParIn[1]=1).
[EFX-0266 WARNING] Module Instance 'romwait' input pin tied to constant (ParIn[2]=1).
[EFX-0266 WARNING] Module Instance 'romwait' input pin tied to constant (ParIn[3]=1).
[EFX-0266 WARNING] Module Instance 'romwait' input pin tied to constant (ParIn[4]=1).
[EFX-0266 WARNING] Module Instance 'romwait' input pin tied to constant (ParIn[5]=1).
[EFX-0266 WARNING] Module Instance 'romwait' input pin tied to constant (ParIn[6]=1).
[EFX-0266 WARNING] Module Instance 'romwait' input pin tied to constant (ParIn[7]=1).
[EFX-0266 WARNING] Module Instance 'iowait' input pin tied to constant (clr=1).
[EFX-0266 WARNING] Module Instance 'iowait' input pin tied to constant (SerIn=1).
[EFX-0266 WARNING] Module Instance 'iowait' input pin tied to constant (ParIn[0]=1).
[EFX-0266 WARNING] Module Instance 'iowait' input pin tied to constant (ParIn[1]=1).
[EFX-0266 WARNING] Module Instance 'iowait' input pin tied to constant (ParIn[2]=1).
[EFX-0266 WARNING] Module Instance 'iowait' input pin tied to constant (ParIn[3]=1).
[EFX-0266 WARNING] Module Instance 'iowait' input pin tied to constant (ParIn[4]=1).
[EFX-0266 WARNING] Module Instance 'iowait' input pin tied to constant (ParIn[5]=1).
[EFX-0266 WARNING] Module Instance 'iowait' input pin tied to constant (ParIn[6]=1).
[EFX-0266 WARNING] Module Instance 'iowait' input pin tied to constant (ParIn[7]=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'test_OUT'. (C:\s100projects\T35SBC_extRAM_6\T35SBC_extRAM_6_top.v:155)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'inta'. (C:\s100projects\T35SBC_extRAM_6\T35SBC_extRAM_6_top.v:210)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'pHLDA'. (C:\s100projects\T35SBC_extRAM_6\T35SBC_extRAM_6_top.v:229)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "T35SBC_extRAM_6_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80_MCode" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80_MCode" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80_ALU" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80_ALU" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80_Reg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80_Reg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80(iowait=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80(iowait=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80s" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T80s" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Microcomputer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Microcomputer" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "cpuDIMux" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "cpuDIMux" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memAdrDecoder" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memAdrDecoder" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rom(ADDR_WIDTH=11,RAM_INIT_FILE="00RAM_TEST.inithex")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rom(ADDR_WIDTH=11,RAM_INIT_FILE="00RAM_TEST.inithex")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "portDecoder" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "portDecoder" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "n_bitLatch(N=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "n_bitLatch(N=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "n_bitReg(N=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "n_bitReg(N=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "n_bitReg(N=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "n_bitReg(N=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "cpuHAdrMux" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "cpuHAdrMux" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctlBusMux" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ctlBusMux" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "n_bitReg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "n_bitReg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "LedBarMux" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "LedBarMux" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dff3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dff3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dff2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dff2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ClockMux" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ClockMux" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ParShiftReg" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ParShiftReg" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35SBC_extRAM_6_top" begin
[EFX-0655 WARNING] Mapping into logic memory block 'i140/cpu1/u0/Regs/RegsH'. (C:\s100projects\T35SBC_extRAM_6\T80_Reg.vhd:79)
[EFX-0655 WARNING] Mapping into logic memory block 'i140/cpu1/u0/Regs/RegsL'. (C:\s100projects\T35SBC_extRAM_6\T80_Reg.vhd:80)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 224 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "T35SBC_extRAM_6_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network Clkcpu with 351 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network cpuClock with 27 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network pll0_2MHz with 21 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Inverted Clock Network cpuClock with 17 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1895, ed: 6511, lv: 13, pw: 2677.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 28s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n636 with 351 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n608 with 24 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n4 with 21 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Inverted Clock Network n608 with 17 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
INFO: ***** Beginning VDB Netlist Checker ... *****
WARNING: Input/Inout Port pll0_LOCKED is unconnected and will be removed
WARNING: Input/Inout Port sw_IOBYTE[3] is unconnected and will be removed
WARNING: Input/Inout Port sw_IOBYTE[2] is unconnected and will be removed
WARNING: Input/Inout Port sw_IOBYTE[1] is unconnected and will be removed
WARNING: Input/Inout Port sw_IOBYTE[0] is unconnected and will be removed
WARNING: Input/Inout Port test_IN is unconnected and will be removed
INFO: Found 6 warnings in the post-synthesis netlist.
INFO: VDB Netlist Checker took 0.0344001 seconds.
INFO: 	VDB Netlist Checker took 0.03125 seconds (approximately) in total CPU time.
INFO: VDB Netlist Checker virtual memory usage: begin = 104.012 MB, end = 104.012 MB, delta = 0 MB
INFO: 	VDB Netlist Checker peak virtual memory usage = 126.82 MB
INFO: VDB Netlist Checker resident set memory usage: begin = 111.728 MB, end = 111.776 MB, delta = 0.048 MB
INFO: 	VDB Netlist Checker peak resident set memory usage = 131.252 MB
INFO: ***** Ending VDB Netlist Checker ... *****
-- Writing netlist 'T35SBC_extRAM_6_top' to Verilog file 'C:/s100projects/T35SBC_extRAM_6/outflow/T35SBC_extRAM_6.map.v' (VDB-1030)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	60
[EFX-0000 INFO] EFX_LUT4        : 	1906
[EFX-0000 INFO] EFX_FF          : 	413
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 
