
Drone_9-1_Sensor_connection_chk.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eed8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e8  0800f068  0800f068  00010068  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f850  0800f850  000111d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f850  0800f850  00010850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f858  0800f858  000111d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f858  0800f858  00010858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f85c  0800f85c  0001085c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800f860  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000111d8  2**0
                  CONTENTS
 10 .bss          000006b0  200001d8  200001d8  000111d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000888  20000888  000111d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019c7c  00000000  00000000  00011208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044c3  00000000  00000000  0002ae84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001800  00000000  00000000  0002f348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000128e  00000000  00000000  00030b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026a06  00000000  00000000  00031dd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000202c5  00000000  00000000  000587dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df444  00000000  00000000  00078aa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00157ee5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007628  00000000  00000000  00157f28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007d  00000000  00000000  0015f550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f050 	.word	0x0800f050

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800f050 	.word	0x0800f050

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <AT24C08_Page_Write>:
 *  Created on: Apr 10, 2024
 *      Author: myhg1
 */
#include "AT24C08.h"

void AT24C08_Page_Write(unsigned char page, unsigned char* data, unsigned char len){
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b088      	sub	sp, #32
 8000e9c:	af04      	add	r7, sp, #16
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	6039      	str	r1, [r7, #0]
 8000ea2:	71fb      	strb	r3, [r7, #7]
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	71bb      	strb	r3, [r7, #6]
	//비트 연산을 잘계산 해보면
	unsigned char devAddress = ((page*16)>>8)<<1|0xA0;
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	011b      	lsls	r3, r3, #4
 8000eac:	121b      	asrs	r3, r3, #8
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	b25b      	sxtb	r3, r3
 8000eb2:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 8000eb6:	b25b      	sxtb	r3, r3
 8000eb8:	73fb      	strb	r3, [r7, #15]
	unsigned char wordAddress = (page*16)&0xff;
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	011b      	lsls	r3, r3, #4
 8000ebe:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ec6:	480f      	ldr	r0, [pc, #60]	@ (8000f04 <AT24C08_Page_Write+0x6c>)
 8000ec8:	f006 fd16 	bl	80078f8 <HAL_GPIO_WritePin>
	HAL_I2C_Mem_Write(&hi2c1, devAddress, wordAddress, I2C_MEMADD_SIZE_8BIT, &data[0], 16,
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
 8000ece:	b299      	uxth	r1, r3
 8000ed0:	7bbb      	ldrb	r3, [r7, #14]
 8000ed2:	b29a      	uxth	r2, r3
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	9302      	str	r3, [sp, #8]
 8000ed8:	2310      	movs	r3, #16
 8000eda:	9301      	str	r3, [sp, #4]
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	9300      	str	r3, [sp, #0]
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	4809      	ldr	r0, [pc, #36]	@ (8000f08 <AT24C08_Page_Write+0x70>)
 8000ee4:	f006 fe80 	bl	8007be8 <HAL_I2C_Mem_Write>
			1);
	HAL_Delay(1);
 8000ee8:	2001      	movs	r0, #1
 8000eea:	f005 fa1f 	bl	800632c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000eee:	2201      	movs	r2, #1
 8000ef0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ef4:	4803      	ldr	r0, [pc, #12]	@ (8000f04 <AT24C08_Page_Write+0x6c>)
 8000ef6:	f006 fcff 	bl	80078f8 <HAL_GPIO_WritePin>
}
 8000efa:	bf00      	nop
 8000efc:	3710      	adds	r7, #16
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40020800 	.word	0x40020800
 8000f08:	200003f4 	.word	0x200003f4

08000f0c <AT24C08_Page_Read>:

void AT24C08_Page_Read(unsigned char page, unsigned char* data, unsigned char len){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b088      	sub	sp, #32
 8000f10:	af04      	add	r7, sp, #16
 8000f12:	4603      	mov	r3, r0
 8000f14:	6039      	str	r1, [r7, #0]
 8000f16:	71fb      	strb	r3, [r7, #7]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	71bb      	strb	r3, [r7, #6]
	//비트 연산을 잘계산 해보면
	unsigned char devAddress = ((page*16)>>8)<<1|0xA0;
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	011b      	lsls	r3, r3, #4
 8000f20:	121b      	asrs	r3, r3, #8
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	b25b      	sxtb	r3, r3
 8000f26:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 8000f2a:	b25b      	sxtb	r3, r3
 8000f2c:	73fb      	strb	r3, [r7, #15]
	unsigned char wordAddress = (page*16)&0xff;
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	011b      	lsls	r3, r3, #4
 8000f32:	73bb      	strb	r3, [r7, #14]

	HAL_I2C_Mem_Read(&hi2c1, devAddress, wordAddress, I2C_MEMADD_SIZE_8BIT, &data[0], 16,
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	b299      	uxth	r1, r3
 8000f38:	7bbb      	ldrb	r3, [r7, #14]
 8000f3a:	b29a      	uxth	r2, r3
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	9302      	str	r3, [sp, #8]
 8000f40:	2310      	movs	r3, #16
 8000f42:	9301      	str	r3, [sp, #4]
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	9300      	str	r3, [sp, #0]
 8000f48:	2301      	movs	r3, #1
 8000f4a:	4803      	ldr	r0, [pc, #12]	@ (8000f58 <AT24C08_Page_Read+0x4c>)
 8000f4c:	f006 ff46 	bl	8007ddc <HAL_I2C_Mem_Read>
			1);
}
 8000f50:	bf00      	nop
 8000f52:	3710      	adds	r7, #16
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	200003f4 	.word	0x200003f4

08000f5c <EP_PIDGain_Write>:

//EP 프로토콜을 이용한 함수
void EP_PIDGain_Write(unsigned char id,float PGain, float IGain, float DGain)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b08c      	sub	sp, #48	@ 0x30
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	ed87 0a02 	vstr	s0, [r7, #8]
 8000f68:	edc7 0a01 	vstr	s1, [r7, #4]
 8000f6c:	ed87 1a00 	vstr	s2, [r7]
 8000f70:	73fb      	strb	r3, [r7, #15]
	unsigned char buf_write[16];
	//공용체 변수 선언
	Parser parser;

	//sync char와 id
	buf_write[0] = 0x45;
 8000f72:	2345      	movs	r3, #69	@ 0x45
 8000f74:	763b      	strb	r3, [r7, #24]
	buf_write[1] = 0x50;
 8000f76:	2350      	movs	r3, #80	@ 0x50
 8000f78:	767b      	strb	r3, [r7, #25]
	buf_write[2] = id;
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	76bb      	strb	r3, [r7, #26]
	//Pgain 값
	parser.f = PGain;
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	617b      	str	r3, [r7, #20]
	buf_write[3] = parser.byte[0];
 8000f82:	7d3b      	ldrb	r3, [r7, #20]
 8000f84:	76fb      	strb	r3, [r7, #27]
	buf_write[4] = parser.byte[1];
 8000f86:	7d7b      	ldrb	r3, [r7, #21]
 8000f88:	773b      	strb	r3, [r7, #28]
	buf_write[5] = parser.byte[2];
 8000f8a:	7dbb      	ldrb	r3, [r7, #22]
 8000f8c:	777b      	strb	r3, [r7, #29]
	buf_write[6] = parser.byte[3];
 8000f8e:	7dfb      	ldrb	r3, [r7, #23]
 8000f90:	77bb      	strb	r3, [r7, #30]
	//Igain 값
	parser.f = IGain;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	617b      	str	r3, [r7, #20]
	buf_write[7] = parser.byte[0];
 8000f96:	7d3b      	ldrb	r3, [r7, #20]
 8000f98:	77fb      	strb	r3, [r7, #31]
	buf_write[8] = parser.byte[1];
 8000f9a:	7d7b      	ldrb	r3, [r7, #21]
 8000f9c:	f887 3020 	strb.w	r3, [r7, #32]
	buf_write[9] = parser.byte[2];
 8000fa0:	7dbb      	ldrb	r3, [r7, #22]
 8000fa2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	buf_write[10] = parser.byte[3];
 8000fa6:	7dfb      	ldrb	r3, [r7, #23]
 8000fa8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	//Dgain 값
	parser.f = DGain;
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	617b      	str	r3, [r7, #20]
	buf_write[11] = parser.byte[0];
 8000fb0:	7d3b      	ldrb	r3, [r7, #20]
 8000fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	buf_write[12] = parser.byte[1];
 8000fb6:	7d7b      	ldrb	r3, [r7, #21]
 8000fb8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	buf_write[13] = parser.byte[2];
 8000fbc:	7dbb      	ldrb	r3, [r7, #22]
 8000fbe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	buf_write[14] = parser.byte[3];
 8000fc2:	7dfb      	ldrb	r3, [r7, #23]
 8000fc4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	//chksum
	unsigned char chksum = 0xff;
 8000fc8:	23ff      	movs	r3, #255	@ 0xff
 8000fca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	for(int i=0; i<15; i++) chksum -= buf_write[i];
 8000fce:	2300      	movs	r3, #0
 8000fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000fd2:	e00c      	b.n	8000fee <EP_PIDGain_Write+0x92>
 8000fd4:	f107 0218 	add.w	r2, r7, #24
 8000fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fda:	4413      	add	r3, r2
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fea:	3301      	adds	r3, #1
 8000fec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ff0:	2b0e      	cmp	r3, #14
 8000ff2:	ddef      	ble.n	8000fd4 <EP_PIDGain_Write+0x78>

	buf_write[15] = chksum;
 8000ff4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ff8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	//id에 따라 저장할 페이지가 바뀐다.

	switch(id)
 8000ffc:	7bfb      	ldrb	r3, [r7, #15]
 8000ffe:	2b05      	cmp	r3, #5
 8001000:	d83e      	bhi.n	8001080 <EP_PIDGain_Write+0x124>
 8001002:	a201      	add	r2, pc, #4	@ (adr r2, 8001008 <EP_PIDGain_Write+0xac>)
 8001004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001008:	08001021 	.word	0x08001021
 800100c:	08001031 	.word	0x08001031
 8001010:	08001041 	.word	0x08001041
 8001014:	08001051 	.word	0x08001051
 8001018:	08001061 	.word	0x08001061
 800101c:	08001071 	.word	0x08001071
	{
	case 0:
		AT24C08_Page_Write(0,&buf_write[0], 16);
 8001020:	f107 0318 	add.w	r3, r7, #24
 8001024:	2210      	movs	r2, #16
 8001026:	4619      	mov	r1, r3
 8001028:	2000      	movs	r0, #0
 800102a:	f7ff ff35 	bl	8000e98 <AT24C08_Page_Write>
		break;
 800102e:	e027      	b.n	8001080 <EP_PIDGain_Write+0x124>
	case 1:
		AT24C08_Page_Write(1,&buf_write[0], 16);
 8001030:	f107 0318 	add.w	r3, r7, #24
 8001034:	2210      	movs	r2, #16
 8001036:	4619      	mov	r1, r3
 8001038:	2001      	movs	r0, #1
 800103a:	f7ff ff2d 	bl	8000e98 <AT24C08_Page_Write>
		break;
 800103e:	e01f      	b.n	8001080 <EP_PIDGain_Write+0x124>
	case 2:
		AT24C08_Page_Write(2,&buf_write[0], 16);
 8001040:	f107 0318 	add.w	r3, r7, #24
 8001044:	2210      	movs	r2, #16
 8001046:	4619      	mov	r1, r3
 8001048:	2002      	movs	r0, #2
 800104a:	f7ff ff25 	bl	8000e98 <AT24C08_Page_Write>
		break;
 800104e:	e017      	b.n	8001080 <EP_PIDGain_Write+0x124>
	case 3:
		AT24C08_Page_Write(3,&buf_write[0], 16);
 8001050:	f107 0318 	add.w	r3, r7, #24
 8001054:	2210      	movs	r2, #16
 8001056:	4619      	mov	r1, r3
 8001058:	2003      	movs	r0, #3
 800105a:	f7ff ff1d 	bl	8000e98 <AT24C08_Page_Write>
		break;
 800105e:	e00f      	b.n	8001080 <EP_PIDGain_Write+0x124>
	case 4:
		AT24C08_Page_Write(4,&buf_write[0], 16);
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	2210      	movs	r2, #16
 8001066:	4619      	mov	r1, r3
 8001068:	2004      	movs	r0, #4
 800106a:	f7ff ff15 	bl	8000e98 <AT24C08_Page_Write>
		break;
 800106e:	e007      	b.n	8001080 <EP_PIDGain_Write+0x124>
	case 5:
		AT24C08_Page_Write(5,&buf_write[0], 16);
 8001070:	f107 0318 	add.w	r3, r7, #24
 8001074:	2210      	movs	r2, #16
 8001076:	4619      	mov	r1, r3
 8001078:	2005      	movs	r0, #5
 800107a:	f7ff ff0d 	bl	8000e98 <AT24C08_Page_Write>
		break;
 800107e:	bf00      	nop
	}
}
 8001080:	bf00      	nop
 8001082:	3730      	adds	r7, #48	@ 0x30
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <EP_PIDGain_Read>:

//콜 바이 레퍼런스로 주소를 받아와서 해당 주소의 데이터를 저장해야한다. 그러므로 포인터로 선언
//그리고 잘 저장 됬는지 확인하기 위해 반환값을 주자
unsigned char EP_PIDGain_Read(unsigned char id,float* PGain, float* IGain, float* DGain){
 8001088:	b580      	push	{r7, lr}
 800108a:	b08c      	sub	sp, #48	@ 0x30
 800108c:	af00      	add	r7, sp, #0
 800108e:	60b9      	str	r1, [r7, #8]
 8001090:	607a      	str	r2, [r7, #4]
 8001092:	603b      	str	r3, [r7, #0]
 8001094:	4603      	mov	r3, r0
 8001096:	73fb      	strb	r3, [r7, #15]
	unsigned char buf_read[16];
	Parser parser;

	//먼저 역순으로 받아온다.
	switch(id)
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	2b05      	cmp	r3, #5
 800109c:	d83e      	bhi.n	800111c <EP_PIDGain_Read+0x94>
 800109e:	a201      	add	r2, pc, #4	@ (adr r2, 80010a4 <EP_PIDGain_Read+0x1c>)
 80010a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a4:	080010bd 	.word	0x080010bd
 80010a8:	080010cd 	.word	0x080010cd
 80010ac:	080010dd 	.word	0x080010dd
 80010b0:	080010ed 	.word	0x080010ed
 80010b4:	080010fd 	.word	0x080010fd
 80010b8:	0800110d 	.word	0x0800110d
	{
	case 0:
		AT24C08_Page_Read(0,&buf_read[0], 16);
 80010bc:	f107 0318 	add.w	r3, r7, #24
 80010c0:	2210      	movs	r2, #16
 80010c2:	4619      	mov	r1, r3
 80010c4:	2000      	movs	r0, #0
 80010c6:	f7ff ff21 	bl	8000f0c <AT24C08_Page_Read>
		break;
 80010ca:	e027      	b.n	800111c <EP_PIDGain_Read+0x94>
	case 1:
		AT24C08_Page_Read(1,&buf_read[0], 16);
 80010cc:	f107 0318 	add.w	r3, r7, #24
 80010d0:	2210      	movs	r2, #16
 80010d2:	4619      	mov	r1, r3
 80010d4:	2001      	movs	r0, #1
 80010d6:	f7ff ff19 	bl	8000f0c <AT24C08_Page_Read>
		break;
 80010da:	e01f      	b.n	800111c <EP_PIDGain_Read+0x94>
	case 2:
		AT24C08_Page_Read(2,&buf_read[0], 16);
 80010dc:	f107 0318 	add.w	r3, r7, #24
 80010e0:	2210      	movs	r2, #16
 80010e2:	4619      	mov	r1, r3
 80010e4:	2002      	movs	r0, #2
 80010e6:	f7ff ff11 	bl	8000f0c <AT24C08_Page_Read>
		break;
 80010ea:	e017      	b.n	800111c <EP_PIDGain_Read+0x94>
	case 3:
		AT24C08_Page_Read(3,&buf_read[0], 16);
 80010ec:	f107 0318 	add.w	r3, r7, #24
 80010f0:	2210      	movs	r2, #16
 80010f2:	4619      	mov	r1, r3
 80010f4:	2003      	movs	r0, #3
 80010f6:	f7ff ff09 	bl	8000f0c <AT24C08_Page_Read>
		break;
 80010fa:	e00f      	b.n	800111c <EP_PIDGain_Read+0x94>
	case 4:
		AT24C08_Page_Read(4,&buf_read[0], 16);
 80010fc:	f107 0318 	add.w	r3, r7, #24
 8001100:	2210      	movs	r2, #16
 8001102:	4619      	mov	r1, r3
 8001104:	2004      	movs	r0, #4
 8001106:	f7ff ff01 	bl	8000f0c <AT24C08_Page_Read>
		break;
 800110a:	e007      	b.n	800111c <EP_PIDGain_Read+0x94>
	case 5:
		AT24C08_Page_Read(5,&buf_read[0], 16);
 800110c:	f107 0318 	add.w	r3, r7, #24
 8001110:	2210      	movs	r2, #16
 8001112:	4619      	mov	r1, r3
 8001114:	2005      	movs	r0, #5
 8001116:	f7ff fef9 	bl	8000f0c <AT24C08_Page_Read>
		break;
 800111a:	bf00      	nop
	}

	unsigned char chksum = 0xff;
 800111c:	23ff      	movs	r3, #255	@ 0xff
 800111e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	for(int i=0; i<15; i++) chksum -= buf_read[i];
 8001122:	2300      	movs	r3, #0
 8001124:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001126:	e00c      	b.n	8001142 <EP_PIDGain_Read+0xba>
 8001128:	f107 0218 	add.w	r2, r7, #24
 800112c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800112e:	4413      	add	r3, r2
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800113c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800113e:	3301      	adds	r3, #1
 8001140:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001144:	2b0e      	cmp	r3, #14
 8001146:	ddef      	ble.n	8001128 <EP_PIDGain_Read+0xa0>

	if(buf_read[15] == chksum && buf_read[0] == 0x45 && buf_read[1] == 0x50)
 8001148:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800114c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001150:	429a      	cmp	r2, r3
 8001152:	d12f      	bne.n	80011b4 <EP_PIDGain_Read+0x12c>
 8001154:	7e3b      	ldrb	r3, [r7, #24]
 8001156:	2b45      	cmp	r3, #69	@ 0x45
 8001158:	d12c      	bne.n	80011b4 <EP_PIDGain_Read+0x12c>
 800115a:	7e7b      	ldrb	r3, [r7, #25]
 800115c:	2b50      	cmp	r3, #80	@ 0x50
 800115e:	d129      	bne.n	80011b4 <EP_PIDGain_Read+0x12c>
	{
		//공용체 멤버변수 f에 든값을 gain의 주소에 넣어주자.
		//Pgain
		parser.byte[0] = buf_read[3];
 8001160:	7efb      	ldrb	r3, [r7, #27]
 8001162:	753b      	strb	r3, [r7, #20]
		parser.byte[1] = buf_read[4];
 8001164:	7f3b      	ldrb	r3, [r7, #28]
 8001166:	757b      	strb	r3, [r7, #21]
		parser.byte[2] = buf_read[5];
 8001168:	7f7b      	ldrb	r3, [r7, #29]
 800116a:	75bb      	strb	r3, [r7, #22]
		parser.byte[3] = buf_read[6];
 800116c:	7fbb      	ldrb	r3, [r7, #30]
 800116e:	75fb      	strb	r3, [r7, #23]
		*PGain = parser.f;
 8001170:	697a      	ldr	r2, [r7, #20]
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	601a      	str	r2, [r3, #0]
		parser.byte[0] = buf_read[7];
 8001176:	7ffb      	ldrb	r3, [r7, #31]
 8001178:	753b      	strb	r3, [r7, #20]
		parser.byte[1] = buf_read[8];
 800117a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800117e:	757b      	strb	r3, [r7, #21]
		parser.byte[2] = buf_read[9];
 8001180:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001184:	75bb      	strb	r3, [r7, #22]
		parser.byte[3] = buf_read[10];
 8001186:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800118a:	75fb      	strb	r3, [r7, #23]
		*IGain = parser.f;
 800118c:	697a      	ldr	r2, [r7, #20]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	601a      	str	r2, [r3, #0]
		parser.byte[0] = buf_read[11];
 8001192:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001196:	753b      	strb	r3, [r7, #20]
		parser.byte[1] = buf_read[12];
 8001198:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800119c:	757b      	strb	r3, [r7, #21]
		parser.byte[2] = buf_read[13];
 800119e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80011a2:	75bb      	strb	r3, [r7, #22]
		parser.byte[3] = buf_read[14];
 80011a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80011a8:	75fb      	strb	r3, [r7, #23]
		*DGain = parser.f;
 80011aa:	697a      	ldr	r2, [r7, #20]
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	601a      	str	r2, [r3, #0]

		//제대로 데이터가 읽힘
		return 0;
 80011b0:	2300      	movs	r3, #0
 80011b2:	e000      	b.n	80011b6 <EP_PIDGain_Read+0x12e>
	}
	//데이터가 제대로 안 읽혔을때
	return 1;
 80011b4:	2301      	movs	r3, #1
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3730      	adds	r7, #48	@ 0x30
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop

080011c0 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	601a      	str	r2, [r3, #0]
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f023 0210 	bic.w	r2, r3, #16
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	431a      	orrs	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	605a      	str	r2, [r3, #4]
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	2b01      	cmp	r3, #1
 8001218:	d101      	bne.n	800121e <LL_SPI_IsActiveFlag_RXNE+0x18>
 800121a:	2301      	movs	r3, #1
 800121c:	e000      	b.n	8001220 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800121e:	2300      	movs	r3, #0
}
 8001220:	4618      	mov	r0, r3
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	f003 0302 	and.w	r3, r3, #2
 800123c:	2b02      	cmp	r3, #2
 800123e:	d101      	bne.n	8001244 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001240:	2301      	movs	r3, #1
 8001242:	e000      	b.n	8001246 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	330c      	adds	r3, #12
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	b2db      	uxtb	r3, r3
}
 8001262:	4618      	mov	r0, r3
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr

0800126e <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 800126e:	b480      	push	{r7}
 8001270:	b085      	sub	sp, #20
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
 8001276:	460b      	mov	r3, r1
 8001278:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	330c      	adds	r3, #12
 800127e:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	78fa      	ldrb	r2, [r7, #3]
 8001284:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8001286:	bf00      	nop
 8001288:	3714      	adds	r7, #20
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
	...

08001294 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800129c:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800129e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012a0:	4907      	ldr	r1, [pc, #28]	@ (80012c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80012a8:	4b05      	ldr	r3, [pc, #20]	@ (80012c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80012aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4013      	ands	r3, r2
 80012b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012b2:	68fb      	ldr	r3, [r7, #12]
}
 80012b4:	bf00      	nop
 80012b6:	3714      	adds	r7, #20
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	40023800 	.word	0x40023800

080012c4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80012cc:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80012ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012d0:	4907      	ldr	r1, [pc, #28]	@ (80012f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80012d8:	4b05      	ldr	r3, [pc, #20]	@ (80012f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80012da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4013      	ands	r3, r2
 80012e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012e2:	68fb      	ldr	r3, [r7, #12]
}
 80012e4:	bf00      	nop
 80012e6:	3714      	adds	r7, #20
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	40023800 	.word	0x40023800

080012f4 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	691a      	ldr	r2, [r3, #16]
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	4013      	ands	r3, r2
 8001306:	683a      	ldr	r2, [r7, #0]
 8001308:	429a      	cmp	r2, r3
 800130a:	bf0c      	ite	eq
 800130c:	2301      	moveq	r3, #1
 800130e:	2300      	movne	r3, #0
 8001310:	b2db      	uxtb	r3, r3
}
 8001312:	4618      	mov	r0, r3
 8001314:	370c      	adds	r7, #12
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr

0800131e <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800131e:	b480      	push	{r7}
 8001320:	b083      	sub	sp, #12
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
 8001326:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	683a      	ldr	r2, [r7, #0]
 800132c:	619a      	str	r2, [r3, #24]
}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr

0800133a <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800133a:	b480      	push	{r7}
 800133c:	b083      	sub	sp, #12
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
 8001342:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	041a      	lsls	r2, r3, #16
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	619a      	str	r2, [r3, #24]
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b090      	sub	sp, #64	@ 0x40
 800135c:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800135e:	f107 0318 	add.w	r3, r7, #24
 8001362:	2228      	movs	r2, #40	@ 0x28
 8001364:	2100      	movs	r1, #0
 8001366:	4618      	mov	r0, r3
 8001368:	f00b f98e 	bl	800c688 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	463b      	mov	r3, r7
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]
 8001378:	611a      	str	r2, [r3, #16]
 800137a:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 800137c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001380:	f7ff ffa0 	bl	80012c4 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001384:	2002      	movs	r0, #2
 8001386:	f7ff ff85 	bl	8001294 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800138a:	2004      	movs	r0, #4
 800138c:	f7ff ff82 	bl	8001294 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001390:	2001      	movs	r0, #1
 8001392:	f7ff ff7f 	bl	8001294 <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8001396:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800139a:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800139c:	2302      	movs	r3, #2
 800139e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80013a0:	2303      	movs	r3, #3
 80013a2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80013a4:	2300      	movs	r3, #0
 80013a6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80013a8:	2300      	movs	r3, #0
 80013aa:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80013ac:	2305      	movs	r3, #5
 80013ae:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b0:	463b      	mov	r3, r7
 80013b2:	4619      	mov	r1, r3
 80013b4:	4841      	ldr	r0, [pc, #260]	@ (80014bc <BNO080_GPIO_SPI_Initialization+0x164>)
 80013b6:	f00a fa10 	bl	800b7da <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80013be:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80013c2:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80013c4:	2300      	movs	r3, #0
 80013c6:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80013c8:	2302      	movs	r3, #2
 80013ca:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80013cc:	2301      	movs	r3, #1
 80013ce:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80013d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 80013d6:	2318      	movs	r3, #24
 80013d8:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80013da:	2300      	movs	r3, #0
 80013dc:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80013de:	2300      	movs	r3, #0
 80013e0:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 80013e2:	230a      	movs	r3, #10
 80013e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 80013e6:	f107 0318 	add.w	r3, r7, #24
 80013ea:	4619      	mov	r1, r3
 80013ec:	4834      	ldr	r0, [pc, #208]	@ (80014c0 <BNO080_GPIO_SPI_Initialization+0x168>)
 80013ee:	f00a fa98 	bl	800b922 <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80013f2:	2100      	movs	r1, #0
 80013f4:	4832      	ldr	r0, [pc, #200]	@ (80014c0 <BNO080_GPIO_SPI_Initialization+0x168>)
 80013f6:	f7ff fef3 	bl	80011e0 <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 80013fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013fe:	4831      	ldr	r0, [pc, #196]	@ (80014c4 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001400:	f7ff ff9b 	bl	800133a <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 8001404:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001408:	482c      	ldr	r0, [pc, #176]	@ (80014bc <BNO080_GPIO_SPI_Initialization+0x164>)
 800140a:	f7ff ff96 	bl	800133a <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 800140e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001412:	482d      	ldr	r0, [pc, #180]	@ (80014c8 <BNO080_GPIO_SPI_Initialization+0x170>)
 8001414:	f7ff ff91 	bl	800133a <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 8001418:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800141c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800141e:	2301      	movs	r3, #1
 8001420:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001422:	2303      	movs	r3, #3
 8001424:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800142a:	2300      	movs	r3, #0
 800142c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 800142e:	463b      	mov	r3, r7
 8001430:	4619      	mov	r1, r3
 8001432:	4822      	ldr	r0, [pc, #136]	@ (80014bc <BNO080_GPIO_SPI_Initialization+0x164>)
 8001434:	f00a f9d1 	bl	800b7da <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 8001438:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800143c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800143e:	2301      	movs	r3, #1
 8001440:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001442:	2303      	movs	r3, #3
 8001444:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 800144e:	463b      	mov	r3, r7
 8001450:	4619      	mov	r1, r3
 8001452:	481c      	ldr	r0, [pc, #112]	@ (80014c4 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8001454:	f00a f9c1 	bl	800b7da <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8001458:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800145c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800145e:	2301      	movs	r3, #1
 8001460:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001462:	2303      	movs	r3, #3
 8001464:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800146a:	2300      	movs	r3, #0
 800146c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 800146e:	463b      	mov	r3, r7
 8001470:	4619      	mov	r1, r3
 8001472:	4815      	ldr	r0, [pc, #84]	@ (80014c8 <BNO080_GPIO_SPI_Initialization+0x170>)
 8001474:	f00a f9b1 	bl	800b7da <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 8001478:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800147c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800147e:	2300      	movs	r3, #0
 8001480:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001482:	2301      	movs	r3, #1
 8001484:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 8001486:	463b      	mov	r3, r7
 8001488:	4619      	mov	r1, r3
 800148a:	480e      	ldr	r0, [pc, #56]	@ (80014c4 <BNO080_GPIO_SPI_Initialization+0x16c>)
 800148c:	f00a f9a5 	bl	800b7da <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 8001490:	480b      	ldr	r0, [pc, #44]	@ (80014c0 <BNO080_GPIO_SPI_Initialization+0x168>)
 8001492:	f7ff fe95 	bl	80011c0 <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 8001496:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800149a:	4808      	ldr	r0, [pc, #32]	@ (80014bc <BNO080_GPIO_SPI_Initialization+0x164>)
 800149c:	f7ff ff3f 	bl	800131e <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 80014a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014a4:	4808      	ldr	r0, [pc, #32]	@ (80014c8 <BNO080_GPIO_SPI_Initialization+0x170>)
 80014a6:	f7ff ff3a 	bl	800131e <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 80014aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014ae:	4805      	ldr	r0, [pc, #20]	@ (80014c4 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80014b0:	f7ff ff35 	bl	800131e <LL_GPIO_SetOutputPin>
}
 80014b4:	bf00      	nop
 80014b6:	3740      	adds	r7, #64	@ 0x40
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40020400 	.word	0x40020400
 80014c0:	40003800 	.word	0x40003800
 80014c4:	40020800 	.word	0x40020800
 80014c8:	40020000 	.word	0x40020000

080014cc <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 80014d2:	f7ff ff41 	bl	8001358 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 80014d6:	482e      	ldr	r0, [pc, #184]	@ (8001590 <BNO080_Initialization+0xc4>)
 80014d8:	f00a ff8e 	bl	800c3f8 <iprintf>
	
	CHIP_DESELECT(BNO080);
 80014dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014e0:	482c      	ldr	r0, [pc, #176]	@ (8001594 <BNO080_Initialization+0xc8>)
 80014e2:	f7ff ff1c 	bl	800131e <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 80014e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014ea:	482b      	ldr	r0, [pc, #172]	@ (8001598 <BNO080_Initialization+0xcc>)
 80014ec:	f7ff ff17 	bl	800131e <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 80014f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014f4:	4829      	ldr	r0, [pc, #164]	@ (800159c <BNO080_Initialization+0xd0>)
 80014f6:	f7ff ff20 	bl	800133a <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80014fa:	20c8      	movs	r0, #200	@ 0xc8
 80014fc:	f004 ff16 	bl	800632c <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 8001500:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001504:	4825      	ldr	r0, [pc, #148]	@ (800159c <BNO080_Initialization+0xd0>)
 8001506:	f7ff ff0a 	bl	800131e <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 800150a:	f000 fc3d 	bl	8001d88 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 800150e:	f000 fc3b 	bl	8001d88 <BNO080_waitForSPI>
	BNO080_receivePacket();
 8001512:	f000 fc5d 	bl	8001dd0 <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 8001516:	f000 fc37 	bl	8001d88 <BNO080_waitForSPI>
	BNO080_receivePacket();
 800151a:	f000 fc59 	bl	8001dd0 <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 800151e:	4b20      	ldr	r3, [pc, #128]	@ (80015a0 <BNO080_Initialization+0xd4>)
 8001520:	22f9      	movs	r2, #249	@ 0xf9
 8001522:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 8001524:	4b1e      	ldr	r3, [pc, #120]	@ (80015a0 <BNO080_Initialization+0xd4>)
 8001526:	2200      	movs	r2, #0
 8001528:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 800152a:	2102      	movs	r1, #2
 800152c:	2002      	movs	r0, #2
 800152e:	f000 fcbf 	bl	8001eb0 <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 8001532:	f000 fc29 	bl	8001d88 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 8001536:	f000 fc4b 	bl	8001dd0 <BNO080_receivePacket>
 800153a:	4603      	mov	r3, r0
 800153c:	2b01      	cmp	r3, #1
 800153e:	d11b      	bne.n	8001578 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 8001540:	4b18      	ldr	r3, [pc, #96]	@ (80015a4 <BNO080_Initialization+0xd8>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	4619      	mov	r1, r3
 8001546:	4b17      	ldr	r3, [pc, #92]	@ (80015a4 <BNO080_Initialization+0xd8>)
 8001548:	785b      	ldrb	r3, [r3, #1]
 800154a:	461a      	mov	r2, r3
 800154c:	4b15      	ldr	r3, [pc, #84]	@ (80015a4 <BNO080_Initialization+0xd8>)
 800154e:	789b      	ldrb	r3, [r3, #2]
 8001550:	4618      	mov	r0, r3
 8001552:	4b14      	ldr	r3, [pc, #80]	@ (80015a4 <BNO080_Initialization+0xd8>)
 8001554:	78db      	ldrb	r3, [r3, #3]
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	4603      	mov	r3, r0
 800155a:	4813      	ldr	r0, [pc, #76]	@ (80015a8 <BNO080_Initialization+0xdc>)
 800155c:	f00a ff4c 	bl	800c3f8 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 8001560:	4b0f      	ldr	r3, [pc, #60]	@ (80015a0 <BNO080_Initialization+0xd4>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	2bf8      	cmp	r3, #248	@ 0xf8
 8001566:	d107      	bne.n	8001578 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8001568:	4b0d      	ldr	r3, [pc, #52]	@ (80015a0 <BNO080_Initialization+0xd4>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	4619      	mov	r1, r3
 800156e:	480f      	ldr	r0, [pc, #60]	@ (80015ac <BNO080_Initialization+0xe0>)
 8001570:	f00a ff42 	bl	800c3f8 <iprintf>
			return (0);
 8001574:	2300      	movs	r3, #0
 8001576:	e007      	b.n	8001588 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8001578:	4b09      	ldr	r3, [pc, #36]	@ (80015a0 <BNO080_Initialization+0xd4>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	22f8      	movs	r2, #248	@ 0xf8
 800157e:	4619      	mov	r1, r3
 8001580:	480b      	ldr	r0, [pc, #44]	@ (80015b0 <BNO080_Initialization+0xe4>)
 8001582:	f00a ff39 	bl	800c3f8 <iprintf>
	return (1); //Something went wrong
 8001586:	2301      	movs	r3, #1
}
 8001588:	4618      	mov	r0, r3
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	0800f068 	.word	0x0800f068
 8001594:	40020400 	.word	0x40020400
 8001598:	40020000 	.word	0x40020000
 800159c:	40020800 	.word	0x40020800
 80015a0:	200001f8 	.word	0x200001f8
 80015a4:	200001f4 	.word	0x200001f4
 80015a8:	0800f07c 	.word	0x0800f07c
 80015ac:	0800f094 	.word	0x0800f094
 80015b0:	0800f0b4 	.word	0x0800f0b4

080015b4 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 80015be:	bf00      	nop
 80015c0:	480c      	ldr	r0, [pc, #48]	@ (80015f4 <SPI2_SendByte+0x40>)
 80015c2:	f7ff fe33 	bl	800122c <LL_SPI_IsActiveFlag_TXE>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d0f9      	beq.n	80015c0 <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	4619      	mov	r1, r3
 80015d0:	4808      	ldr	r0, [pc, #32]	@ (80015f4 <SPI2_SendByte+0x40>)
 80015d2:	f7ff fe4c 	bl	800126e <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 80015d6:	bf00      	nop
 80015d8:	4806      	ldr	r0, [pc, #24]	@ (80015f4 <SPI2_SendByte+0x40>)
 80015da:	f7ff fe14 	bl	8001206 <LL_SPI_IsActiveFlag_RXNE>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d0f9      	beq.n	80015d8 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 80015e4:	4803      	ldr	r0, [pc, #12]	@ (80015f4 <SPI2_SendByte+0x40>)
 80015e6:	f7ff fe34 	bl	8001252 <LL_SPI_ReceiveData8>
 80015ea:	4603      	mov	r3, r0
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40003800 	.word	0x40003800

080015f8 <BNO080_dataAvailable>:
//////////////////////////////////////////////////////////////////////////

//Updates the latest variables if possible
//Returns false if new readings are not available
int BNO080_dataAvailable(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
	//If we have an interrupt pin connection available, check if data is available.
	//If int pin is NULL, then we'll rely on BNO080_receivePacket() to timeout
	//See issue 13: https://github.com/sparkfun/SparkFun_BNO080_Arduino_Library/issues/13
	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 80015fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001600:	4811      	ldr	r0, [pc, #68]	@ (8001648 <BNO080_dataAvailable+0x50>)
 8001602:	f7ff fe77 	bl	80012f4 <LL_GPIO_IsInputPinSet>
 8001606:	4603      	mov	r3, r0
 8001608:	2b01      	cmp	r3, #1
 800160a:	d101      	bne.n	8001610 <BNO080_dataAvailable+0x18>
		return (0);
 800160c:	2300      	movs	r3, #0
 800160e:	e019      	b.n	8001644 <BNO080_dataAvailable+0x4c>

	if (BNO080_receivePacket() == 1)
 8001610:	f000 fbde 	bl	8001dd0 <BNO080_receivePacket>
 8001614:	4603      	mov	r3, r0
 8001616:	2b01      	cmp	r3, #1
 8001618:	d113      	bne.n	8001642 <BNO080_dataAvailable+0x4a>
	{
		//Check to see if this packet is a sensor reporting its data to us
		if (shtpHeader[2] == CHANNEL_REPORTS && shtpData[0] == SHTP_REPORT_BASE_TIMESTAMP)
 800161a:	4b0c      	ldr	r3, [pc, #48]	@ (800164c <BNO080_dataAvailable+0x54>)
 800161c:	789b      	ldrb	r3, [r3, #2]
 800161e:	2b03      	cmp	r3, #3
 8001620:	d107      	bne.n	8001632 <BNO080_dataAvailable+0x3a>
 8001622:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <BNO080_dataAvailable+0x58>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	2bfb      	cmp	r3, #251	@ 0xfb
 8001628:	d103      	bne.n	8001632 <BNO080_dataAvailable+0x3a>
		{
			BNO080_parseInputReport(); //This will update the rawAccelX, etc variables depending on which feature report is found
 800162a:	f000 f82f 	bl	800168c <BNO080_parseInputReport>
			return (1);
 800162e:	2301      	movs	r3, #1
 8001630:	e008      	b.n	8001644 <BNO080_dataAvailable+0x4c>
		}
		else if (shtpHeader[2] == CHANNEL_CONTROL)
 8001632:	4b06      	ldr	r3, [pc, #24]	@ (800164c <BNO080_dataAvailable+0x54>)
 8001634:	789b      	ldrb	r3, [r3, #2]
 8001636:	2b02      	cmp	r3, #2
 8001638:	d103      	bne.n	8001642 <BNO080_dataAvailable+0x4a>
		{
			BNO080_parseCommandReport(); //This will update responses to commands, calibrationStatus, etc.
 800163a:	f000 f80b 	bl	8001654 <BNO080_parseCommandReport>
			return (1);
 800163e:	2301      	movs	r3, #1
 8001640:	e000      	b.n	8001644 <BNO080_dataAvailable+0x4c>
		}
	}
	return (0);
 8001642:	2300      	movs	r3, #0
}
 8001644:	4618      	mov	r0, r3
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40020800 	.word	0x40020800
 800164c:	200001f4 	.word	0x200001f4
 8001650:	200001f8 	.word	0x200001f8

08001654 <BNO080_parseCommandReport>:
//shtpData[5 + 5]: R5
//shtpData[5 + 6]: R6
//shtpData[5 + 7]: R7
//shtpData[5 + 8]: R8
void BNO080_parseCommandReport(void)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
	if (shtpData[0] == SHTP_REPORT_COMMAND_RESPONSE)
 800165a:	4b0a      	ldr	r3, [pc, #40]	@ (8001684 <BNO080_parseCommandReport+0x30>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2bf1      	cmp	r3, #241	@ 0xf1
 8001660:	d109      	bne.n	8001676 <BNO080_parseCommandReport+0x22>
	{
		//The BNO080 responds with this report to command requests. It's up to use to remember which command we issued.
		uint8_t command = shtpData[2]; //This is the Command byte of the response
 8001662:	4b08      	ldr	r3, [pc, #32]	@ (8001684 <BNO080_parseCommandReport+0x30>)
 8001664:	789b      	ldrb	r3, [r3, #2]
 8001666:	71fb      	strb	r3, [r7, #7]

		if (command == COMMAND_ME_CALIBRATE)
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	2b07      	cmp	r3, #7
 800166c:	d103      	bne.n	8001676 <BNO080_parseCommandReport+0x22>
		{
			calibrationStatus = shtpData[5]; //R0 - Status (0 = success, non-zero = fail)
 800166e:	4b05      	ldr	r3, [pc, #20]	@ (8001684 <BNO080_parseCommandReport+0x30>)
 8001670:	795a      	ldrb	r2, [r3, #5]
 8001672:	4b05      	ldr	r3, [pc, #20]	@ (8001688 <BNO080_parseCommandReport+0x34>)
 8001674:	701a      	strb	r2, [r3, #0]
		//This sensor report ID is unhandled.
		//See reference manual to add additional feature reports as needed
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 8001676:	bf00      	nop
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	200001f8 	.word	0x200001f8
 8001688:	200002bc 	.word	0x200002bc

0800168c <BNO080_parseInputReport>:
//shtpData[6:7]: j/accel y/gyro y/etc
//shtpData[8:9]: k/accel z/gyro z/etc
//shtpData[10:11]: real/gyro temp/etc
//shtpData[12:13]: Accuracy estimate
void BNO080_parseInputReport(void)
{
 800168c:	b480      	push	{r7}
 800168e:	b087      	sub	sp, #28
 8001690:	af00      	add	r7, sp, #0
	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)shtpHeader[1] << 8 | shtpHeader[0]);
 8001692:	4b98      	ldr	r3, [pc, #608]	@ (80018f4 <BNO080_parseInputReport+0x268>)
 8001694:	785b      	ldrb	r3, [r3, #1]
 8001696:	021b      	lsls	r3, r3, #8
 8001698:	b21a      	sxth	r2, r3
 800169a:	4b96      	ldr	r3, [pc, #600]	@ (80018f4 <BNO080_parseInputReport+0x268>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	b21b      	sxth	r3, r3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	823b      	strh	r3, [r7, #16]
	dataLength &= ~(1 << 15); //Clear the MSbit. This bit indicates if this package is a continuation of the last.
 80016a4:	8a3b      	ldrh	r3, [r7, #16]
 80016a6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80016aa:	823b      	strh	r3, [r7, #16]
	//Ignore it for now. TODO catch this as an error and exit

	dataLength -= 4; //Remove the header bytes from the data count
 80016ac:	8a3b      	ldrh	r3, [r7, #16]
 80016ae:	3b04      	subs	r3, #4
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	823b      	strh	r3, [r7, #16]

	timeStamp = ((uint32_t)shtpData[4] << (8 * 3)) | (shtpData[3] << (8 * 2)) | (shtpData[2] << (8 * 1)) | (shtpData[1] << (8 * 0));
 80016b4:	4b90      	ldr	r3, [pc, #576]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80016b6:	791b      	ldrb	r3, [r3, #4]
 80016b8:	061a      	lsls	r2, r3, #24
 80016ba:	4b8f      	ldr	r3, [pc, #572]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80016bc:	78db      	ldrb	r3, [r3, #3]
 80016be:	041b      	lsls	r3, r3, #16
 80016c0:	431a      	orrs	r2, r3
 80016c2:	4b8d      	ldr	r3, [pc, #564]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80016c4:	789b      	ldrb	r3, [r3, #2]
 80016c6:	021b      	lsls	r3, r3, #8
 80016c8:	4313      	orrs	r3, r2
 80016ca:	4a8b      	ldr	r2, [pc, #556]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80016cc:	7852      	ldrb	r2, [r2, #1]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	4a8a      	ldr	r2, [pc, #552]	@ (80018fc <BNO080_parseInputReport+0x270>)
 80016d2:	6013      	str	r3, [r2, #0]

	uint8_t status = shtpData[7] & 0x03; //Get status bits
 80016d4:	4b88      	ldr	r3, [pc, #544]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80016d6:	79db      	ldrb	r3, [r3, #7]
 80016d8:	f003 0303 	and.w	r3, r3, #3
 80016dc:	73fb      	strb	r3, [r7, #15]
	uint16_t data1 = (uint16_t)shtpData[10] << 8 | shtpData[9];
 80016de:	4b86      	ldr	r3, [pc, #536]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80016e0:	7a9b      	ldrb	r3, [r3, #10]
 80016e2:	021b      	lsls	r3, r3, #8
 80016e4:	b21a      	sxth	r2, r3
 80016e6:	4b84      	ldr	r3, [pc, #528]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80016e8:	7a5b      	ldrb	r3, [r3, #9]
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	4313      	orrs	r3, r2
 80016ee:	b21b      	sxth	r3, r3
 80016f0:	81bb      	strh	r3, [r7, #12]
	uint16_t data2 = (uint16_t)shtpData[12] << 8 | shtpData[11];
 80016f2:	4b81      	ldr	r3, [pc, #516]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80016f4:	7b1b      	ldrb	r3, [r3, #12]
 80016f6:	021b      	lsls	r3, r3, #8
 80016f8:	b21a      	sxth	r2, r3
 80016fa:	4b7f      	ldr	r3, [pc, #508]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80016fc:	7adb      	ldrb	r3, [r3, #11]
 80016fe:	b21b      	sxth	r3, r3
 8001700:	4313      	orrs	r3, r2
 8001702:	b21b      	sxth	r3, r3
 8001704:	817b      	strh	r3, [r7, #10]
	uint16_t data3 = (uint16_t)shtpData[14] << 8 | shtpData[13];
 8001706:	4b7c      	ldr	r3, [pc, #496]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 8001708:	7b9b      	ldrb	r3, [r3, #14]
 800170a:	021b      	lsls	r3, r3, #8
 800170c:	b21a      	sxth	r2, r3
 800170e:	4b7a      	ldr	r3, [pc, #488]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 8001710:	7b5b      	ldrb	r3, [r3, #13]
 8001712:	b21b      	sxth	r3, r3
 8001714:	4313      	orrs	r3, r2
 8001716:	b21b      	sxth	r3, r3
 8001718:	813b      	strh	r3, [r7, #8]
	uint16_t data4 = 0;
 800171a:	2300      	movs	r3, #0
 800171c:	82fb      	strh	r3, [r7, #22]
	uint16_t data5 = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	82bb      	strh	r3, [r7, #20]

	if (dataLength > 14)
 8001722:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001726:	2b0e      	cmp	r3, #14
 8001728:	dd09      	ble.n	800173e <BNO080_parseInputReport+0xb2>
	{
		data4 = (uint16_t)shtpData[16] << 8 | shtpData[15];
 800172a:	4b73      	ldr	r3, [pc, #460]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 800172c:	7c1b      	ldrb	r3, [r3, #16]
 800172e:	021b      	lsls	r3, r3, #8
 8001730:	b21a      	sxth	r2, r3
 8001732:	4b71      	ldr	r3, [pc, #452]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 8001734:	7bdb      	ldrb	r3, [r3, #15]
 8001736:	b21b      	sxth	r3, r3
 8001738:	4313      	orrs	r3, r2
 800173a:	b21b      	sxth	r3, r3
 800173c:	82fb      	strh	r3, [r7, #22]
	}
	if (dataLength > 16)
 800173e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001742:	2b10      	cmp	r3, #16
 8001744:	dd09      	ble.n	800175a <BNO080_parseInputReport+0xce>
	{
		data5 = (uint16_t)shtpData[18] << 8 | shtpData[17];
 8001746:	4b6c      	ldr	r3, [pc, #432]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 8001748:	7c9b      	ldrb	r3, [r3, #18]
 800174a:	021b      	lsls	r3, r3, #8
 800174c:	b21a      	sxth	r2, r3
 800174e:	4b6a      	ldr	r3, [pc, #424]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 8001750:	7c5b      	ldrb	r3, [r3, #17]
 8001752:	b21b      	sxth	r3, r3
 8001754:	4313      	orrs	r3, r2
 8001756:	b21b      	sxth	r3, r3
 8001758:	82bb      	strh	r3, [r7, #20]
	}

	//Store these generic values to their proper global variable
	switch(shtpData[5])
 800175a:	4b67      	ldr	r3, [pc, #412]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 800175c:	795b      	ldrb	r3, [r3, #5]
 800175e:	2b1e      	cmp	r3, #30
 8001760:	dc46      	bgt.n	80017f0 <BNO080_parseInputReport+0x164>
 8001762:	2b00      	cmp	r3, #0
 8001764:	f340 80bf 	ble.w	80018e6 <BNO080_parseInputReport+0x25a>
 8001768:	3b01      	subs	r3, #1
 800176a:	2b1d      	cmp	r3, #29
 800176c:	f200 80bb 	bhi.w	80018e6 <BNO080_parseInputReport+0x25a>
 8001770:	a201      	add	r2, pc, #4	@ (adr r2, 8001778 <BNO080_parseInputReport+0xec>)
 8001772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001776:	bf00      	nop
 8001778:	080017f7 	.word	0x080017f7
 800177c:	0800182f 	.word	0x0800182f
 8001780:	0800184b 	.word	0x0800184b
 8001784:	08001813 	.word	0x08001813
 8001788:	08001867 	.word	0x08001867
 800178c:	080018e7 	.word	0x080018e7
 8001790:	080018e7 	.word	0x080018e7
 8001794:	08001867 	.word	0x08001867
 8001798:	080018e7 	.word	0x080018e7
 800179c:	080018e7 	.word	0x080018e7
 80017a0:	080018e7 	.word	0x080018e7
 80017a4:	080018e7 	.word	0x080018e7
 80017a8:	080018e7 	.word	0x080018e7
 80017ac:	080018e7 	.word	0x080018e7
 80017b0:	080018e7 	.word	0x080018e7
 80017b4:	080018e7 	.word	0x080018e7
 80017b8:	0800188f 	.word	0x0800188f
 80017bc:	080018e7 	.word	0x080018e7
 80017c0:	08001897 	.word	0x08001897
 80017c4:	080018e7 	.word	0x080018e7
 80017c8:	080018e7 	.word	0x080018e7
 80017cc:	080018e7 	.word	0x080018e7
 80017d0:	080018e7 	.word	0x080018e7
 80017d4:	080018e7 	.word	0x080018e7
 80017d8:	080018e7 	.word	0x080018e7
 80017dc:	080018e7 	.word	0x080018e7
 80017e0:	080018e7 	.word	0x080018e7
 80017e4:	080018e7 	.word	0x080018e7
 80017e8:	080018e7 	.word	0x080018e7
 80017ec:	080018a1 	.word	0x080018a1
 80017f0:	2bf1      	cmp	r3, #241	@ 0xf1
 80017f2:	d06d      	beq.n	80018d0 <BNO080_parseInputReport+0x244>
			//See reference manual to add additional feature reports as needed
		}
	}

	//TODO additional feature reports may be strung together. Parse them all.
}
 80017f4:	e077      	b.n	80018e6 <BNO080_parseInputReport+0x25a>
			accelAccuracy = status;
 80017f6:	7bfb      	ldrb	r3, [r7, #15]
 80017f8:	b29a      	uxth	r2, r3
 80017fa:	4b41      	ldr	r3, [pc, #260]	@ (8001900 <BNO080_parseInputReport+0x274>)
 80017fc:	801a      	strh	r2, [r3, #0]
			rawAccelX = data1;
 80017fe:	4a41      	ldr	r2, [pc, #260]	@ (8001904 <BNO080_parseInputReport+0x278>)
 8001800:	89bb      	ldrh	r3, [r7, #12]
 8001802:	8013      	strh	r3, [r2, #0]
			rawAccelY = data2;
 8001804:	4a40      	ldr	r2, [pc, #256]	@ (8001908 <BNO080_parseInputReport+0x27c>)
 8001806:	897b      	ldrh	r3, [r7, #10]
 8001808:	8013      	strh	r3, [r2, #0]
			rawAccelZ = data3;
 800180a:	4a40      	ldr	r2, [pc, #256]	@ (800190c <BNO080_parseInputReport+0x280>)
 800180c:	893b      	ldrh	r3, [r7, #8]
 800180e:	8013      	strh	r3, [r2, #0]
			break;
 8001810:	e069      	b.n	80018e6 <BNO080_parseInputReport+0x25a>
			accelLinAccuracy = status;
 8001812:	7bfb      	ldrb	r3, [r7, #15]
 8001814:	b29a      	uxth	r2, r3
 8001816:	4b3e      	ldr	r3, [pc, #248]	@ (8001910 <BNO080_parseInputReport+0x284>)
 8001818:	801a      	strh	r2, [r3, #0]
			rawLinAccelX = data1;
 800181a:	4a3e      	ldr	r2, [pc, #248]	@ (8001914 <BNO080_parseInputReport+0x288>)
 800181c:	89bb      	ldrh	r3, [r7, #12]
 800181e:	8013      	strh	r3, [r2, #0]
			rawLinAccelY = data2;
 8001820:	4a3d      	ldr	r2, [pc, #244]	@ (8001918 <BNO080_parseInputReport+0x28c>)
 8001822:	897b      	ldrh	r3, [r7, #10]
 8001824:	8013      	strh	r3, [r2, #0]
			rawLinAccelZ = data3;
 8001826:	4a3d      	ldr	r2, [pc, #244]	@ (800191c <BNO080_parseInputReport+0x290>)
 8001828:	893b      	ldrh	r3, [r7, #8]
 800182a:	8013      	strh	r3, [r2, #0]
			break;
 800182c:	e05b      	b.n	80018e6 <BNO080_parseInputReport+0x25a>
			gyroAccuracy = status;
 800182e:	7bfb      	ldrb	r3, [r7, #15]
 8001830:	b29a      	uxth	r2, r3
 8001832:	4b3b      	ldr	r3, [pc, #236]	@ (8001920 <BNO080_parseInputReport+0x294>)
 8001834:	801a      	strh	r2, [r3, #0]
			rawGyroX = data1;
 8001836:	4a3b      	ldr	r2, [pc, #236]	@ (8001924 <BNO080_parseInputReport+0x298>)
 8001838:	89bb      	ldrh	r3, [r7, #12]
 800183a:	8013      	strh	r3, [r2, #0]
			rawGyroY = data2;
 800183c:	4a3a      	ldr	r2, [pc, #232]	@ (8001928 <BNO080_parseInputReport+0x29c>)
 800183e:	897b      	ldrh	r3, [r7, #10]
 8001840:	8013      	strh	r3, [r2, #0]
			rawGyroZ = data3;
 8001842:	4a3a      	ldr	r2, [pc, #232]	@ (800192c <BNO080_parseInputReport+0x2a0>)
 8001844:	893b      	ldrh	r3, [r7, #8]
 8001846:	8013      	strh	r3, [r2, #0]
			break;
 8001848:	e04d      	b.n	80018e6 <BNO080_parseInputReport+0x25a>
			magAccuracy = status;
 800184a:	7bfb      	ldrb	r3, [r7, #15]
 800184c:	b29a      	uxth	r2, r3
 800184e:	4b38      	ldr	r3, [pc, #224]	@ (8001930 <BNO080_parseInputReport+0x2a4>)
 8001850:	801a      	strh	r2, [r3, #0]
			rawMagX = data1;
 8001852:	4a38      	ldr	r2, [pc, #224]	@ (8001934 <BNO080_parseInputReport+0x2a8>)
 8001854:	89bb      	ldrh	r3, [r7, #12]
 8001856:	8013      	strh	r3, [r2, #0]
			rawMagY = data2;
 8001858:	4a37      	ldr	r2, [pc, #220]	@ (8001938 <BNO080_parseInputReport+0x2ac>)
 800185a:	897b      	ldrh	r3, [r7, #10]
 800185c:	8013      	strh	r3, [r2, #0]
			rawMagZ = data3;
 800185e:	4a37      	ldr	r2, [pc, #220]	@ (800193c <BNO080_parseInputReport+0x2b0>)
 8001860:	893b      	ldrh	r3, [r7, #8]
 8001862:	8013      	strh	r3, [r2, #0]
			break;
 8001864:	e03f      	b.n	80018e6 <BNO080_parseInputReport+0x25a>
			quatAccuracy = status;
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	b29a      	uxth	r2, r3
 800186a:	4b35      	ldr	r3, [pc, #212]	@ (8001940 <BNO080_parseInputReport+0x2b4>)
 800186c:	801a      	strh	r2, [r3, #0]
			rawQuatI = data1;
 800186e:	4a35      	ldr	r2, [pc, #212]	@ (8001944 <BNO080_parseInputReport+0x2b8>)
 8001870:	89bb      	ldrh	r3, [r7, #12]
 8001872:	8013      	strh	r3, [r2, #0]
			rawQuatJ = data2;
 8001874:	4a34      	ldr	r2, [pc, #208]	@ (8001948 <BNO080_parseInputReport+0x2bc>)
 8001876:	897b      	ldrh	r3, [r7, #10]
 8001878:	8013      	strh	r3, [r2, #0]
			rawQuatK = data3;
 800187a:	4a34      	ldr	r2, [pc, #208]	@ (800194c <BNO080_parseInputReport+0x2c0>)
 800187c:	893b      	ldrh	r3, [r7, #8]
 800187e:	8013      	strh	r3, [r2, #0]
			rawQuatReal = data4;
 8001880:	4a33      	ldr	r2, [pc, #204]	@ (8001950 <BNO080_parseInputReport+0x2c4>)
 8001882:	8afb      	ldrh	r3, [r7, #22]
 8001884:	8013      	strh	r3, [r2, #0]
			rawQuatRadianAccuracy = data5; //Only available on rotation vector, not game rot vector
 8001886:	4a33      	ldr	r2, [pc, #204]	@ (8001954 <BNO080_parseInputReport+0x2c8>)
 8001888:	8abb      	ldrh	r3, [r7, #20]
 800188a:	8013      	strh	r3, [r2, #0]
			break;
 800188c:	e02b      	b.n	80018e6 <BNO080_parseInputReport+0x25a>
			stepCount = data3; //Bytes 8/9
 800188e:	4a32      	ldr	r2, [pc, #200]	@ (8001958 <BNO080_parseInputReport+0x2cc>)
 8001890:	893b      	ldrh	r3, [r7, #8]
 8001892:	8013      	strh	r3, [r2, #0]
			break;
 8001894:	e027      	b.n	80018e6 <BNO080_parseInputReport+0x25a>
			stabilityClassifier = shtpData[5 + 4]; //Byte 4 only
 8001896:	4b18      	ldr	r3, [pc, #96]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 8001898:	7a5a      	ldrb	r2, [r3, #9]
 800189a:	4b30      	ldr	r3, [pc, #192]	@ (800195c <BNO080_parseInputReport+0x2d0>)
 800189c:	701a      	strb	r2, [r3, #0]
			break;
 800189e:	e022      	b.n	80018e6 <BNO080_parseInputReport+0x25a>
			activityClassifier = shtpData[5 + 5]; //Most likely state
 80018a0:	4b15      	ldr	r3, [pc, #84]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80018a2:	7a9a      	ldrb	r2, [r3, #10]
 80018a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001960 <BNO080_parseInputReport+0x2d4>)
 80018a6:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80018a8:	2300      	movs	r3, #0
 80018aa:	74fb      	strb	r3, [r7, #19]
 80018ac:	e00c      	b.n	80018c8 <BNO080_parseInputReport+0x23c>
				_activityConfidences[x] = shtpData[11 + x]; //5 bytes of timestamp, byte 6 is first confidence byte
 80018ae:	7cfb      	ldrb	r3, [r7, #19]
 80018b0:	f103 020b 	add.w	r2, r3, #11
 80018b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001964 <BNO080_parseInputReport+0x2d8>)
 80018b6:	6819      	ldr	r1, [r3, #0]
 80018b8:	7cfb      	ldrb	r3, [r7, #19]
 80018ba:	440b      	add	r3, r1
 80018bc:	490e      	ldr	r1, [pc, #56]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80018be:	5c8a      	ldrb	r2, [r1, r2]
 80018c0:	701a      	strb	r2, [r3, #0]
			for (uint8_t x = 0; x < 9; x++)					   //Hardcoded to max of 9. TODO - bring in array size
 80018c2:	7cfb      	ldrb	r3, [r7, #19]
 80018c4:	3301      	adds	r3, #1
 80018c6:	74fb      	strb	r3, [r7, #19]
 80018c8:	7cfb      	ldrb	r3, [r7, #19]
 80018ca:	2b08      	cmp	r3, #8
 80018cc:	d9ef      	bls.n	80018ae <BNO080_parseInputReport+0x222>
			break;
 80018ce:	e00a      	b.n	80018e6 <BNO080_parseInputReport+0x25a>
			uint8_t command = shtpData[5 + 2]; //This is the Command byte of the response
 80018d0:	4b09      	ldr	r3, [pc, #36]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80018d2:	79db      	ldrb	r3, [r3, #7]
 80018d4:	71fb      	strb	r3, [r7, #7]
			if (command == COMMAND_ME_CALIBRATE)
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	2b07      	cmp	r3, #7
 80018da:	d103      	bne.n	80018e4 <BNO080_parseInputReport+0x258>
				calibrationStatus = shtpData[5 + 5]; //R0 - Status (0 = success, non-zero = fail)
 80018dc:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <BNO080_parseInputReport+0x26c>)
 80018de:	7a9a      	ldrb	r2, [r3, #10]
 80018e0:	4b21      	ldr	r3, [pc, #132]	@ (8001968 <BNO080_parseInputReport+0x2dc>)
 80018e2:	701a      	strb	r2, [r3, #0]
			break;
 80018e4:	bf00      	nop
}
 80018e6:	bf00      	nop
 80018e8:	371c      	adds	r7, #28
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	200001f4 	.word	0x200001f4
 80018f8:	200001f8 	.word	0x200001f8
 80018fc:	200002b0 	.word	0x200002b0
 8001900:	20000286 	.word	0x20000286
 8001904:	20000280 	.word	0x20000280
 8001908:	20000282 	.word	0x20000282
 800190c:	20000284 	.word	0x20000284
 8001910:	2000028e 	.word	0x2000028e
 8001914:	20000288 	.word	0x20000288
 8001918:	2000028a 	.word	0x2000028a
 800191c:	2000028c 	.word	0x2000028c
 8001920:	20000296 	.word	0x20000296
 8001924:	20000290 	.word	0x20000290
 8001928:	20000292 	.word	0x20000292
 800192c:	20000294 	.word	0x20000294
 8001930:	2000029e 	.word	0x2000029e
 8001934:	20000298 	.word	0x20000298
 8001938:	2000029a 	.word	0x2000029a
 800193c:	2000029c 	.word	0x2000029c
 8001940:	200002aa 	.word	0x200002aa
 8001944:	200002a0 	.word	0x200002a0
 8001948:	200002a2 	.word	0x200002a2
 800194c:	200002a4 	.word	0x200002a4
 8001950:	200002a6 	.word	0x200002a6
 8001954:	200002a8 	.word	0x200002a8
 8001958:	200002ac 	.word	0x200002ac
 800195c:	200002b4 	.word	0x200002b4
 8001960:	200002b5 	.word	0x200002b5
 8001964:	200002b8 	.word	0x200002b8
 8001968:	200002bc 	.word	0x200002bc

0800196c <BNO080_getQuatI>:

//Return the rotation vector quaternion I
float BNO080_getQuatI()
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatI, rotationVector_Q1);
 8001970:	4b07      	ldr	r3, [pc, #28]	@ (8001990 <BNO080_getQuatI+0x24>)
 8001972:	881b      	ldrh	r3, [r3, #0]
 8001974:	b21b      	sxth	r3, r3
 8001976:	4a07      	ldr	r2, [pc, #28]	@ (8001994 <BNO080_getQuatI+0x28>)
 8001978:	f9b2 2000 	ldrsh.w	r2, [r2]
 800197c:	b2d2      	uxtb	r2, r2
 800197e:	4611      	mov	r1, r2
 8001980:	4618      	mov	r0, r3
 8001982:	f000 f8a5 	bl	8001ad0 <BNO080_qToFloat>
 8001986:	eef0 7a40 	vmov.f32	s15, s0
}
 800198a:	eeb0 0a67 	vmov.f32	s0, s15
 800198e:	bd80      	pop	{r7, pc}
 8001990:	200002a0 	.word	0x200002a0
 8001994:	20000000 	.word	0x20000000

08001998 <BNO080_getQuatJ>:

//Return the rotation vector quaternion J
float BNO080_getQuatJ()
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatJ, rotationVector_Q1);
 800199c:	4b07      	ldr	r3, [pc, #28]	@ (80019bc <BNO080_getQuatJ+0x24>)
 800199e:	881b      	ldrh	r3, [r3, #0]
 80019a0:	b21b      	sxth	r3, r3
 80019a2:	4a07      	ldr	r2, [pc, #28]	@ (80019c0 <BNO080_getQuatJ+0x28>)
 80019a4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	4611      	mov	r1, r2
 80019ac:	4618      	mov	r0, r3
 80019ae:	f000 f88f 	bl	8001ad0 <BNO080_qToFloat>
 80019b2:	eef0 7a40 	vmov.f32	s15, s0
}
 80019b6:	eeb0 0a67 	vmov.f32	s0, s15
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	200002a2 	.word	0x200002a2
 80019c0:	20000000 	.word	0x20000000

080019c4 <BNO080_getQuatK>:

//Return the rotation vector quaternion K
float BNO080_getQuatK()
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatK, rotationVector_Q1);
 80019c8:	4b07      	ldr	r3, [pc, #28]	@ (80019e8 <BNO080_getQuatK+0x24>)
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	b21b      	sxth	r3, r3
 80019ce:	4a07      	ldr	r2, [pc, #28]	@ (80019ec <BNO080_getQuatK+0x28>)
 80019d0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80019d4:	b2d2      	uxtb	r2, r2
 80019d6:	4611      	mov	r1, r2
 80019d8:	4618      	mov	r0, r3
 80019da:	f000 f879 	bl	8001ad0 <BNO080_qToFloat>
 80019de:	eef0 7a40 	vmov.f32	s15, s0
}
 80019e2:	eeb0 0a67 	vmov.f32	s0, s15
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	200002a4 	.word	0x200002a4
 80019ec:	20000000 	.word	0x20000000

080019f0 <BNO080_getQuatReal>:

//Return the rotation vector quaternion Real
float BNO080_getQuatReal()
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawQuatReal, rotationVector_Q1);
 80019f4:	4b07      	ldr	r3, [pc, #28]	@ (8001a14 <BNO080_getQuatReal+0x24>)
 80019f6:	881b      	ldrh	r3, [r3, #0]
 80019f8:	b21b      	sxth	r3, r3
 80019fa:	4a07      	ldr	r2, [pc, #28]	@ (8001a18 <BNO080_getQuatReal+0x28>)
 80019fc:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001a00:	b2d2      	uxtb	r2, r2
 8001a02:	4611      	mov	r1, r2
 8001a04:	4618      	mov	r0, r3
 8001a06:	f000 f863 	bl	8001ad0 <BNO080_qToFloat>
 8001a0a:	eef0 7a40 	vmov.f32	s15, s0
}
 8001a0e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	200002a6 	.word	0x200002a6
 8001a18:	20000000 	.word	0x20000000

08001a1c <BNO080_getQuatAccuracy>:
	return BNO080_qToFloat(rawQuatRadianAccuracy, rotationVector_Q1);
}

//Return the acceleration component
uint8_t BNO080_getQuatAccuracy()
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
	return (quatAccuracy);
 8001a20:	4b03      	ldr	r3, [pc, #12]	@ (8001a30 <BNO080_getQuatAccuracy+0x14>)
 8001a22:	881b      	ldrh	r3, [r3, #0]
 8001a24:	b2db      	uxtb	r3, r3
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	200002aa 	.word	0x200002aa

08001a34 <BNO080_getMagX>:
	return (gyroAccuracy);
}

//Return the magnetometer component
float BNO080_getMagX()
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawMagX, magnetometer_Q1);
 8001a38:	4b07      	ldr	r3, [pc, #28]	@ (8001a58 <BNO080_getMagX+0x24>)
 8001a3a:	881b      	ldrh	r3, [r3, #0]
 8001a3c:	b21b      	sxth	r3, r3
 8001a3e:	4a07      	ldr	r2, [pc, #28]	@ (8001a5c <BNO080_getMagX+0x28>)
 8001a40:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001a44:	b2d2      	uxtb	r2, r2
 8001a46:	4611      	mov	r1, r2
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f000 f841 	bl	8001ad0 <BNO080_qToFloat>
 8001a4e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001a52:	eeb0 0a67 	vmov.f32	s0, s15
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20000298 	.word	0x20000298
 8001a5c:	20000002 	.word	0x20000002

08001a60 <BNO080_getMagY>:

//Return the magnetometer component
float BNO080_getMagY()
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawMagY, magnetometer_Q1);
 8001a64:	4b07      	ldr	r3, [pc, #28]	@ (8001a84 <BNO080_getMagY+0x24>)
 8001a66:	881b      	ldrh	r3, [r3, #0]
 8001a68:	b21b      	sxth	r3, r3
 8001a6a:	4a07      	ldr	r2, [pc, #28]	@ (8001a88 <BNO080_getMagY+0x28>)
 8001a6c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001a70:	b2d2      	uxtb	r2, r2
 8001a72:	4611      	mov	r1, r2
 8001a74:	4618      	mov	r0, r3
 8001a76:	f000 f82b 	bl	8001ad0 <BNO080_qToFloat>
 8001a7a:	eef0 7a40 	vmov.f32	s15, s0
}
 8001a7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	2000029a 	.word	0x2000029a
 8001a88:	20000002 	.word	0x20000002

08001a8c <BNO080_getMagZ>:

//Return the magnetometer component
float BNO080_getMagZ()
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
	return BNO080_qToFloat(rawMagZ, magnetometer_Q1);
 8001a90:	4b07      	ldr	r3, [pc, #28]	@ (8001ab0 <BNO080_getMagZ+0x24>)
 8001a92:	881b      	ldrh	r3, [r3, #0]
 8001a94:	b21b      	sxth	r3, r3
 8001a96:	4a07      	ldr	r2, [pc, #28]	@ (8001ab4 <BNO080_getMagZ+0x28>)
 8001a98:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001a9c:	b2d2      	uxtb	r2, r2
 8001a9e:	4611      	mov	r1, r2
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f000 f815 	bl	8001ad0 <BNO080_qToFloat>
 8001aa6:	eef0 7a40 	vmov.f32	s15, s0
}
 8001aaa:	eeb0 0a67 	vmov.f32	s0, s15
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	2000029c 	.word	0x2000029c
 8001ab4:	20000002 	.word	0x20000002

08001ab8 <BNO080_getMagAccuracy>:

//Return the mag component
uint8_t BNO080_getMagAccuracy()
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
	return (magAccuracy);
 8001abc:	4b03      	ldr	r3, [pc, #12]	@ (8001acc <BNO080_getMagAccuracy+0x14>)
 8001abe:	881b      	ldrh	r3, [r3, #0]
 8001ac0:	b2db      	uxtb	r3, r3
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	2000029e 	.word	0x2000029e

08001ad0 <BNO080_qToFloat>:
}

//Given a register value and a Q point, convert to float
//See https://en.wikipedia.org/wiki/Q_(number_format)
float BNO080_qToFloat(int16_t fixedPointValue, uint8_t qPoint)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	ed2d 8b02 	vpush	{d8}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	460a      	mov	r2, r1
 8001ade:	80fb      	strh	r3, [r7, #6]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	717b      	strb	r3, [r7, #5]
	return fixedPointValue * powf(2, qPoint * -1);
 8001ae4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ae8:	ee07 3a90 	vmov	s15, r3
 8001aec:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001af0:	797b      	ldrb	r3, [r7, #5]
 8001af2:	425b      	negs	r3, r3
 8001af4:	ee07 3a90 	vmov	s15, r3
 8001af8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001afc:	eef0 0a67 	vmov.f32	s1, s15
 8001b00:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8001b04:	f00c fc7c 	bl	800e400 <powf>
 8001b08:	eef0 7a40 	vmov.f32	s15, s0
 8001b0c:	ee68 7a27 	vmul.f32	s15, s16, s15
}
 8001b10:	eeb0 0a67 	vmov.f32	s0, s15
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	ecbd 8b02 	vpop	{d8}
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <BNO080_enableRotationVector>:

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b082      	sub	sp, #8
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	4603      	mov	r3, r0
 8001b26:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 8001b28:	88fb      	ldrh	r3, [r7, #6]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	2005      	movs	r0, #5
 8001b30:	f000 f83a 	bl	8001ba8 <BNO080_setFeatureCommand>
}
 8001b34:	bf00      	nop
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <BNO080_enableGameRotationVector>:

//Sends the packet to enable the rotation vector
void BNO080_enableGameRotationVector(uint16_t timeBetweenReports)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_GAME_ROTATION_VECTOR, timeBetweenReports, 0);
 8001b46:	88fb      	ldrh	r3, [r7, #6]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	2008      	movs	r0, #8
 8001b4e:	f000 f82b 	bl	8001ba8 <BNO080_setFeatureCommand>
}
 8001b52:	bf00      	nop
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}

08001b5a <BNO080_enableMagnetometer>:
	BNO080_setFeatureCommand(SENSOR_REPORTID_GYROSCOPE, timeBetweenReports, 0);
}

//Sends the packet to enable the magnetometer
void BNO080_enableMagnetometer(uint16_t timeBetweenReports)
{
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b082      	sub	sp, #8
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	4603      	mov	r3, r0
 8001b62:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_MAGNETIC_FIELD, timeBetweenReports, 0);
 8001b64:	88fb      	ldrh	r3, [r7, #6]
 8001b66:	2200      	movs	r2, #0
 8001b68:	4619      	mov	r1, r3
 8001b6a:	2003      	movs	r0, #3
 8001b6c:	f000 f81c 	bl	8001ba8 <BNO080_setFeatureCommand>
}
 8001b70:	bf00      	nop
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <BNO080_calibrateAll>:
	BNO080_sendCalibrateCommand(CALIBRATE_PLANAR_ACCEL);
}

//See 2.2 of the Calibration Procedure document 1000-4044
void BNO080_calibrateAll()
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
	BNO080_sendCalibrateCommand(CALIBRATE_ACCEL_GYRO_MAG);
 8001b7c:	2004      	movs	r0, #4
 8001b7e:	f000 f885 	bl	8001c8c <BNO080_sendCalibrateCommand>
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
	...

08001b88 <BNO080_calibrationComplete>:
}

//See page 51 of reference manual - ME Calibration Response
//Byte 5 is parsed during the readPacket and stored in calibrationStatus
int BNO080_calibrationComplete()
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
	if (calibrationStatus == 0)
 8001b8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ba4 <BNO080_calibrationComplete+0x1c>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d101      	bne.n	8001b98 <BNO080_calibrationComplete+0x10>
		return (1);
 8001b94:	2301      	movs	r3, #1
 8001b96:	e000      	b.n	8001b9a <BNO080_calibrationComplete+0x12>
	return (0);
 8001b98:	2300      	movs	r3, #0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	200002bc 	.word	0x200002bc

08001ba8 <BNO080_setFeatureCommand>:

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
 8001bb4:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 8001bb6:	4b24      	ldr	r3, [pc, #144]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001bb8:	22fd      	movs	r2, #253	@ 0xfd
 8001bba:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 8001bbc:	4a22      	ldr	r2, [pc, #136]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
 8001bc0:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 8001bc2:	4b21      	ldr	r3, [pc, #132]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 8001bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 8001bce:	4b1e      	ldr	r3, [pc, #120]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	b2da      	uxtb	r2, r3
 8001bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001bda:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	0a1b      	lsrs	r3, r3, #8
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	4b19      	ldr	r3, [pc, #100]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001be4:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	0c1b      	lsrs	r3, r3, #16
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	4b16      	ldr	r3, [pc, #88]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001bee:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	0e1b      	lsrs	r3, r3, #24
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	4b14      	ldr	r3, [pc, #80]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001bf8:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8001bfa:	4b13      	ldr	r3, [pc, #76]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8001c00:	4b11      	ldr	r3, [pc, #68]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8001c06:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8001c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	4b0c      	ldr	r3, [pc, #48]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001c18:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	0a1b      	lsrs	r3, r3, #8
 8001c1e:	b2da      	uxtb	r2, r3
 8001c20:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001c22:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	0c1b      	lsrs	r3, r3, #16
 8001c28:	b2da      	uxtb	r2, r3
 8001c2a:	4b07      	ldr	r3, [pc, #28]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001c2c:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	0e1b      	lsrs	r3, r3, #24
 8001c32:	b2da      	uxtb	r2, r3
 8001c34:	4b04      	ldr	r3, [pc, #16]	@ (8001c48 <BNO080_setFeatureCommand+0xa0>)
 8001c36:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8001c38:	2111      	movs	r1, #17
 8001c3a:	2002      	movs	r0, #2
 8001c3c:	f000 f938 	bl	8001eb0 <BNO080_sendPacket>
}
 8001c40:	bf00      	nop
 8001c42:	3710      	adds	r7, #16
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	200001f8 	.word	0x200001f8

08001c4c <BNO080_sendCommand>:

//Tell the sensor to do a command
//See 6.3.8 page 41, Command request
//The caller is expected to set P0 through P8 prior to calling
void BNO080_sendCommand(uint8_t command)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	71fb      	strb	r3, [r7, #7]
	shtpData[0] = SHTP_REPORT_COMMAND_REQUEST; //Command Request
 8001c56:	4b0b      	ldr	r3, [pc, #44]	@ (8001c84 <BNO080_sendCommand+0x38>)
 8001c58:	22f2      	movs	r2, #242	@ 0xf2
 8001c5a:	701a      	strb	r2, [r3, #0]
	shtpData[1] = commandSequenceNumber++;	 //Increments automatically each function call
 8001c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001c88 <BNO080_sendCommand+0x3c>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	1c5a      	adds	r2, r3, #1
 8001c62:	b2d1      	uxtb	r1, r2
 8001c64:	4a08      	ldr	r2, [pc, #32]	@ (8001c88 <BNO080_sendCommand+0x3c>)
 8001c66:	7011      	strb	r1, [r2, #0]
 8001c68:	4a06      	ldr	r2, [pc, #24]	@ (8001c84 <BNO080_sendCommand+0x38>)
 8001c6a:	7053      	strb	r3, [r2, #1]
	shtpData[2] = command;					   //Command
 8001c6c:	4a05      	ldr	r2, [pc, #20]	@ (8001c84 <BNO080_sendCommand+0x38>)
 8001c6e:	79fb      	ldrb	r3, [r7, #7]
 8001c70:	7093      	strb	r3, [r2, #2]
	shtpData[9] = 0;
	shtpData[10] = 0;
	shtpData[11] = 0;*/

	//Transmit packet on channel 2, 12 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 12);
 8001c72:	210c      	movs	r1, #12
 8001c74:	2002      	movs	r0, #2
 8001c76:	f000 f91b 	bl	8001eb0 <BNO080_sendPacket>
}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	200001f8 	.word	0x200001f8
 8001c88:	2000027e 	.word	0x2000027e

08001c8c <BNO080_sendCalibrateCommand>:

//This tells the BNO080 to begin calibrating
//See page 50 of reference manual and the 1000-4044 calibration doc
void BNO080_sendCalibrateCommand(uint8_t thingToCalibrate)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
	shtpData[8] = 0; //P5 - Reserved
	shtpData[9] = 0; //P6 - Reserved
	shtpData[10] = 0; //P7 - Reserved
	shtpData[11] = 0; //P8 - Reserved*/

	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001c96:	2303      	movs	r3, #3
 8001c98:	73fb      	strb	r3, [r7, #15]
 8001c9a:	e006      	b.n	8001caa <BNO080_sendCalibrateCommand+0x1e>
		shtpData[x] = 0;
 8001c9c:	7bfb      	ldrb	r3, [r7, #15]
 8001c9e:	4a1d      	ldr	r2, [pc, #116]	@ (8001d14 <BNO080_sendCalibrateCommand+0x88>)
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	54d1      	strb	r1, [r2, r3]
	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	73fb      	strb	r3, [r7, #15]
 8001caa:	7bfb      	ldrb	r3, [r7, #15]
 8001cac:	2b0b      	cmp	r3, #11
 8001cae:	d9f5      	bls.n	8001c9c <BNO080_sendCalibrateCommand+0x10>

	if (thingToCalibrate == CALIBRATE_ACCEL)
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d103      	bne.n	8001cbe <BNO080_sendCalibrateCommand+0x32>
		shtpData[3] = 1;
 8001cb6:	4b17      	ldr	r3, [pc, #92]	@ (8001d14 <BNO080_sendCalibrateCommand+0x88>)
 8001cb8:	2201      	movs	r2, #1
 8001cba:	70da      	strb	r2, [r3, #3]
 8001cbc:	e020      	b.n	8001d00 <BNO080_sendCalibrateCommand+0x74>
	else if (thingToCalibrate == CALIBRATE_GYRO)
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d103      	bne.n	8001ccc <BNO080_sendCalibrateCommand+0x40>
		shtpData[4] = 1;
 8001cc4:	4b13      	ldr	r3, [pc, #76]	@ (8001d14 <BNO080_sendCalibrateCommand+0x88>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	711a      	strb	r2, [r3, #4]
 8001cca:	e019      	b.n	8001d00 <BNO080_sendCalibrateCommand+0x74>
	else if (thingToCalibrate == CALIBRATE_MAG)
 8001ccc:	79fb      	ldrb	r3, [r7, #7]
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d103      	bne.n	8001cda <BNO080_sendCalibrateCommand+0x4e>
		shtpData[5] = 1;
 8001cd2:	4b10      	ldr	r3, [pc, #64]	@ (8001d14 <BNO080_sendCalibrateCommand+0x88>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	715a      	strb	r2, [r3, #5]
 8001cd8:	e012      	b.n	8001d00 <BNO080_sendCalibrateCommand+0x74>
	else if (thingToCalibrate == CALIBRATE_PLANAR_ACCEL)
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	2b03      	cmp	r3, #3
 8001cde:	d103      	bne.n	8001ce8 <BNO080_sendCalibrateCommand+0x5c>
		shtpData[7] = 1;
 8001ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d14 <BNO080_sendCalibrateCommand+0x88>)
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	71da      	strb	r2, [r3, #7]
 8001ce6:	e00b      	b.n	8001d00 <BNO080_sendCalibrateCommand+0x74>
	else if (thingToCalibrate == CALIBRATE_ACCEL_GYRO_MAG)
 8001ce8:	79fb      	ldrb	r3, [r7, #7]
 8001cea:	2b04      	cmp	r3, #4
 8001cec:	d108      	bne.n	8001d00 <BNO080_sendCalibrateCommand+0x74>
	{
		shtpData[3] = 1;
 8001cee:	4b09      	ldr	r3, [pc, #36]	@ (8001d14 <BNO080_sendCalibrateCommand+0x88>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	70da      	strb	r2, [r3, #3]
		shtpData[4] = 1;
 8001cf4:	4b07      	ldr	r3, [pc, #28]	@ (8001d14 <BNO080_sendCalibrateCommand+0x88>)
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	711a      	strb	r2, [r3, #4]
		shtpData[5] = 1;
 8001cfa:	4b06      	ldr	r3, [pc, #24]	@ (8001d14 <BNO080_sendCalibrateCommand+0x88>)
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	715a      	strb	r2, [r3, #5]
	}
	else if (thingToCalibrate == CALIBRATE_STOP)
		; //Do nothing, bytes are set to zero

	//Make the internal calStatus variable non-zero (operation failed) so that user can test while we wait
	calibrationStatus = 1;
 8001d00:	4b05      	ldr	r3, [pc, #20]	@ (8001d18 <BNO080_sendCalibrateCommand+0x8c>)
 8001d02:	2201      	movs	r2, #1
 8001d04:	701a      	strb	r2, [r3, #0]

	//Using this shtpData packet, send a command
	BNO080_sendCommand(COMMAND_ME_CALIBRATE);
 8001d06:	2007      	movs	r0, #7
 8001d08:	f7ff ffa0 	bl	8001c4c <BNO080_sendCommand>
}
 8001d0c:	bf00      	nop
 8001d0e:	3710      	adds	r7, #16
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	200001f8 	.word	0x200001f8
 8001d18:	200002bc 	.word	0x200002bc

08001d1c <BNO080_requestCalibrationStatus>:

//Request ME Calibration Status from BNO080
//See page 51 of reference manual
void BNO080_requestCalibrationStatus()
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
	shtpData[8] = 0; //P5 - Reserved
	shtpData[9] = 0; //P6 - Reserved
	shtpData[10] = 0; //P7 - Reserved
	shtpData[11] = 0; //P8 - Reserved*/

	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001d22:	2303      	movs	r3, #3
 8001d24:	71fb      	strb	r3, [r7, #7]
 8001d26:	e006      	b.n	8001d36 <BNO080_requestCalibrationStatus+0x1a>
		shtpData[x] = 0;
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	4a09      	ldr	r2, [pc, #36]	@ (8001d50 <BNO080_requestCalibrationStatus+0x34>)
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	54d1      	strb	r1, [r2, r3]
	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	3301      	adds	r3, #1
 8001d34:	71fb      	strb	r3, [r7, #7]
 8001d36:	79fb      	ldrb	r3, [r7, #7]
 8001d38:	2b0b      	cmp	r3, #11
 8001d3a:	d9f5      	bls.n	8001d28 <BNO080_requestCalibrationStatus+0xc>

	shtpData[6] = 0x01; //P3 - 0x01 - Subcommand: Get ME Calibration
 8001d3c:	4b04      	ldr	r3, [pc, #16]	@ (8001d50 <BNO080_requestCalibrationStatus+0x34>)
 8001d3e:	2201      	movs	r2, #1
 8001d40:	719a      	strb	r2, [r3, #6]

	//Using this shtpData packet, send a command
	BNO080_sendCommand(COMMAND_ME_CALIBRATE);
 8001d42:	2007      	movs	r0, #7
 8001d44:	f7ff ff82 	bl	8001c4c <BNO080_sendCommand>
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	200001f8 	.word	0x200001f8

08001d54 <BNO080_saveCalibration>:

//This tells the BNO080 to save the Dynamic Calibration Data (DCD) to flash
//See page 49 of reference manual and the 1000-4044 calibration doc
void BNO080_saveCalibration()
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
	shtpData[8] = 0; //P5 - Reserved
	shtpData[9] = 0; //P6 - Reserved
	shtpData[10] = 0; //P7 - Reserved
	shtpData[11] = 0; //P8 - Reserved*/

	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	71fb      	strb	r3, [r7, #7]
 8001d5e:	e006      	b.n	8001d6e <BNO080_saveCalibration+0x1a>
		shtpData[x] = 0;
 8001d60:	79fb      	ldrb	r3, [r7, #7]
 8001d62:	4a08      	ldr	r2, [pc, #32]	@ (8001d84 <BNO080_saveCalibration+0x30>)
 8001d64:	2100      	movs	r1, #0
 8001d66:	54d1      	strb	r1, [r2, r3]
	for (uint8_t x = 3; x < 12; x++) //Clear this section of the shtpData array
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	71fb      	strb	r3, [r7, #7]
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	2b0b      	cmp	r3, #11
 8001d72:	d9f5      	bls.n	8001d60 <BNO080_saveCalibration+0xc>

	//Using this shtpData packet, send a command
	BNO080_sendCommand(COMMAND_DCD); //Save DCD command
 8001d74:	2006      	movs	r0, #6
 8001d76:	f7ff ff69 	bl	8001c4c <BNO080_sendCommand>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	200001f8 	.word	0x200001f8

08001d88 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001d8e:	2300      	movs	r3, #0
 8001d90:	607b      	str	r3, [r7, #4]
 8001d92:	e00c      	b.n	8001dae <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 8001d94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d98:	480b      	ldr	r0, [pc, #44]	@ (8001dc8 <BNO080_waitForSPI+0x40>)
 8001d9a:	f7ff faab 	bl	80012f4 <LL_GPIO_IsInputPinSet>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d101      	bne.n	8001da8 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 8001da4:	2301      	movs	r3, #1
 8001da6:	e00a      	b.n	8001dbe <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	3301      	adds	r3, #1
 8001dac:	607b      	str	r3, [r7, #4]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db4:	d1ee      	bne.n	8001d94 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 8001db6:	4805      	ldr	r0, [pc, #20]	@ (8001dcc <BNO080_waitForSPI+0x44>)
 8001db8:	f00a fb86 	bl	800c4c8 <puts>
	return (0);
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	40020800 	.word	0x40020800
 8001dcc:	0800f100 	.word	0x0800f100

08001dd0 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 8001dd6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dda:	4831      	ldr	r0, [pc, #196]	@ (8001ea0 <BNO080_receivePacket+0xd0>)
 8001ddc:	f7ff fa8a 	bl	80012f4 <LL_GPIO_IsInputPinSet>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d101      	bne.n	8001dea <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 8001de6:	2300      	movs	r3, #0
 8001de8:	e056      	b.n	8001e98 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 8001dea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001dee:	482d      	ldr	r0, [pc, #180]	@ (8001ea4 <BNO080_receivePacket+0xd4>)
 8001df0:	f7ff faa3 	bl	800133a <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8001df4:	2000      	movs	r0, #0
 8001df6:	f7ff fbdd 	bl	80015b4 <SPI2_SendByte>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 8001dfe:	2000      	movs	r0, #0
 8001e00:	f7ff fbd8 	bl	80015b4 <SPI2_SendByte>
 8001e04:	4603      	mov	r3, r0
 8001e06:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8001e08:	2000      	movs	r0, #0
 8001e0a:	f7ff fbd3 	bl	80015b4 <SPI2_SendByte>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 8001e12:	2000      	movs	r0, #0
 8001e14:	f7ff fbce 	bl	80015b4 <SPI2_SendByte>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8001e1c:	4a22      	ldr	r2, [pc, #136]	@ (8001ea8 <BNO080_receivePacket+0xd8>)
 8001e1e:	7b7b      	ldrb	r3, [r7, #13]
 8001e20:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8001e22:	4a21      	ldr	r2, [pc, #132]	@ (8001ea8 <BNO080_receivePacket+0xd8>)
 8001e24:	7b3b      	ldrb	r3, [r7, #12]
 8001e26:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8001e28:	4a1f      	ldr	r2, [pc, #124]	@ (8001ea8 <BNO080_receivePacket+0xd8>)
 8001e2a:	7afb      	ldrb	r3, [r7, #11]
 8001e2c:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8001e2e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ea8 <BNO080_receivePacket+0xd8>)
 8001e30:	7abb      	ldrb	r3, [r7, #10]
 8001e32:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8001e34:	7b3b      	ldrb	r3, [r7, #12]
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	b21a      	sxth	r2, r3
 8001e3a:	7b7b      	ldrb	r3, [r7, #13]
 8001e3c:	b21b      	sxth	r3, r3
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8001e42:	893b      	ldrh	r3, [r7, #8]
 8001e44:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001e48:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8001e4a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 8001e52:	2300      	movs	r3, #0
 8001e54:	e020      	b.n	8001e98 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8001e56:	893b      	ldrh	r3, [r7, #8]
 8001e58:	3b04      	subs	r3, #4
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001e5e:	2300      	movs	r3, #0
 8001e60:	81fb      	strh	r3, [r7, #14]
 8001e62:	e00e      	b.n	8001e82 <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8001e64:	20ff      	movs	r0, #255	@ 0xff
 8001e66:	f7ff fba5 	bl	80015b4 <SPI2_SendByte>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8001e6e:	89fb      	ldrh	r3, [r7, #14]
 8001e70:	2b7f      	cmp	r3, #127	@ 0x7f
 8001e72:	d803      	bhi.n	8001e7c <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8001e74:	89fb      	ldrh	r3, [r7, #14]
 8001e76:	490d      	ldr	r1, [pc, #52]	@ (8001eac <BNO080_receivePacket+0xdc>)
 8001e78:	79fa      	ldrb	r2, [r7, #7]
 8001e7a:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8001e7c:	89fb      	ldrh	r3, [r7, #14]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	81fb      	strh	r3, [r7, #14]
 8001e82:	89fa      	ldrh	r2, [r7, #14]
 8001e84:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	dbeb      	blt.n	8001e64 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8001e8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e90:	4804      	ldr	r0, [pc, #16]	@ (8001ea4 <BNO080_receivePacket+0xd4>)
 8001e92:	f7ff fa44 	bl	800131e <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 8001e96:	2301      	movs	r3, #1
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40020800 	.word	0x40020800
 8001ea4:	40020400 	.word	0x40020400
 8001ea8:	200001f4 	.word	0x200001f4
 8001eac:	200001f8 	.word	0x200001f8

08001eb0 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	460a      	mov	r2, r1
 8001eba:	71fb      	strb	r3, [r7, #7]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 8001ec0:	79bb      	ldrb	r3, [r7, #6]
 8001ec2:	3304      	adds	r3, #4
 8001ec4:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 8001ec6:	f7ff ff5f 	bl	8001d88 <BNO080_waitForSPI>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d101      	bne.n	8001ed4 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	e032      	b.n	8001f3a <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 8001ed4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ed8:	481a      	ldr	r0, [pc, #104]	@ (8001f44 <BNO080_sendPacket+0x94>)
 8001eda:	f7ff fa2e 	bl	800133a <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 8001ede:	7bbb      	ldrb	r3, [r7, #14]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff fb67 	bl	80015b4 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 8001ee6:	7bbb      	ldrb	r3, [r7, #14]
 8001ee8:	121b      	asrs	r3, r3, #8
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff fb61 	bl	80015b4 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff fb5d 	bl	80015b4 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 8001efa:	79fb      	ldrb	r3, [r7, #7]
 8001efc:	4a12      	ldr	r2, [pc, #72]	@ (8001f48 <BNO080_sendPacket+0x98>)
 8001efe:	5cd2      	ldrb	r2, [r2, r3]
 8001f00:	1c51      	adds	r1, r2, #1
 8001f02:	b2c8      	uxtb	r0, r1
 8001f04:	4910      	ldr	r1, [pc, #64]	@ (8001f48 <BNO080_sendPacket+0x98>)
 8001f06:	54c8      	strb	r0, [r1, r3]
 8001f08:	4610      	mov	r0, r2
 8001f0a:	f7ff fb53 	bl	80015b4 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 8001f0e:	2300      	movs	r3, #0
 8001f10:	73fb      	strb	r3, [r7, #15]
 8001f12:	e008      	b.n	8001f26 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
 8001f16:	4a0d      	ldr	r2, [pc, #52]	@ (8001f4c <BNO080_sendPacket+0x9c>)
 8001f18:	5cd3      	ldrb	r3, [r2, r3]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7ff fb4a 	bl	80015b4 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8001f20:	7bfb      	ldrb	r3, [r7, #15]
 8001f22:	3301      	adds	r3, #1
 8001f24:	73fb      	strb	r3, [r7, #15]
 8001f26:	7bfa      	ldrb	r2, [r7, #15]
 8001f28:	79bb      	ldrb	r3, [r7, #6]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d3f2      	bcc.n	8001f14 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 8001f2e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f32:	4804      	ldr	r0, [pc, #16]	@ (8001f44 <BNO080_sendPacket+0x94>)
 8001f34:	f7ff f9f3 	bl	800131e <LL_GPIO_SetOutputPin>

	return (1);
 8001f38:	2301      	movs	r3, #1
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40020400 	.word	0x40020400
 8001f48:	20000278 	.word	0x20000278
 8001f4c:	200001f8 	.word	0x200001f8

08001f50 <iBus_Check_CHKSUM>:
#include "FS-iA6B.h"

FSiA6B_iBus iBus;

unsigned char iBus_Check_CHKSUM(unsigned char* data, unsigned char len)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	70fb      	strb	r3, [r7, #3]
	unsigned short Chksum=0xffff;
 8001f5c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f60:	81fb      	strh	r3, [r7, #14]
	for(int i=0; i<len-2 ;i++)
 8001f62:	2300      	movs	r3, #0
 8001f64:	60bb      	str	r3, [r7, #8]
 8001f66:	e00a      	b.n	8001f7e <iBus_Check_CHKSUM+0x2e>
	{
		Chksum -= data[i];
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	461a      	mov	r2, r3
 8001f72:	89fb      	ldrh	r3, [r7, #14]
 8001f74:	1a9b      	subs	r3, r3, r2
 8001f76:	81fb      	strh	r3, [r7, #14]
	for(int i=0; i<len-2 ;i++)
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	60bb      	str	r3, [r7, #8]
 8001f7e:	78fb      	ldrb	r3, [r7, #3]
 8001f80:	3b02      	subs	r3, #2
 8001f82:	68ba      	ldr	r2, [r7, #8]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	dbef      	blt.n	8001f68 <iBus_Check_CHKSUM+0x18>
	}
	return(((Chksum&0x00ff)==data[30]) && ((Chksum>>8)==data[31]));
 8001f88:	89fb      	ldrh	r3, [r7, #14]
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	321e      	adds	r2, #30
 8001f90:	7812      	ldrb	r2, [r2, #0]
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d109      	bne.n	8001faa <iBus_Check_CHKSUM+0x5a>
 8001f96:	89fb      	ldrh	r3, [r7, #14]
 8001f98:	0a1b      	lsrs	r3, r3, #8
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	321f      	adds	r2, #31
 8001fa0:	7812      	ldrb	r2, [r2, #0]
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d101      	bne.n	8001faa <iBus_Check_CHKSUM+0x5a>
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e000      	b.n	8001fac <iBus_Check_CHKSUM+0x5c>
 8001faa:	2300      	movs	r3, #0
 8001fac:	b2db      	uxtb	r3, r3
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3714      	adds	r7, #20
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <iBus_Parsing>:

void iBus_Parsing(unsigned char* data, FSiA6B_iBus* iBus){
 8001fba:	b480      	push	{r7}
 8001fbc:	b083      	sub	sp, #12
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
 8001fc2:	6039      	str	r1, [r7, #0]
	iBus->RH = (data[2] | data[3]<<8)& 0x0fff;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	3302      	adds	r3, #2
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	b21a      	sxth	r2, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	3303      	adds	r3, #3
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	021b      	lsls	r3, r3, #8
 8001fd4:	b21b      	sxth	r3, r3
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	b21b      	sxth	r3, r3
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	801a      	strh	r2, [r3, #0]
	iBus->RV = (data[4] | data[5]<<8) & 0x0fff;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	3304      	adds	r3, #4
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	b21a      	sxth	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	3305      	adds	r3, #5
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	021b      	lsls	r3, r3, #8
 8001ff6:	b21b      	sxth	r3, r3
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	b21b      	sxth	r3, r3
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002002:	b29a      	uxth	r2, r3
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	805a      	strh	r2, [r3, #2]
	iBus->LV = (data[6] | data[7]<<8) & 0x0fff;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	3306      	adds	r3, #6
 800200c:	781b      	ldrb	r3, [r3, #0]
 800200e:	b21a      	sxth	r2, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3307      	adds	r3, #7
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	021b      	lsls	r3, r3, #8
 8002018:	b21b      	sxth	r3, r3
 800201a:	4313      	orrs	r3, r2
 800201c:	b21b      	sxth	r3, r3
 800201e:	b29b      	uxth	r3, r3
 8002020:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002024:	b29a      	uxth	r2, r3
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	80da      	strh	r2, [r3, #6]
	iBus->LH = (data[8] | data[9]<<8) & 0x0fff;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	3308      	adds	r3, #8
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	b21a      	sxth	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	3309      	adds	r3, #9
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	021b      	lsls	r3, r3, #8
 800203a:	b21b      	sxth	r3, r3
 800203c:	4313      	orrs	r3, r2
 800203e:	b21b      	sxth	r3, r3
 8002040:	b29b      	uxth	r3, r3
 8002042:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002046:	b29a      	uxth	r2, r3
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	809a      	strh	r2, [r3, #4]
	iBus->SwA = (data[10] | data[11]<<8) & 0x0fff;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	330a      	adds	r3, #10
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	b21a      	sxth	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	330b      	adds	r3, #11
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	021b      	lsls	r3, r3, #8
 800205c:	b21b      	sxth	r3, r3
 800205e:	4313      	orrs	r3, r2
 8002060:	b21b      	sxth	r3, r3
 8002062:	b29b      	uxth	r3, r3
 8002064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002068:	b29a      	uxth	r2, r3
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	811a      	strh	r2, [r3, #8]
	iBus->SwC = (data[12] | data[13]<<8) & 0x0fff;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	330c      	adds	r3, #12
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	b21a      	sxth	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	330d      	adds	r3, #13
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	021b      	lsls	r3, r3, #8
 800207e:	b21b      	sxth	r3, r3
 8002080:	4313      	orrs	r3, r2
 8002082:	b21b      	sxth	r3, r3
 8002084:	b29b      	uxth	r3, r3
 8002086:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800208a:	b29a      	uxth	r2, r3
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	819a      	strh	r2, [r3, #12]

	//상위 4비트는 fail-safe에 저장할것이다.
	iBus->Failsafe = (data[13]>>4);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	330d      	adds	r3, #13
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	091b      	lsrs	r3, r3, #4
 8002098:	b2da      	uxtb	r2, r3
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	751a      	strb	r2, [r3, #20]
}
 800209e:	bf00      	nop
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <iBus_isActiveFailsafe>:

unsigned char iBus_isActiveFailsafe(FSiA6B_iBus* iBus)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
	return iBus->Failsafe !=0;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	7d1b      	ldrb	r3, [r3, #20]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	bf14      	ite	ne
 80020ba:	2301      	movne	r3, #1
 80020bc:	2300      	moveq	r3, #0
 80020be:	b2db      	uxtb	r3, r3
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <LL_SPI_Enable>:
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	601a      	str	r2, [r3, #0]
}
 80020e0:	bf00      	nop
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <LL_SPI_SetStandard>:
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f023 0210 	bic.w	r2, r3, #16
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	431a      	orrs	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	605a      	str	r2, [r3, #4]
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <LL_SPI_IsActiveFlag_RXNE>:
{
 8002112:	b480      	push	{r7}
 8002114:	b083      	sub	sp, #12
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b01      	cmp	r3, #1
 8002124:	d101      	bne.n	800212a <LL_SPI_IsActiveFlag_RXNE+0x18>
 8002126:	2301      	movs	r3, #1
 8002128:	e000      	b.n	800212c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <LL_SPI_IsActiveFlag_TXE>:
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f003 0302 	and.w	r3, r3, #2
 8002148:	2b02      	cmp	r3, #2
 800214a:	d101      	bne.n	8002150 <LL_SPI_IsActiveFlag_TXE+0x18>
 800214c:	2301      	movs	r3, #1
 800214e:	e000      	b.n	8002152 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <LL_SPI_ReceiveData8>:
{
 800215e:	b480      	push	{r7}
 8002160:	b083      	sub	sp, #12
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	330c      	adds	r3, #12
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	b2db      	uxtb	r3, r3
}
 800216e:	4618      	mov	r0, r3
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <LL_SPI_TransmitData8>:
{
 800217a:	b480      	push	{r7}
 800217c:	b085      	sub	sp, #20
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
 8002182:	460b      	mov	r3, r1
 8002184:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	330c      	adds	r3, #12
 800218a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	78fa      	ldrb	r2, [r7, #3]
 8002190:	701a      	strb	r2, [r3, #0]
}
 8002192:	bf00      	nop
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
	...

080021a0 <LL_AHB1_GRP1_EnableClock>:
{
 80021a0:	b480      	push	{r7}
 80021a2:	b085      	sub	sp, #20
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80021a8:	4b08      	ldr	r3, [pc, #32]	@ (80021cc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021ac:	4907      	ldr	r1, [pc, #28]	@ (80021cc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80021b4:	4b05      	ldr	r3, [pc, #20]	@ (80021cc <LL_AHB1_GRP1_EnableClock+0x2c>)
 80021b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4013      	ands	r3, r2
 80021bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021be:	68fb      	ldr	r3, [r7, #12]
}
 80021c0:	bf00      	nop
 80021c2:	3714      	adds	r7, #20
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	40023800 	.word	0x40023800

080021d0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80021d8:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80021da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80021dc:	4907      	ldr	r1, [pc, #28]	@ (80021fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80021e4:	4b05      	ldr	r3, [pc, #20]	@ (80021fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80021e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4013      	ands	r3, r2
 80021ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021ee:	68fb      	ldr	r3, [r7, #12]
}
 80021f0:	bf00      	nop
 80021f2:	3714      	adds	r7, #20
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr
 80021fc:	40023800 	.word	0x40023800

08002200 <LL_GPIO_IsInputPinSet>:
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	691a      	ldr	r2, [r3, #16]
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	4013      	ands	r3, r2
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	bf0c      	ite	eq
 8002218:	2301      	moveq	r3, #1
 800221a:	2300      	movne	r3, #0
 800221c:	b2db      	uxtb	r3, r3
}
 800221e:	4618      	mov	r0, r3
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <LL_GPIO_SetOutputPin>:
{
 800222a:	b480      	push	{r7}
 800222c:	b083      	sub	sp, #12
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
 8002232:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	619a      	str	r2, [r3, #24]
}
 800223a:	bf00      	nop
 800223c:	370c      	adds	r7, #12
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <LL_GPIO_ResetOutputPin>:
{
 8002246:	b480      	push	{r7}
 8002248:	b083      	sub	sp, #12
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
 800224e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	041a      	lsls	r2, r3, #16
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	619a      	str	r2, [r3, #24]
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b090      	sub	sp, #64	@ 0x40
 8002268:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800226a:	f107 0318 	add.w	r3, r7, #24
 800226e:	2228      	movs	r2, #40	@ 0x28
 8002270:	2100      	movs	r1, #0
 8002272:	4618      	mov	r0, r3
 8002274:	f00a fa08 	bl	800c688 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002278:	463b      	mov	r3, r7
 800227a:	2200      	movs	r2, #0
 800227c:	601a      	str	r2, [r3, #0]
 800227e:	605a      	str	r2, [r3, #4]
 8002280:	609a      	str	r2, [r3, #8]
 8002282:	60da      	str	r2, [r3, #12]
 8002284:	611a      	str	r2, [r3, #16]
 8002286:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8002288:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800228c:	f7ff ffa0 	bl	80021d0 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002290:	2001      	movs	r0, #1
 8002292:	f7ff ff85 	bl	80021a0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002296:	2004      	movs	r0, #4
 8002298:	f7ff ff82 	bl	80021a0 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 800229c:	23e0      	movs	r3, #224	@ 0xe0
 800229e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80022a0:	2302      	movs	r3, #2
 80022a2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80022a4:	2303      	movs	r3, #3
 80022a6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80022ac:	2300      	movs	r3, #0
 80022ae:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80022b0:	2305      	movs	r3, #5
 80022b2:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b4:	463b      	mov	r3, r7
 80022b6:	4619      	mov	r1, r3
 80022b8:	4825      	ldr	r0, [pc, #148]	@ (8002350 <ICM20602_GPIO_SPI_Initialization+0xec>)
 80022ba:	f009 fa8e 	bl	800b7da <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80022be:	2300      	movs	r3, #0
 80022c0:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80022c2:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80022c6:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80022c8:	2300      	movs	r3, #0
 80022ca:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80022cc:	2302      	movs	r3, #2
 80022ce:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80022d0:	2301      	movs	r3, #1
 80022d2:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80022d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 80022da:	2310      	movs	r3, #16
 80022dc:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80022de:	2300      	movs	r3, #0
 80022e0:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80022e2:	2300      	movs	r3, #0
 80022e4:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 80022e6:	230a      	movs	r3, #10
 80022e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 80022ea:	f107 0318 	add.w	r3, r7, #24
 80022ee:	4619      	mov	r1, r3
 80022f0:	4818      	ldr	r0, [pc, #96]	@ (8002354 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80022f2:	f009 fb16 	bl	800b922 <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80022f6:	2100      	movs	r1, #0
 80022f8:	4816      	ldr	r0, [pc, #88]	@ (8002354 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 80022fa:	f7ff fef7 	bl	80020ec <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 80022fe:	2110      	movs	r1, #16
 8002300:	4815      	ldr	r0, [pc, #84]	@ (8002358 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8002302:	f7ff ffa0 	bl	8002246 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 8002306:	2310      	movs	r3, #16
 8002308:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800230a:	2301      	movs	r3, #1
 800230c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800230e:	2303      	movs	r3, #3
 8002310:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002316:	2300      	movs	r3, #0
 8002318:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 800231a:	463b      	mov	r3, r7
 800231c:	4619      	mov	r1, r3
 800231e:	480e      	ldr	r0, [pc, #56]	@ (8002358 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8002320:	f009 fa5b 	bl	800b7da <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 8002324:	2320      	movs	r3, #32
 8002326:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002328:	2300      	movs	r3, #0
 800232a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800232c:	2301      	movs	r3, #1
 800232e:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 8002330:	463b      	mov	r3, r7
 8002332:	4619      	mov	r1, r3
 8002334:	4808      	ldr	r0, [pc, #32]	@ (8002358 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8002336:	f009 fa50 	bl	800b7da <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 800233a:	4806      	ldr	r0, [pc, #24]	@ (8002354 <ICM20602_GPIO_SPI_Initialization+0xf0>)
 800233c:	f7ff fec6 	bl	80020cc <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 8002340:	2110      	movs	r1, #16
 8002342:	4805      	ldr	r0, [pc, #20]	@ (8002358 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8002344:	f7ff ff71 	bl	800222a <LL_GPIO_SetOutputPin>
}
 8002348:	bf00      	nop
 800234a:	3740      	adds	r7, #64	@ 0x40
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40020000 	.word	0x40020000
 8002354:	40013000 	.word	0x40013000
 8002358:	40020800 	.word	0x40020800

0800235c <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 8002366:	bf00      	nop
 8002368:	480c      	ldr	r0, [pc, #48]	@ (800239c <SPI1_SendByte+0x40>)
 800236a:	f7ff fee5 	bl	8002138 <LL_SPI_IsActiveFlag_TXE>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d0f9      	beq.n	8002368 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 8002374:	79fb      	ldrb	r3, [r7, #7]
 8002376:	4619      	mov	r1, r3
 8002378:	4808      	ldr	r0, [pc, #32]	@ (800239c <SPI1_SendByte+0x40>)
 800237a:	f7ff fefe 	bl	800217a <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 800237e:	bf00      	nop
 8002380:	4806      	ldr	r0, [pc, #24]	@ (800239c <SPI1_SendByte+0x40>)
 8002382:	f7ff fec6 	bl	8002112 <LL_SPI_IsActiveFlag_RXNE>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d0f9      	beq.n	8002380 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 800238c:	4803      	ldr	r0, [pc, #12]	@ (800239c <SPI1_SendByte+0x40>)
 800238e:	f7ff fee6 	bl	800215e <LL_SPI_ReceiveData8>
 8002392:	4603      	mov	r3, r0
}
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40013000 	.word	0x40013000

080023a0 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 80023aa:	2110      	movs	r1, #16
 80023ac:	480b      	ldr	r0, [pc, #44]	@ (80023dc <ICM20602_Readbyte+0x3c>)
 80023ae:	f7ff ff4a 	bl	8002246 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80023b2:	79fb      	ldrb	r3, [r7, #7]
 80023b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7ff ffce 	bl	800235c <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 80023c0:	2000      	movs	r0, #0
 80023c2:	f7ff ffcb 	bl	800235c <SPI1_SendByte>
 80023c6:	4603      	mov	r3, r0
 80023c8:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 80023ca:	2110      	movs	r1, #16
 80023cc:	4803      	ldr	r0, [pc, #12]	@ (80023dc <ICM20602_Readbyte+0x3c>)
 80023ce:	f7ff ff2c 	bl	800222a <LL_GPIO_SetOutputPin>
	
	return val;
 80023d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40020800 	.word	0x40020800

080023e0 <ICM20602_Readbytes>:

void ICM20602_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 80023e0:	b590      	push	{r4, r7, lr}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	4603      	mov	r3, r0
 80023e8:	603a      	str	r2, [r7, #0]
 80023ea:	71fb      	strb	r3, [r7, #7]
 80023ec:	460b      	mov	r3, r1
 80023ee:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 80023f0:	2300      	movs	r3, #0
 80023f2:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(ICM20602);
 80023f4:	2110      	movs	r1, #16
 80023f6:	4810      	ldr	r0, [pc, #64]	@ (8002438 <ICM20602_Readbytes+0x58>)
 80023f8:	f7ff ff25 	bl	8002246 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002402:	b2db      	uxtb	r3, r3
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff ffa9 	bl	800235c <SPI1_SendByte>
	while(i < len)
 800240a:	e009      	b.n	8002420 <ICM20602_Readbytes+0x40>
	{
		data[i++] = SPI1_SendByte(0x00); //Send DUMMY to read data
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	1c5a      	adds	r2, r3, #1
 8002410:	60fa      	str	r2, [r7, #12]
 8002412:	683a      	ldr	r2, [r7, #0]
 8002414:	18d4      	adds	r4, r2, r3
 8002416:	2000      	movs	r0, #0
 8002418:	f7ff ffa0 	bl	800235c <SPI1_SendByte>
 800241c:	4603      	mov	r3, r0
 800241e:	7023      	strb	r3, [r4, #0]
	while(i < len)
 8002420:	79bb      	ldrb	r3, [r7, #6]
 8002422:	68fa      	ldr	r2, [r7, #12]
 8002424:	429a      	cmp	r2, r3
 8002426:	d3f1      	bcc.n	800240c <ICM20602_Readbytes+0x2c>
	}
	CHIP_DESELECT(ICM20602);
 8002428:	2110      	movs	r1, #16
 800242a:	4803      	ldr	r0, [pc, #12]	@ (8002438 <ICM20602_Readbytes+0x58>)
 800242c:	f7ff fefd 	bl	800222a <LL_GPIO_SetOutputPin>
}
 8002430:	bf00      	nop
 8002432:	3714      	adds	r7, #20
 8002434:	46bd      	mov	sp, r7
 8002436:	bd90      	pop	{r4, r7, pc}
 8002438:	40020800 	.word	0x40020800

0800243c <ICM20602_Writebyte>:

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	4603      	mov	r3, r0
 8002444:	460a      	mov	r2, r1
 8002446:	71fb      	strb	r3, [r7, #7]
 8002448:	4613      	mov	r3, r2
 800244a:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 800244c:	2110      	movs	r1, #16
 800244e:	480b      	ldr	r0, [pc, #44]	@ (800247c <ICM20602_Writebyte+0x40>)
 8002450:	f7ff fef9 	bl	8002246 <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8002454:	79fb      	ldrb	r3, [r7, #7]
 8002456:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800245a:	b2db      	uxtb	r3, r3
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff ff7d 	bl	800235c <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 8002462:	79bb      	ldrb	r3, [r7, #6]
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff ff79 	bl	800235c <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 800246a:	2110      	movs	r1, #16
 800246c:	4803      	ldr	r0, [pc, #12]	@ (800247c <ICM20602_Writebyte+0x40>)
 800246e:	f7ff fedc 	bl	800222a <LL_GPIO_SetOutputPin>
}
 8002472:	bf00      	nop
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	40020800 	.word	0x40020800

08002480 <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 800248a:	f107 0308 	add.w	r3, r7, #8
 800248e:	2200      	movs	r2, #0
 8002490:	601a      	str	r2, [r3, #0]
 8002492:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8002494:	463b      	mov	r3, r7
 8002496:	2200      	movs	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 800249c:	f7ff fee2 	bl	8002264 <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 80024a0:	4833      	ldr	r0, [pc, #204]	@ (8002570 <ICM20602_Initialization+0xf0>)
 80024a2:	f009 ffa9 	bl	800c3f8 <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 80024a6:	2075      	movs	r0, #117	@ 0x75
 80024a8:	f7ff ff7a 	bl	80023a0 <ICM20602_Readbyte>
 80024ac:	4603      	mov	r3, r0
 80024ae:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 80024b0:	7bfb      	ldrb	r3, [r7, #15]
 80024b2:	2b12      	cmp	r3, #18
 80024b4:	d105      	bne.n	80024c2 <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 80024b6:	7bfb      	ldrb	r3, [r7, #15]
 80024b8:	4619      	mov	r1, r3
 80024ba:	482e      	ldr	r0, [pc, #184]	@ (8002574 <ICM20602_Initialization+0xf4>)
 80024bc:	f009 ff9c 	bl	800c3f8 <iprintf>
 80024c0:	e012      	b.n	80024e8 <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 80024c2:	7bfb      	ldrb	r3, [r7, #15]
 80024c4:	2b12      	cmp	r3, #18
 80024c6:	d00f      	beq.n	80024e8 <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 80024c8:	2075      	movs	r0, #117	@ 0x75
 80024ca:	f7ff ff69 	bl	80023a0 <ICM20602_Readbyte>
 80024ce:	4603      	mov	r3, r0
 80024d0:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 80024d2:	7bfb      	ldrb	r3, [r7, #15]
 80024d4:	2b12      	cmp	r3, #18
 80024d6:	d007      	beq.n	80024e8 <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 80024d8:	7bfb      	ldrb	r3, [r7, #15]
 80024da:	2212      	movs	r2, #18
 80024dc:	4619      	mov	r1, r3
 80024de:	4826      	ldr	r0, [pc, #152]	@ (8002578 <ICM20602_Initialization+0xf8>)
 80024e0:	f009 ff8a 	bl	800c3f8 <iprintf>
			return 1; //ERROR
 80024e4:	2301      	movs	r3, #1
 80024e6:	e03f      	b.n	8002568 <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 80024e8:	2180      	movs	r1, #128	@ 0x80
 80024ea:	206b      	movs	r0, #107	@ 0x6b
 80024ec:	f7ff ffa6 	bl	800243c <ICM20602_Writebyte>
	HAL_Delay(50);
 80024f0:	2032      	movs	r0, #50	@ 0x32
 80024f2:	f003 ff1b 	bl	800632c <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 80024f6:	2101      	movs	r1, #1
 80024f8:	206b      	movs	r0, #107	@ 0x6b
 80024fa:	f7ff ff9f 	bl	800243c <ICM20602_Writebyte>
									// 온도센서 끄면 자이로 값 이상하게 출력됨
	HAL_Delay(50);
 80024fe:	2032      	movs	r0, #50	@ 0x32
 8002500:	f003 ff14 	bl	800632c <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 8002504:	2138      	movs	r1, #56	@ 0x38
 8002506:	206c      	movs	r0, #108	@ 0x6c
 8002508:	f7ff ff98 	bl	800243c <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 800250c:	2032      	movs	r0, #50	@ 0x32
 800250e:	f003 ff0d 	bl	800632c <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 8002512:	2100      	movs	r1, #0
 8002514:	2019      	movs	r0, #25
 8002516:	f7ff ff91 	bl	800243c <ICM20602_Writebyte>
	HAL_Delay(50);
 800251a:	2032      	movs	r0, #50	@ 0x32
 800251c:	f003 ff06 	bl	800632c <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 8002520:	2105      	movs	r1, #5
 8002522:	201a      	movs	r0, #26
 8002524:	f7ff ff8a 	bl	800243c <ICM20602_Writebyte>
	HAL_Delay(50);
 8002528:	2032      	movs	r0, #50	@ 0x32
 800252a:	f003 feff 	bl	800632c <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 800252e:	2118      	movs	r1, #24
 8002530:	201b      	movs	r0, #27
 8002532:	f7ff ff83 	bl	800243c <ICM20602_Writebyte>
	HAL_Delay(50);
 8002536:	2032      	movs	r0, #50	@ 0x32
 8002538:	f003 fef8 	bl	800632c <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 800253c:	2118      	movs	r1, #24
 800253e:	201c      	movs	r0, #28
 8002540:	f7ff ff7c 	bl	800243c <ICM20602_Writebyte>
	HAL_Delay(50);
 8002544:	2032      	movs	r0, #50	@ 0x32
 8002546:	f003 fef1 	bl	800632c <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 800254a:	2103      	movs	r1, #3
 800254c:	201d      	movs	r0, #29
 800254e:	f7ff ff75 	bl	800243c <ICM20602_Writebyte>
	HAL_Delay(50);
 8002552:	2032      	movs	r0, #50	@ 0x32
 8002554:	f003 feea 	bl	800632c <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 8002558:	2101      	movs	r1, #1
 800255a:	2038      	movs	r0, #56	@ 0x38
 800255c:	f7ff ff6e 	bl	800243c <ICM20602_Writebyte>
	HAL_Delay(50);
 8002560:	2032      	movs	r0, #50	@ 0x32
 8002562:	f003 fee3 	bl	800632c <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 8002566:	2300      	movs	r3, #0
}
 8002568:	4618      	mov	r0, r3
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	0800f114 	.word	0x0800f114
 8002574:	0800f12c 	.word	0x0800f12c
 8002578:	0800f150 	.word	0x0800f150

0800257c <ICM20602_Get3AxisGyroRawData>:
	gyro[1] = ((data[10] << 8) | data[11]);
	gyro[2] = ((data[12] << 8) | data[13]);
}

void ICM20602_Get3AxisGyroRawData(short* gyro)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
	unsigned char data[6];
	ICM20602_Readbytes(GYRO_XOUT_H, 6, data);
 8002584:	f107 0308 	add.w	r3, r7, #8
 8002588:	461a      	mov	r2, r3
 800258a:	2106      	movs	r1, #6
 800258c:	2043      	movs	r0, #67	@ 0x43
 800258e:	f7ff ff27 	bl	80023e0 <ICM20602_Readbytes>
	
	gyro[0] = ((data[0] << 8) | data[1]);
 8002592:	7a3b      	ldrb	r3, [r7, #8]
 8002594:	021b      	lsls	r3, r3, #8
 8002596:	b21a      	sxth	r2, r3
 8002598:	7a7b      	ldrb	r3, [r7, #9]
 800259a:	b21b      	sxth	r3, r3
 800259c:	4313      	orrs	r3, r2
 800259e:	b21a      	sxth	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	801a      	strh	r2, [r3, #0]
	gyro[1] = ((data[2] << 8) | data[3]);
 80025a4:	7abb      	ldrb	r3, [r7, #10]
 80025a6:	021b      	lsls	r3, r3, #8
 80025a8:	b219      	sxth	r1, r3
 80025aa:	7afb      	ldrb	r3, [r7, #11]
 80025ac:	b21a      	sxth	r2, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	3302      	adds	r3, #2
 80025b2:	430a      	orrs	r2, r1
 80025b4:	b212      	sxth	r2, r2
 80025b6:	801a      	strh	r2, [r3, #0]
	gyro[2] = ((data[4] << 8) | data[5]);
 80025b8:	7b3b      	ldrb	r3, [r7, #12]
 80025ba:	021b      	lsls	r3, r3, #8
 80025bc:	b219      	sxth	r1, r3
 80025be:	7b7b      	ldrb	r3, [r7, #13]
 80025c0:	b21a      	sxth	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	3304      	adds	r3, #4
 80025c6:	430a      	orrs	r2, r1
 80025c8:	b212      	sxth	r2, r2
 80025ca:	801a      	strh	r2, [r3, #0]
}
 80025cc:	bf00      	nop
 80025ce:	3710      	adds	r7, #16
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <ICM20602_DataReady>:
	accel[1] = ((data[2] << 8) | data[3]);
	accel[2] = ((data[4] << 8) | data[5]);
}

int ICM20602_DataReady(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(ICM20602_INT_PORT, ICM20602_INT_PIN);
 80025d8:	2120      	movs	r1, #32
 80025da:	4803      	ldr	r0, [pc, #12]	@ (80025e8 <ICM20602_DataReady+0x14>)
 80025dc:	f7ff fe10 	bl	8002200 <LL_GPIO_IsInputPinSet>
 80025e0:	4603      	mov	r3, r0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	40020800 	.word	0x40020800

080025ec <LL_SPI_Enable>:
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	601a      	str	r2, [r3, #0]
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <LL_SPI_SetStandard>:
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f023 0210 	bic.w	r2, r3, #16
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	431a      	orrs	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	605a      	str	r2, [r3, #4]
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <LL_SPI_IsActiveFlag_RXNE>:
{
 8002632:	b480      	push	{r7}
 8002634:	b083      	sub	sp, #12
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	2b01      	cmp	r3, #1
 8002644:	d101      	bne.n	800264a <LL_SPI_IsActiveFlag_RXNE+0x18>
 8002646:	2301      	movs	r3, #1
 8002648:	e000      	b.n	800264c <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <LL_SPI_IsActiveFlag_TXE>:
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f003 0302 	and.w	r3, r3, #2
 8002668:	2b02      	cmp	r3, #2
 800266a:	d101      	bne.n	8002670 <LL_SPI_IsActiveFlag_TXE+0x18>
 800266c:	2301      	movs	r3, #1
 800266e:	e000      	b.n	8002672 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr

0800267e <LL_SPI_ReceiveData8>:
{
 800267e:	b480      	push	{r7}
 8002680:	b083      	sub	sp, #12
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	330c      	adds	r3, #12
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	b2db      	uxtb	r3, r3
}
 800268e:	4618      	mov	r0, r3
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <LL_SPI_TransmitData8>:
{
 800269a:	b480      	push	{r7}
 800269c:	b085      	sub	sp, #20
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	460b      	mov	r3, r1
 80026a4:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	330c      	adds	r3, #12
 80026aa:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	78fa      	ldrb	r2, [r7, #3]
 80026b0:	701a      	strb	r2, [r3, #0]
}
 80026b2:	bf00      	nop
 80026b4:	3714      	adds	r7, #20
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
	...

080026c0 <LL_AHB1_GRP1_EnableClock>:
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80026c8:	4b08      	ldr	r3, [pc, #32]	@ (80026ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026cc:	4907      	ldr	r1, [pc, #28]	@ (80026ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80026d4:	4b05      	ldr	r3, [pc, #20]	@ (80026ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80026d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4013      	ands	r3, r2
 80026dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026de:	68fb      	ldr	r3, [r7, #12]
}
 80026e0:	bf00      	nop
 80026e2:	3714      	adds	r7, #20
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	40023800 	.word	0x40023800

080026f0 <LL_APB1_GRP1_EnableClock>:
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80026f8:	4b08      	ldr	r3, [pc, #32]	@ (800271c <LL_APB1_GRP1_EnableClock+0x2c>)
 80026fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026fc:	4907      	ldr	r1, [pc, #28]	@ (800271c <LL_APB1_GRP1_EnableClock+0x2c>)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4313      	orrs	r3, r2
 8002702:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002704:	4b05      	ldr	r3, [pc, #20]	@ (800271c <LL_APB1_GRP1_EnableClock+0x2c>)
 8002706:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4013      	ands	r3, r2
 800270c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800270e:	68fb      	ldr	r3, [r7, #12]
}
 8002710:	bf00      	nop
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	40023800 	.word	0x40023800

08002720 <LL_GPIO_IsInputPinSet>:
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	691a      	ldr	r2, [r3, #16]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	4013      	ands	r3, r2
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	429a      	cmp	r2, r3
 8002736:	bf0c      	ite	eq
 8002738:	2301      	moveq	r3, #1
 800273a:	2300      	movne	r3, #0
 800273c:	b2db      	uxtb	r3, r3
}
 800273e:	4618      	mov	r0, r3
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr

0800274a <LL_GPIO_SetOutputPin>:
{
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
 8002752:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	683a      	ldr	r2, [r7, #0]
 8002758:	619a      	str	r2, [r3, #24]
}
 800275a:	bf00      	nop
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr

08002766 <LL_GPIO_ResetOutputPin>:
{
 8002766:	b480      	push	{r7}
 8002768:	b083      	sub	sp, #12
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
 800276e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	041a      	lsls	r2, r3, #16
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	619a      	str	r2, [r3, #24]
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <LPS22HH_GPIO_SPI_Initialization>:

Struct_LPS22HH LPS22HH;


void LPS22HH_GPIO_SPI_Initialization(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b090      	sub	sp, #64	@ 0x40
 8002788:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800278a:	f107 0318 	add.w	r3, r7, #24
 800278e:	2228      	movs	r2, #40	@ 0x28
 8002790:	2100      	movs	r1, #0
 8002792:	4618      	mov	r0, r3
 8002794:	f009 ff78 	bl	800c688 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002798:	463b      	mov	r3, r7
 800279a:	2200      	movs	r2, #0
 800279c:	601a      	str	r2, [r3, #0]
 800279e:	605a      	str	r2, [r3, #4]
 80027a0:	609a      	str	r2, [r3, #8]
 80027a2:	60da      	str	r2, [r3, #12]
 80027a4:	611a      	str	r2, [r3, #16]
 80027a6:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 80027a8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80027ac:	f7ff ffa0 	bl	80026f0 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80027b0:	2002      	movs	r0, #2
 80027b2:	f7ff ff85 	bl	80026c0 <LL_AHB1_GRP1_EnableClock>
	/**SPI3 GPIO Configuration
	PB3   ------> SPI3_SCK
	PB4   ------> SPI3_MISO
	PB5   ------> SPI3_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 80027b6:	2338      	movs	r3, #56	@ 0x38
 80027b8:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80027ba:	2302      	movs	r3, #2
 80027bc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80027be:	2303      	movs	r3, #3
 80027c0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80027c2:	2300      	movs	r3, #0
 80027c4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80027c6:	2300      	movs	r3, #0
 80027c8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80027ca:	2306      	movs	r3, #6
 80027cc:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ce:	463b      	mov	r3, r7
 80027d0:	4619      	mov	r1, r3
 80027d2:	4826      	ldr	r0, [pc, #152]	@ (800286c <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 80027d4:	f009 f801 	bl	800b7da <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80027d8:	2300      	movs	r3, #0
 80027da:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80027dc:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80027e0:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80027e2:	2300      	movs	r3, #0
 80027e4:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80027e6:	2302      	movs	r3, #2
 80027e8:	627b      	str	r3, [r7, #36]	@ 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80027ea:	2301      	movs	r3, #1
 80027ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80027ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 80027f4:	2308      	movs	r3, #8
 80027f6:	633b      	str	r3, [r7, #48]	@ 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80027f8:	2300      	movs	r3, #0
 80027fa:	637b      	str	r3, [r7, #52]	@ 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80027fc:	2300      	movs	r3, #0
 80027fe:	63bb      	str	r3, [r7, #56]	@ 0x38
	SPI_InitStruct.CRCPoly = 10;
 8002800:	230a      	movs	r3, #10
 8002802:	63fb      	str	r3, [r7, #60]	@ 0x3c
	LL_SPI_Init(LPS22HH_SPI_CHANNEL, &SPI_InitStruct);
 8002804:	f107 0318 	add.w	r3, r7, #24
 8002808:	4619      	mov	r1, r3
 800280a:	4819      	ldr	r0, [pc, #100]	@ (8002870 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 800280c:	f009 f889 	bl	800b922 <LL_SPI_Init>
	LL_SPI_SetStandard(LPS22HH_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8002810:	2100      	movs	r1, #0
 8002812:	4817      	ldr	r0, [pc, #92]	@ (8002870 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8002814:	f7ff fefa 	bl	800260c <LL_SPI_SetStandard>
	/**LPS22HH GPIO Control Configuration
	 * PB6  ------> LPS22HH_SPI_CS_PIN (output)
	 * PB7  ------> LPS22HH_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(LPS22HH_SPI_CS_PORT, LPS22HH_SPI_CS_PIN);
 8002818:	2140      	movs	r1, #64	@ 0x40
 800281a:	4814      	ldr	r0, [pc, #80]	@ (800286c <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 800281c:	f7ff ffa3 	bl	8002766 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_SPI_CS_PIN;
 8002820:	2340      	movs	r3, #64	@ 0x40
 8002822:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002824:	2301      	movs	r3, #1
 8002826:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002828:	2303      	movs	r3, #3
 800282a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800282c:	2300      	movs	r3, #0
 800282e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002830:	2300      	movs	r3, #0
 8002832:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_SPI_CS_PORT, &GPIO_InitStruct);
 8002834:	463b      	mov	r3, r7
 8002836:	4619      	mov	r1, r3
 8002838:	480c      	ldr	r0, [pc, #48]	@ (800286c <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 800283a:	f008 ffce 	bl	800b7da <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_INT_PIN;
 800283e:	2380      	movs	r3, #128	@ 0x80
 8002840:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8002842:	2300      	movs	r3, #0
 8002844:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002846:	2301      	movs	r3, #1
 8002848:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_INT_PORT, &GPIO_InitStruct);
 800284a:	463b      	mov	r3, r7
 800284c:	4619      	mov	r1, r3
 800284e:	4807      	ldr	r0, [pc, #28]	@ (800286c <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8002850:	f008 ffc3 	bl	800b7da <LL_GPIO_Init>
	
	LL_SPI_Enable(LPS22HH_SPI_CHANNEL);
 8002854:	4806      	ldr	r0, [pc, #24]	@ (8002870 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 8002856:	f7ff fec9 	bl	80025ec <LL_SPI_Enable>
	
	CHIP_DESELECT(LPS22HH);
 800285a:	2140      	movs	r1, #64	@ 0x40
 800285c:	4803      	ldr	r0, [pc, #12]	@ (800286c <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 800285e:	f7ff ff74 	bl	800274a <LL_GPIO_SetOutputPin>
}
 8002862:	bf00      	nop
 8002864:	3740      	adds	r7, #64	@ 0x40
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40020400 	.word	0x40020400
 8002870:	40003c00 	.word	0x40003c00

08002874 <SPI3_SendByte>:


unsigned char SPI3_SendByte(unsigned char data)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(LPS22HH_SPI_CHANNEL)==RESET);
 800287e:	bf00      	nop
 8002880:	480c      	ldr	r0, [pc, #48]	@ (80028b4 <SPI3_SendByte+0x40>)
 8002882:	f7ff fee9 	bl	8002658 <LL_SPI_IsActiveFlag_TXE>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d0f9      	beq.n	8002880 <SPI3_SendByte+0xc>
	LL_SPI_TransmitData8(LPS22HH_SPI_CHANNEL, data);
 800288c:	79fb      	ldrb	r3, [r7, #7]
 800288e:	4619      	mov	r1, r3
 8002890:	4808      	ldr	r0, [pc, #32]	@ (80028b4 <SPI3_SendByte+0x40>)
 8002892:	f7ff ff02 	bl	800269a <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(LPS22HH_SPI_CHANNEL)==RESET);
 8002896:	bf00      	nop
 8002898:	4806      	ldr	r0, [pc, #24]	@ (80028b4 <SPI3_SendByte+0x40>)
 800289a:	f7ff feca 	bl	8002632 <LL_SPI_IsActiveFlag_RXNE>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0f9      	beq.n	8002898 <SPI3_SendByte+0x24>
	return LL_SPI_ReceiveData8(LPS22HH_SPI_CHANNEL);
 80028a4:	4803      	ldr	r0, [pc, #12]	@ (80028b4 <SPI3_SendByte+0x40>)
 80028a6:	f7ff feea 	bl	800267e <LL_SPI_ReceiveData8>
 80028aa:	4603      	mov	r3, r0
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3708      	adds	r7, #8
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40003c00 	.word	0x40003c00

080028b8 <LPS22HH_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t LPS22HH_Readbyte(uint8_t reg_addr)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	4603      	mov	r3, r0
 80028c0:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(LPS22HH);
 80028c2:	2140      	movs	r1, #64	@ 0x40
 80028c4:	480b      	ldr	r0, [pc, #44]	@ (80028f4 <LPS22HH_Readbyte+0x3c>)
 80028c6:	f7ff ff4e 	bl	8002766 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff ffce 	bl	8002874 <SPI3_SendByte>
	val = SPI3_SendByte(0x00); //Send DUMMY
 80028d8:	2000      	movs	r0, #0
 80028da:	f7ff ffcb 	bl	8002874 <SPI3_SendByte>
 80028de:	4603      	mov	r3, r0
 80028e0:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(LPS22HH);
 80028e2:	2140      	movs	r1, #64	@ 0x40
 80028e4:	4803      	ldr	r0, [pc, #12]	@ (80028f4 <LPS22HH_Readbyte+0x3c>)
 80028e6:	f7ff ff30 	bl	800274a <LL_GPIO_SetOutputPin>
	
	return val;
 80028ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3710      	adds	r7, #16
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	40020400 	.word	0x40020400

080028f8 <LPS22HH_Readbytes>:

void LPS22HH_Readbytes(unsigned char reg_addr, unsigned char len, unsigned char* data)
{
 80028f8:	b590      	push	{r4, r7, lr}
 80028fa:	b085      	sub	sp, #20
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	603a      	str	r2, [r7, #0]
 8002902:	71fb      	strb	r3, [r7, #7]
 8002904:	460b      	mov	r3, r1
 8002906:	71bb      	strb	r3, [r7, #6]
	unsigned int i = 0;
 8002908:	2300      	movs	r3, #0
 800290a:	60fb      	str	r3, [r7, #12]

	CHIP_SELECT(LPS22HH);
 800290c:	2140      	movs	r1, #64	@ 0x40
 800290e:	4810      	ldr	r0, [pc, #64]	@ (8002950 <LPS22HH_Readbytes+0x58>)
 8002910:	f7ff ff29 	bl	8002766 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8002914:	79fb      	ldrb	r3, [r7, #7]
 8002916:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800291a:	b2db      	uxtb	r3, r3
 800291c:	4618      	mov	r0, r3
 800291e:	f7ff ffa9 	bl	8002874 <SPI3_SendByte>
	while(i < len)
 8002922:	e009      	b.n	8002938 <LPS22HH_Readbytes+0x40>
	{
		data[i++] = SPI3_SendByte(0x00); //Send DUMMY
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	1c5a      	adds	r2, r3, #1
 8002928:	60fa      	str	r2, [r7, #12]
 800292a:	683a      	ldr	r2, [r7, #0]
 800292c:	18d4      	adds	r4, r2, r3
 800292e:	2000      	movs	r0, #0
 8002930:	f7ff ffa0 	bl	8002874 <SPI3_SendByte>
 8002934:	4603      	mov	r3, r0
 8002936:	7023      	strb	r3, [r4, #0]
	while(i < len)
 8002938:	79bb      	ldrb	r3, [r7, #6]
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	429a      	cmp	r2, r3
 800293e:	d3f1      	bcc.n	8002924 <LPS22HH_Readbytes+0x2c>
	}
	CHIP_DESELECT(LPS22HH);
 8002940:	2140      	movs	r1, #64	@ 0x40
 8002942:	4803      	ldr	r0, [pc, #12]	@ (8002950 <LPS22HH_Readbytes+0x58>)
 8002944:	f7ff ff01 	bl	800274a <LL_GPIO_SetOutputPin>
}
 8002948:	bf00      	nop
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	bd90      	pop	{r4, r7, pc}
 8002950:	40020400 	.word	0x40020400

08002954 <LPS22HH_Writebyte>:

void LPS22HH_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	460a      	mov	r2, r1
 800295e:	71fb      	strb	r3, [r7, #7]
 8002960:	4613      	mov	r3, r2
 8002962:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(LPS22HH);
 8002964:	2140      	movs	r1, #64	@ 0x40
 8002966:	480b      	ldr	r0, [pc, #44]	@ (8002994 <LPS22HH_Writebyte+0x40>)
 8002968:	f7ff fefd 	bl	8002766 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 800296c:	79fb      	ldrb	r3, [r7, #7]
 800296e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002972:	b2db      	uxtb	r3, r3
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff ff7d 	bl	8002874 <SPI3_SendByte>
	SPI3_SendByte(val); //Data
 800297a:	79bb      	ldrb	r3, [r7, #6]
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff ff79 	bl	8002874 <SPI3_SendByte>
	CHIP_DESELECT(LPS22HH);
 8002982:	2140      	movs	r1, #64	@ 0x40
 8002984:	4803      	ldr	r0, [pc, #12]	@ (8002994 <LPS22HH_Writebyte+0x40>)
 8002986:	f7ff fee0 	bl	800274a <LL_GPIO_SetOutputPin>
}
 800298a:	bf00      	nop
 800298c:	3708      	adds	r7, #8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40020400 	.word	0x40020400

08002998 <LPS22HH_Initialization>:




int LPS22HH_Initialization(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
	uint8_t temp_reg;
	uint8_t who_am_i = 0;
 800299e:	2300      	movs	r3, #0
 80029a0:	71fb      	strb	r3, [r7, #7]
	
	LPS22HH_GPIO_SPI_Initialization();
 80029a2:	f7ff feef 	bl	8002784 <LPS22HH_GPIO_SPI_Initialization>
	
	printf("Checking LPS22HH...");
 80029a6:	4841      	ldr	r0, [pc, #260]	@ (8002aac <LPS22HH_Initialization+0x114>)
 80029a8:	f009 fd26 	bl	800c3f8 <iprintf>
	
	// check WHO_AM_I (0x0F)
	who_am_i = LPS22HH_Readbyte(0x0F); 
 80029ac:	200f      	movs	r0, #15
 80029ae:	f7ff ff83 	bl	80028b8 <LPS22HH_Readbyte>
 80029b2:	4603      	mov	r3, r0
 80029b4:	71fb      	strb	r3, [r7, #7]

	// who am i = 0xb3
	if( who_am_i == 0xb3)
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	2bb3      	cmp	r3, #179	@ 0xb3
 80029ba:	d105      	bne.n	80029c8 <LPS22HH_Initialization+0x30>
	{
		printf("\nLPS22HH who_am_i = 0x%02x...OK\n\n", who_am_i );
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	4619      	mov	r1, r3
 80029c0:	483b      	ldr	r0, [pc, #236]	@ (8002ab0 <LPS22HH_Initialization+0x118>)
 80029c2:	f009 fd19 	bl	800c3f8 <iprintf>
 80029c6:	e012      	b.n	80029ee <LPS22HH_Initialization+0x56>
	}
	// recheck
	else if( who_am_i != 0xb3)
 80029c8:	79fb      	ldrb	r3, [r7, #7]
 80029ca:	2bb3      	cmp	r3, #179	@ 0xb3
 80029cc:	d00f      	beq.n	80029ee <LPS22HH_Initialization+0x56>
	{
		who_am_i = LPS22HH_Readbyte(0x0F); // check WHO_AM_I (0x0F)
 80029ce:	200f      	movs	r0, #15
 80029d0:	f7ff ff72 	bl	80028b8 <LPS22HH_Readbyte>
 80029d4:	4603      	mov	r3, r0
 80029d6:	71fb      	strb	r3, [r7, #7]

		if ( who_am_i != 0xb3 ){
 80029d8:	79fb      	ldrb	r3, [r7, #7]
 80029da:	2bb3      	cmp	r3, #179	@ 0xb3
 80029dc:	d007      	beq.n	80029ee <LPS22HH_Initialization+0x56>
			printf( "nLPS22HH Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0xb3);
 80029de:	79fb      	ldrb	r3, [r7, #7]
 80029e0:	22b3      	movs	r2, #179	@ 0xb3
 80029e2:	4619      	mov	r1, r3
 80029e4:	4833      	ldr	r0, [pc, #204]	@ (8002ab4 <LPS22HH_Initialization+0x11c>)
 80029e6:	f009 fd07 	bl	800c3f8 <iprintf>
			return 1; //ERROR
 80029ea:	2301      	movs	r3, #1
 80029ec:	e059      	b.n	8002aa2 <LPS22HH_Initialization+0x10a>
		}
	}
	
	// Reset LPS22HH
	// CTRL_REG2 0x11
	LPS22HH_Writebyte(CTRL_REG2, 0x04);
 80029ee:	2104      	movs	r1, #4
 80029f0:	2011      	movs	r0, #17
 80029f2:	f7ff ffaf 	bl	8002954 <LPS22HH_Writebyte>
	//printf("LPS22HH Reset");
	do{
		//printf(".");
	}
	while((LPS22HH_Readbyte(CTRL_REG2) & 0x04) != 0x00);
 80029f6:	2011      	movs	r0, #17
 80029f8:	f7ff ff5e 	bl	80028b8 <LPS22HH_Readbyte>
 80029fc:	4603      	mov	r3, r0
 80029fe:	f003 0304 	and.w	r3, r3, #4
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1f7      	bne.n	80029f6 <LPS22HH_Initialization+0x5e>
	
	// Set Output Data Rate
	//0x00: One Shot
	//0x10: 1Hz	0x20: 10Hz	0x30: 25Hz	0x40: 50Hz
	//0x50: 75Hz	0x60: 100Hz	0x70: 200Hz
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002a06:	2010      	movs	r0, #16
 8002a08:	f7ff ff56 	bl	80028b8 <LPS22HH_Readbyte>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x40;
 8002a10:	79bb      	ldrb	r3, [r7, #6]
 8002a12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a16:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002a18:	79bb      	ldrb	r3, [r7, #6]
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	2010      	movs	r0, #16
 8002a1e:	f7ff ff99 	bl	8002954 <LPS22HH_Writebyte>
	temp_reg = 0;
 8002a22:	2300      	movs	r3, #0
 8002a24:	71bb      	strb	r3, [r7, #6]
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002a26:	2010      	movs	r0, #16
 8002a28:	f7ff ff46 	bl	80028b8 <LPS22HH_Readbyte>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	71bb      	strb	r3, [r7, #6]
	//printf("%x\n", temp_reg);
	
	// Enable LPF, Cut-off frequency
	//0x08: ODR/9	0x0c: ODR/20
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002a30:	2010      	movs	r0, #16
 8002a32:	f7ff ff41 	bl	80028b8 <LPS22HH_Readbyte>
 8002a36:	4603      	mov	r3, r0
 8002a38:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x0c;
 8002a3a:	79bb      	ldrb	r3, [r7, #6]
 8002a3c:	f043 030c 	orr.w	r3, r3, #12
 8002a40:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002a42:	79bb      	ldrb	r3, [r7, #6]
 8002a44:	4619      	mov	r1, r3
 8002a46:	2010      	movs	r0, #16
 8002a48:	f7ff ff84 	bl	8002954 <LPS22HH_Writebyte>
	
	// Enable Block Data Update
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8002a4c:	2010      	movs	r0, #16
 8002a4e:	f7ff ff33 	bl	80028b8 <LPS22HH_Readbyte>
 8002a52:	4603      	mov	r3, r0
 8002a54:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8002a56:	79bb      	ldrb	r3, [r7, #6]
 8002a58:	f043 0302 	orr.w	r3, r3, #2
 8002a5c:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8002a5e:	79bb      	ldrb	r3, [r7, #6]
 8002a60:	4619      	mov	r1, r3
 8002a62:	2010      	movs	r0, #16
 8002a64:	f7ff ff76 	bl	8002954 <LPS22HH_Writebyte>
	
	// Enable Low Noise Mode (ODR should be lower than 100Hz. This is igonored when ODR = 100Hz or 200Hz)
	temp_reg = LPS22HH_Readbyte(CTRL_REG2);
 8002a68:	2011      	movs	r0, #17
 8002a6a:	f7ff ff25 	bl	80028b8 <LPS22HH_Readbyte>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 8002a72:	79bb      	ldrb	r3, [r7, #6]
 8002a74:	f043 0302 	orr.w	r3, r3, #2
 8002a78:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG2, temp_reg);
 8002a7a:	79bb      	ldrb	r3, [r7, #6]
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	2011      	movs	r0, #17
 8002a80:	f7ff ff68 	bl	8002954 <LPS22HH_Writebyte>
	
	// Enable Data-ready signal on INT-DRDY pin
	temp_reg = LPS22HH_Readbyte(CTRL_REG3);
 8002a84:	2012      	movs	r0, #18
 8002a86:	f7ff ff17 	bl	80028b8 <LPS22HH_Readbyte>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x04;
 8002a8e:	79bb      	ldrb	r3, [r7, #6]
 8002a90:	f043 0304 	orr.w	r3, r3, #4
 8002a94:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG3, temp_reg);
 8002a96:	79bb      	ldrb	r3, [r7, #6]
 8002a98:	4619      	mov	r1, r3
 8002a9a:	2012      	movs	r0, #18
 8002a9c:	f7ff ff5a 	bl	8002954 <LPS22HH_Writebyte>
	
	return 0; //OK
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	0800f17c 	.word	0x0800f17c
 8002ab0:	0800f190 	.word	0x0800f190
 8002ab4:	0800f1b4 	.word	0x0800f1b4

08002ab8 <LPS22HH_DataReady>:


int LPS22HH_DataReady(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(LPS22HH_INT_PORT, LPS22HH_INT_PIN);
 8002abc:	2180      	movs	r1, #128	@ 0x80
 8002abe:	4803      	ldr	r0, [pc, #12]	@ (8002acc <LPS22HH_DataReady+0x14>)
 8002ac0:	f7ff fe2e 	bl	8002720 <LL_GPIO_IsInputPinSet>
 8002ac4:	4603      	mov	r3, r0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40020400 	.word	0x40020400

08002ad0 <LPS22HH_GetPressure>:

void LPS22HH_GetPressure(int32_t* pressure)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
	LPS22HH_Readbytes(PRESSURE_OUT_XL, 3, (unsigned char*)pressure);
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	2103      	movs	r1, #3
 8002adc:	2028      	movs	r0, #40	@ 0x28
 8002ade:	f7ff ff0b 	bl	80028f8 <LPS22HH_Readbytes>
}
 8002ae2:	bf00      	nop
 8002ae4:	3708      	adds	r7, #8
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <LPS22HH_GetTemperature>:

void LPS22HH_GetTemperature(int16_t* temperature)
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b082      	sub	sp, #8
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
	LPS22HH_Readbytes(TEMP_OUT_L, 2, (unsigned char*)temperature);
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	2102      	movs	r1, #2
 8002af6:	202b      	movs	r0, #43	@ 0x2b
 8002af8:	f7ff fefe 	bl	80028f8 <LPS22HH_Readbytes>
}
 8002afc:	bf00      	nop
 8002afe:	3708      	adds	r7, #8
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <getAltitude2>:
{
	return (1.0f - powf((pressure / SEA_PRESSURE), 0.1902226f)) * 44307.69396f; //145366.45f * 0.3048f = 44307.69396f;
}

float getAltitude2(float pressure, float temperature) //Get Altitude with temperature correction.
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	ed87 0a01 	vstr	s0, [r7, #4]
 8002b0e:	edc7 0a00 	vstr	s1, [r7]
	return (1.0f - powf((pressure / SEA_PRESSURE), 0.1902226f)) * (temperature + 273.15f) / 0.0065f;
 8002b12:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b16:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8002b5c <getAltitude2+0x58>
 8002b1a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b1e:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8002b60 <getAltitude2+0x5c>
 8002b22:	eeb0 0a47 	vmov.f32	s0, s14
 8002b26:	f00b fc6b 	bl	800e400 <powf>
 8002b2a:	eef0 7a40 	vmov.f32	s15, s0
 8002b2e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b32:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b36:	edd7 7a00 	vldr	s15, [r7]
 8002b3a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8002b64 <getAltitude2+0x60>
 8002b3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b46:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002b68 <getAltitude2+0x64>
 8002b4a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002b4e:	eef0 7a66 	vmov.f32	s15, s13
}
 8002b52:	eeb0 0a67 	vmov.f32	s0, s15
 8002b56:	3708      	adds	r7, #8
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	447d5000 	.word	0x447d5000
 8002b60:	3e42c9b7 	.word	0x3e42c9b7
 8002b64:	43889333 	.word	0x43889333
 8002b68:	3bd4fdf4 	.word	0x3bd4fdf4

08002b6c <M8N_UART4_initialization>:
 0xBF

}; //Save current configuration, Devices: BBR, FLASH, I2C-EEPROM, SPI-FLASH,

void M8N_UART4_initialization(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
	  huart4.Instance = UART4;
 8002b70:	4b11      	ldr	r3, [pc, #68]	@ (8002bb8 <M8N_UART4_initialization+0x4c>)
 8002b72:	4a12      	ldr	r2, [pc, #72]	@ (8002bbc <M8N_UART4_initialization+0x50>)
 8002b74:	601a      	str	r2, [r3, #0]
	  huart4.Init.BaudRate = 9600;
 8002b76:	4b10      	ldr	r3, [pc, #64]	@ (8002bb8 <M8N_UART4_initialization+0x4c>)
 8002b78:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002b7c:	605a      	str	r2, [r3, #4]
	  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002bb8 <M8N_UART4_initialization+0x4c>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	609a      	str	r2, [r3, #8]
	  huart4.Init.StopBits = UART_STOPBITS_1;
 8002b84:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb8 <M8N_UART4_initialization+0x4c>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	60da      	str	r2, [r3, #12]
	  huart4.Init.Parity = UART_PARITY_NONE;
 8002b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb8 <M8N_UART4_initialization+0x4c>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	611a      	str	r2, [r3, #16]
	  huart4.Init.Mode = UART_MODE_TX_RX;
 8002b90:	4b09      	ldr	r3, [pc, #36]	@ (8002bb8 <M8N_UART4_initialization+0x4c>)
 8002b92:	220c      	movs	r2, #12
 8002b94:	615a      	str	r2, [r3, #20]
	  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b96:	4b08      	ldr	r3, [pc, #32]	@ (8002bb8 <M8N_UART4_initialization+0x4c>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	619a      	str	r2, [r3, #24]
	  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b9c:	4b06      	ldr	r3, [pc, #24]	@ (8002bb8 <M8N_UART4_initialization+0x4c>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002ba2:	4805      	ldr	r0, [pc, #20]	@ (8002bb8 <M8N_UART4_initialization+0x4c>)
 8002ba4:	f007 fc42 	bl	800a42c <HAL_UART_Init>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <M8N_UART4_initialization+0x46>
	  {
	    Error_Handler();
 8002bae:	f002 fc82 	bl	80054b6 <Error_Handler>
	  }
}
 8002bb2:	bf00      	nop
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	20000618 	.word	0x20000618
 8002bbc:	40004c00 	.word	0x40004c00

08002bc0 <M8N_TransmitData>:

void M8N_TransmitData(unsigned char* data, unsigned char len){
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	70fb      	strb	r3, [r7, #3]
	//위의 배열을 보면 프로토콜에 맞게 정확히 잘 되어있다. 그대로 전달해주면된다.
	for(int i=0; i<len; i++){
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60fb      	str	r3, [r7, #12]
 8002bd0:	e00c      	b.n	8002bec <M8N_TransmitData+0x2c>
		HAL_UART_Transmit(&huart4, *(data+i), sizeof(data[i]),10);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	4619      	mov	r1, r3
 8002bdc:	230a      	movs	r3, #10
 8002bde:	2201      	movs	r2, #1
 8002be0:	4807      	ldr	r0, [pc, #28]	@ (8002c00 <M8N_TransmitData+0x40>)
 8002be2:	f007 fc73 	bl	800a4cc <HAL_UART_Transmit>
	for(int i=0; i<len; i++){
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	3301      	adds	r3, #1
 8002bea:	60fb      	str	r3, [r7, #12]
 8002bec:	78fb      	ldrb	r3, [r7, #3]
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	dbee      	blt.n	8002bd2 <M8N_TransmitData+0x12>
	}
}
 8002bf4:	bf00      	nop
 8002bf6:	bf00      	nop
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20000618 	.word	0x20000618

08002c04 <M8N_initialization>:

void M8N_initialization(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
	M8N_UART4_initialization();
 8002c08:	f7ff ffb0 	bl	8002b6c <M8N_UART4_initialization>

	M8N_TransmitData(&UBX_CFG_PRT[0], sizeof(UBX_CFG_PRT));
 8002c0c:	211c      	movs	r1, #28
 8002c0e:	480d      	ldr	r0, [pc, #52]	@ (8002c44 <M8N_initialization+0x40>)
 8002c10:	f7ff ffd6 	bl	8002bc0 <M8N_TransmitData>
	HAL_Delay(100);
 8002c14:	2064      	movs	r0, #100	@ 0x64
 8002c16:	f003 fb89 	bl	800632c <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_MSG[0], sizeof(UBX_CFG_MSG));
 8002c1a:	2110      	movs	r1, #16
 8002c1c:	480a      	ldr	r0, [pc, #40]	@ (8002c48 <M8N_initialization+0x44>)
 8002c1e:	f7ff ffcf 	bl	8002bc0 <M8N_TransmitData>
	HAL_Delay(100);
 8002c22:	2064      	movs	r0, #100	@ 0x64
 8002c24:	f003 fb82 	bl	800632c <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_RATE[0], sizeof(UBX_CFG_RATE));
 8002c28:	210e      	movs	r1, #14
 8002c2a:	4808      	ldr	r0, [pc, #32]	@ (8002c4c <M8N_initialization+0x48>)
 8002c2c:	f7ff ffc8 	bl	8002bc0 <M8N_TransmitData>
	HAL_Delay(100);
 8002c30:	2064      	movs	r0, #100	@ 0x64
 8002c32:	f003 fb7b 	bl	800632c <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_CFG[0], sizeof(UBX_CFG_CFG));
 8002c36:	2115      	movs	r1, #21
 8002c38:	4805      	ldr	r0, [pc, #20]	@ (8002c50 <M8N_initialization+0x4c>)
 8002c3a:	f7ff ffc1 	bl	8002bc0 <M8N_TransmitData>
}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	0800f418 	.word	0x0800f418
 8002c48:	0800f434 	.word	0x0800f434
 8002c4c:	0800f444 	.word	0x0800f444
 8002c50:	0800f454 	.word	0x0800f454

08002c54 <M8N_UBX_CHKSUM_check>:

//체크섬 검사이후 체크섬이 맞으면 1 틀리면 0을 호출하는 함수를 구현할 것이다.
unsigned char M8N_UBX_CHKSUM_check(unsigned char* data, unsigned char len)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b085      	sub	sp, #20
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	70fb      	strb	r3, [r7, #3]
	//체크섬을 진행할 변수 두가지
	unsigned char CK_A=0, CK_B =0;
 8002c60:	2300      	movs	r3, #0
 8002c62:	73fb      	strb	r3, [r7, #15]
 8002c64:	2300      	movs	r3, #0
 8002c66:	73bb      	strb	r3, [r7, #14]

	//받은 데이터의 앞의 ub는 체크섬 영역이 아니고 마지막 2바이트의 데이터도 체크섬이기에 i를 다음과 설정한다.
	for(int i=2; i<len-2; i++)
 8002c68:	2302      	movs	r3, #2
 8002c6a:	60bb      	str	r3, [r7, #8]
 8002c6c:	e00d      	b.n	8002c8a <M8N_UBX_CHKSUM_check+0x36>
	{
		CK_A = CK_A + data[i];
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	4413      	add	r3, r2
 8002c74:	781a      	ldrb	r2, [r3, #0]
 8002c76:	7bfb      	ldrb	r3, [r7, #15]
 8002c78:	4413      	add	r3, r2
 8002c7a:	73fb      	strb	r3, [r7, #15]
		CK_B = CK_B + CK_A;
 8002c7c:	7bba      	ldrb	r2, [r7, #14]
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
 8002c80:	4413      	add	r3, r2
 8002c82:	73bb      	strb	r3, [r7, #14]
	for(int i=2; i<len-2; i++)
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	3301      	adds	r3, #1
 8002c88:	60bb      	str	r3, [r7, #8]
 8002c8a:	78fb      	ldrb	r3, [r7, #3]
 8002c8c:	3b02      	subs	r3, #2
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	dbec      	blt.n	8002c6e <M8N_UBX_CHKSUM_check+0x1a>
	}

	//계산된 체크섬이 data 포인터가 가리키는 임시버퍼 변수의 35번과 36번 변수와 같은지 체크하면된다.
	return ((CK_A==data[len-2])&&(CK_B==data[len-1]));//둘다 맞다면 1이 틀리면 0이 반환된다.
 8002c94:	78fb      	ldrb	r3, [r7, #3]
 8002c96:	3b02      	subs	r3, #2
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	7bfa      	ldrb	r2, [r7, #15]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d109      	bne.n	8002cb8 <M8N_UBX_CHKSUM_check+0x64>
 8002ca4:	78fb      	ldrb	r3, [r7, #3]
 8002ca6:	3b01      	subs	r3, #1
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	4413      	add	r3, r2
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	7bba      	ldrb	r2, [r7, #14]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d101      	bne.n	8002cb8 <M8N_UBX_CHKSUM_check+0x64>
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e000      	b.n	8002cba <M8N_UBX_CHKSUM_check+0x66>
 8002cb8:	2300      	movs	r3, #0
 8002cba:	b2db      	uxtb	r3, r3
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3714      	adds	r7, #20
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <M8N_UBX_NAV_POSLLH_Parsing>:

void M8N_UBX_NAV_POSLLH_Parsing(unsigned char* data, M8N_UBX_NAV_POSLLH* posllh)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
	//Sync char를 건너뛴 2부터 받아야한다.
	posllh->CLASS = data[2];
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	789a      	ldrb	r2, [r3, #2]
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	701a      	strb	r2, [r3, #0]
	posllh->ID =  data[3];
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	78da      	ldrb	r2, [r3, #3]
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	705a      	strb	r2, [r3, #1]
	//Length는 little endian 으로 들어오기에 먼저 들어온 데이터가 낮은 자리를 가리킨다.
	posllh->LENGTH = data[4] | data[5]<<8;//받은 데이터의 비트를 밀고 or로 합친다.
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	3304      	adds	r3, #4
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	b21a      	sxth	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	3305      	adds	r3, #5
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	021b      	lsls	r3, r3, #8
 8002cf2:	b21b      	sxth	r3, r3
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	b21b      	sxth	r3, r3
 8002cf8:	b29a      	uxth	r2, r3
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	805a      	strh	r2, [r3, #2]

	posllh->iTOW = data[6] | data[7]<<8 | data[8]<<16 | data[9]<<24;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	3306      	adds	r3, #6
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	461a      	mov	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3307      	adds	r3, #7
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	021b      	lsls	r3, r3, #8
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	3308      	adds	r3, #8
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	041b      	lsls	r3, r3, #16
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	3309      	adds	r3, #9
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	061b      	lsls	r3, r3, #24
 8002d22:	4313      	orrs	r3, r2
 8002d24:	461a      	mov	r2, r3
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	605a      	str	r2, [r3, #4]
	posllh->lon = data[10] | data[11]<<8 | data[12]<<16 | data[13]<<24;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	330a      	adds	r3, #10
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	461a      	mov	r2, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	330b      	adds	r3, #11
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	021b      	lsls	r3, r3, #8
 8002d3a:	431a      	orrs	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	330c      	adds	r3, #12
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	041b      	lsls	r3, r3, #16
 8002d44:	431a      	orrs	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	330d      	adds	r3, #13
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	061b      	lsls	r3, r3, #24
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	609a      	str	r2, [r3, #8]
	posllh->lat = data[14] | data[15]<<8 | data[16]<<16 | data[17]<<24;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	330e      	adds	r3, #14
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	330f      	adds	r3, #15
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	021b      	lsls	r3, r3, #8
 8002d64:	431a      	orrs	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3310      	adds	r3, #16
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	041b      	lsls	r3, r3, #16
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3311      	adds	r3, #17
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	061b      	lsls	r3, r3, #24
 8002d78:	431a      	orrs	r2, r3
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	60da      	str	r2, [r3, #12]
	posllh->height = data[18] | data[19]<<8 | data[20]<<16 | data[21]<<24;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	3312      	adds	r3, #18
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	461a      	mov	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	3313      	adds	r3, #19
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	021b      	lsls	r3, r3, #8
 8002d8e:	431a      	orrs	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	3314      	adds	r3, #20
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	041b      	lsls	r3, r3, #16
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	3315      	adds	r3, #21
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	061b      	lsls	r3, r3, #24
 8002da2:	431a      	orrs	r2, r3
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	611a      	str	r2, [r3, #16]
	posllh->hMSL = data[22] | data[23]<<8 | data[24]<<16 | data[25]<<24;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	3316      	adds	r3, #22
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	461a      	mov	r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	3317      	adds	r3, #23
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	021b      	lsls	r3, r3, #8
 8002db8:	431a      	orrs	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	3318      	adds	r3, #24
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	041b      	lsls	r3, r3, #16
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	3319      	adds	r3, #25
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	061b      	lsls	r3, r3, #24
 8002dcc:	431a      	orrs	r2, r3
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	615a      	str	r2, [r3, #20]
	posllh->hAcc = data[26] | data[27]<<8 | data[28]<<16 | data[29]<<24;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	331a      	adds	r3, #26
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	331b      	adds	r3, #27
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	021b      	lsls	r3, r3, #8
 8002de2:	431a      	orrs	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	331c      	adds	r3, #28
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	041b      	lsls	r3, r3, #16
 8002dec:	431a      	orrs	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	331d      	adds	r3, #29
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	061b      	lsls	r3, r3, #24
 8002df6:	4313      	orrs	r3, r2
 8002df8:	461a      	mov	r2, r3
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	619a      	str	r2, [r3, #24]
	posllh->vAcc = data[30] | data[31]<<8 | data[32]<<16 | data[33]<<24;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	331e      	adds	r3, #30
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	461a      	mov	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	331f      	adds	r3, #31
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	021b      	lsls	r3, r3, #8
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	3320      	adds	r3, #32
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	041b      	lsls	r3, r3, #16
 8002e18:	431a      	orrs	r2, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	3321      	adds	r3, #33	@ 0x21
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	061b      	lsls	r3, r3, #24
 8002e22:	4313      	orrs	r3, r2
 8002e24:	461a      	mov	r2, r3
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	61da      	str	r2, [r3, #28]

//	posllh->lon_f64 = posllh->lon / 10000000.;//.을 반드시 붙여서 실수로 저장해야한다.
//	posllh->lat_f64 = posllh->lat / 10000000.;//.을 반드시 붙여서 실수로 저장해야한다.

}
 8002e2a:	bf00      	nop
 8002e2c:	370c      	adds	r7, #12
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
	...

08002e38 <Quaternion_Update>:
float BNO080_Roll;
float BNO080_Pitch;
float BNO080_Yaw;

void Quaternion_Update(float* q)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b088      	sub	sp, #32
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
	float q1, q2, q3, q4;
	float norm;

	norm = invSqrt(q[0]*q[0] + q[1]*q[1] + q[2]*q[2] + q[3]*q[3]);    // normalize quaternion
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	ed93 7a00 	vldr	s14, [r3]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	edd3 7a00 	vldr	s15, [r3]
 8002e4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	3304      	adds	r3, #4
 8002e54:	edd3 6a00 	vldr	s13, [r3]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	3304      	adds	r3, #4
 8002e5c:	edd3 7a00 	vldr	s15, [r3]
 8002e60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	3308      	adds	r3, #8
 8002e6c:	edd3 6a00 	vldr	s13, [r3]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	3308      	adds	r3, #8
 8002e74:	edd3 7a00 	vldr	s15, [r3]
 8002e78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	330c      	adds	r3, #12
 8002e84:	edd3 6a00 	vldr	s13, [r3]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	330c      	adds	r3, #12
 8002e8c:	edd3 7a00 	vldr	s15, [r3]
 8002e90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e98:	eeb0 0a67 	vmov.f32	s0, s15
 8002e9c:	f000 f90e 	bl	80030bc <invSqrt>
 8002ea0:	ed87 0a07 	vstr	s0, [r7, #28]
	
	q1 = q[0] * norm; //x
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	edd3 7a00 	vldr	s15, [r3]
 8002eaa:	ed97 7a07 	vldr	s14, [r7, #28]
 8002eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eb2:	edc7 7a06 	vstr	s15, [r7, #24]
	q2 = q[1] * norm; //y
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	edd3 7a00 	vldr	s15, [r3]
 8002ebe:	ed97 7a07 	vldr	s14, [r7, #28]
 8002ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ec6:	edc7 7a05 	vstr	s15, [r7, #20]
	q3 = q[2] * norm; //z
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	3308      	adds	r3, #8
 8002ece:	edd3 7a00 	vldr	s15, [r3]
 8002ed2:	ed97 7a07 	vldr	s14, [r7, #28]
 8002ed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eda:	edc7 7a04 	vstr	s15, [r7, #16]
	q4 = q[3] * norm; //w
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	330c      	adds	r3, #12
 8002ee2:	edd3 7a00 	vldr	s15, [r3]
 8002ee6:	ed97 7a07 	vldr	s14, [r7, #28]
 8002eea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eee:	edc7 7a03 	vstr	s15, [r7, #12]

	BNO080_Pitch = atan2f(2.0f * (q2*q3 + q1*q4), q1*q1 + q2*q2 - q3*q3 - q4*q4);
 8002ef2:	ed97 7a05 	vldr	s14, [r7, #20]
 8002ef6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002efa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002efe:	edd7 6a06 	vldr	s13, [r7, #24]
 8002f02:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f0e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002f12:	edd7 7a06 	vldr	s15, [r7, #24]
 8002f16:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002f1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f1e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f26:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f2a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f32:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f36:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002f3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f3e:	eef0 0a67 	vmov.f32	s1, s15
 8002f42:	eeb0 0a66 	vmov.f32	s0, s13
 8002f46:	f00b fa59 	bl	800e3fc <atan2f>
 8002f4a:	eef0 7a40 	vmov.f32	s15, s0
 8002f4e:	4b55      	ldr	r3, [pc, #340]	@ (80030a4 <Quaternion_Update+0x26c>)
 8002f50:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  = -asinf(2.0f * (q2*q4 - q1*q3));
 8002f54:	ed97 7a05 	vldr	s14, [r7, #20]
 8002f58:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f60:	edd7 6a06 	vldr	s13, [r7, #24]
 8002f64:	edd7 7a04 	vldr	s15, [r7, #16]
 8002f68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f70:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f74:	eeb0 0a67 	vmov.f32	s0, s15
 8002f78:	f00b fa14 	bl	800e3a4 <asinf>
 8002f7c:	eef0 7a40 	vmov.f32	s15, s0
 8002f80:	eef1 7a67 	vneg.f32	s15, s15
 8002f84:	4b48      	ldr	r3, [pc, #288]	@ (80030a8 <Quaternion_Update+0x270>)
 8002f86:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   = atan2f(2.0f * (q1*q2 + q3*q4), q1*q1 - q2*q2 - q3*q3 + q4*q4);
 8002f8a:	ed97 7a06 	vldr	s14, [r7, #24]
 8002f8e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f96:	edd7 6a04 	vldr	s13, [r7, #16]
 8002f9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fa6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002faa:	edd7 7a06 	vldr	s15, [r7, #24]
 8002fae:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002fb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8002fb6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002fba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002fbe:	edd7 7a04 	vldr	s15, [r7, #16]
 8002fc2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002fc6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002fca:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fce:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002fd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fd6:	eef0 0a67 	vmov.f32	s1, s15
 8002fda:	eeb0 0a66 	vmov.f32	s0, s13
 8002fde:	f00b fa0d 	bl	800e3fc <atan2f>
 8002fe2:	eef0 7a40 	vmov.f32	s15, s0
 8002fe6:	4b31      	ldr	r3, [pc, #196]	@ (80030ac <Quaternion_Update+0x274>)
 8002fe8:	edc3 7a00 	vstr	s15, [r3]

	BNO080_Pitch *= _180_DIV_PI;
 8002fec:	4b2d      	ldr	r3, [pc, #180]	@ (80030a4 <Quaternion_Update+0x26c>)
 8002fee:	edd3 7a00 	vldr	s15, [r3]
 8002ff2:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80030b0 <Quaternion_Update+0x278>
 8002ff6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ffa:	4b2a      	ldr	r3, [pc, #168]	@ (80030a4 <Quaternion_Update+0x26c>)
 8002ffc:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Roll  *= _180_DIV_PI;
 8003000:	4b29      	ldr	r3, [pc, #164]	@ (80030a8 <Quaternion_Update+0x270>)
 8003002:	edd3 7a00 	vldr	s15, [r3]
 8003006:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80030b0 <Quaternion_Update+0x278>
 800300a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800300e:	4b26      	ldr	r3, [pc, #152]	@ (80030a8 <Quaternion_Update+0x270>)
 8003010:	edc3 7a00 	vstr	s15, [r3]
	BNO080_Yaw   *= _180_DIV_PI;
 8003014:	4b25      	ldr	r3, [pc, #148]	@ (80030ac <Quaternion_Update+0x274>)
 8003016:	edd3 7a00 	vldr	s15, [r3]
 800301a:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80030b0 <Quaternion_Update+0x278>
 800301e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003022:	4b22      	ldr	r3, [pc, #136]	@ (80030ac <Quaternion_Update+0x274>)
 8003024:	edc3 7a00 	vstr	s15, [r3]
	
	if(BNO080_Yaw>=0)
 8003028:	4b20      	ldr	r3, [pc, #128]	@ (80030ac <Quaternion_Update+0x274>)
 800302a:	edd3 7a00 	vldr	s15, [r3]
 800302e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003036:	db0a      	blt.n	800304e <Quaternion_Update+0x216>
		BNO080_Yaw = 360.f - BNO080_Yaw;
 8003038:	4b1c      	ldr	r3, [pc, #112]	@ (80030ac <Quaternion_Update+0x274>)
 800303a:	edd3 7a00 	vldr	s15, [r3]
 800303e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80030b4 <Quaternion_Update+0x27c>
 8003042:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003046:	4b19      	ldr	r3, [pc, #100]	@ (80030ac <Quaternion_Update+0x274>)
 8003048:	edc3 7a00 	vstr	s15, [r3]
 800304c:	e007      	b.n	800305e <Quaternion_Update+0x226>
	else	
		BNO080_Yaw = -BNO080_Yaw;
 800304e:	4b17      	ldr	r3, [pc, #92]	@ (80030ac <Quaternion_Update+0x274>)
 8003050:	edd3 7a00 	vldr	s15, [r3]
 8003054:	eef1 7a67 	vneg.f32	s15, s15
 8003058:	4b14      	ldr	r3, [pc, #80]	@ (80030ac <Quaternion_Update+0x274>)
 800305a:	edc3 7a00 	vstr	s15, [r3]
	
	
	if(BNO080_Pitch>=0)
 800305e:	4b11      	ldr	r3, [pc, #68]	@ (80030a4 <Quaternion_Update+0x26c>)
 8003060:	edd3 7a00 	vldr	s15, [r3]
 8003064:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800306c:	db0a      	blt.n	8003084 <Quaternion_Update+0x24c>
		BNO080_Pitch = 180.f - BNO080_Pitch;
 800306e:	4b0d      	ldr	r3, [pc, #52]	@ (80030a4 <Quaternion_Update+0x26c>)
 8003070:	edd3 7a00 	vldr	s15, [r3]
 8003074:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80030b8 <Quaternion_Update+0x280>
 8003078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800307c:	4b09      	ldr	r3, [pc, #36]	@ (80030a4 <Quaternion_Update+0x26c>)
 800307e:	edc3 7a00 	vstr	s15, [r3]
	else
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
}
 8003082:	e00b      	b.n	800309c <Quaternion_Update+0x264>
		BNO080_Pitch = -(BNO080_Pitch + 180.f);
 8003084:	4b07      	ldr	r3, [pc, #28]	@ (80030a4 <Quaternion_Update+0x26c>)
 8003086:	edd3 7a00 	vldr	s15, [r3]
 800308a:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80030b8 <Quaternion_Update+0x280>
 800308e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003092:	eef1 7a67 	vneg.f32	s15, s15
 8003096:	4b03      	ldr	r3, [pc, #12]	@ (80030a4 <Quaternion_Update+0x26c>)
 8003098:	edc3 7a00 	vstr	s15, [r3]
}
 800309c:	bf00      	nop
 800309e:	3720      	adds	r7, #32
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	20000344 	.word	0x20000344
 80030a8:	20000340 	.word	0x20000340
 80030ac:	20000348 	.word	0x20000348
 80030b0:	42652ee1 	.word	0x42652ee1
 80030b4:	43b40000 	.word	0x43b40000
 80030b8:	43340000 	.word	0x43340000

080030bc <invSqrt>:

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x)
{
 80030bc:	b480      	push	{r7}
 80030be:	b087      	sub	sp, #28
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 80030c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80030ca:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80030ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030d2:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 80030da:	f107 0310 	add.w	r3, r7, #16
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	105a      	asrs	r2, r3, #1
 80030e6:	4b12      	ldr	r3, [pc, #72]	@ (8003130 <invSqrt+0x74>)
 80030e8:	1a9b      	subs	r3, r3, r2
 80030ea:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 80030ec:	f107 030c 	add.w	r3, r7, #12
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 80030f4:	ed97 7a04 	vldr	s14, [r7, #16]
 80030f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80030fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003100:	edd7 7a04 	vldr	s15, [r7, #16]
 8003104:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003108:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800310c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003110:	edd7 7a04 	vldr	s15, [r7, #16]
 8003114:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003118:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	ee07 3a90 	vmov	s15, r3
}
 8003122:	eeb0 0a67 	vmov.f32	s0, s15
 8003126:	371c      	adds	r7, #28
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr
 8003130:	5f3759df 	.word	0x5f3759df

08003134 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800313a:	463b      	mov	r3, r7
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	605a      	str	r2, [r3, #4]
 8003142:	609a      	str	r2, [r3, #8]
 8003144:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003146:	4b21      	ldr	r3, [pc, #132]	@ (80031cc <MX_ADC1_Init+0x98>)
 8003148:	4a21      	ldr	r2, [pc, #132]	@ (80031d0 <MX_ADC1_Init+0x9c>)
 800314a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800314c:	4b1f      	ldr	r3, [pc, #124]	@ (80031cc <MX_ADC1_Init+0x98>)
 800314e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003152:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003154:	4b1d      	ldr	r3, [pc, #116]	@ (80031cc <MX_ADC1_Init+0x98>)
 8003156:	2200      	movs	r2, #0
 8003158:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800315a:	4b1c      	ldr	r3, [pc, #112]	@ (80031cc <MX_ADC1_Init+0x98>)
 800315c:	2200      	movs	r2, #0
 800315e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003160:	4b1a      	ldr	r3, [pc, #104]	@ (80031cc <MX_ADC1_Init+0x98>)
 8003162:	2201      	movs	r2, #1
 8003164:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003166:	4b19      	ldr	r3, [pc, #100]	@ (80031cc <MX_ADC1_Init+0x98>)
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800316e:	4b17      	ldr	r3, [pc, #92]	@ (80031cc <MX_ADC1_Init+0x98>)
 8003170:	2200      	movs	r2, #0
 8003172:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003174:	4b15      	ldr	r3, [pc, #84]	@ (80031cc <MX_ADC1_Init+0x98>)
 8003176:	4a17      	ldr	r2, [pc, #92]	@ (80031d4 <MX_ADC1_Init+0xa0>)
 8003178:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800317a:	4b14      	ldr	r3, [pc, #80]	@ (80031cc <MX_ADC1_Init+0x98>)
 800317c:	2200      	movs	r2, #0
 800317e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003180:	4b12      	ldr	r3, [pc, #72]	@ (80031cc <MX_ADC1_Init+0x98>)
 8003182:	2201      	movs	r2, #1
 8003184:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003186:	4b11      	ldr	r3, [pc, #68]	@ (80031cc <MX_ADC1_Init+0x98>)
 8003188:	2201      	movs	r2, #1
 800318a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800318e:	4b0f      	ldr	r3, [pc, #60]	@ (80031cc <MX_ADC1_Init+0x98>)
 8003190:	2201      	movs	r2, #1
 8003192:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003194:	480d      	ldr	r0, [pc, #52]	@ (80031cc <MX_ADC1_Init+0x98>)
 8003196:	f003 f8ed 	bl	8006374 <HAL_ADC_Init>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80031a0:	f002 f989 	bl	80054b6 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80031a4:	2308      	movs	r3, #8
 80031a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80031a8:	2301      	movs	r3, #1
 80031aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80031ac:	2307      	movs	r3, #7
 80031ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80031b0:	463b      	mov	r3, r7
 80031b2:	4619      	mov	r1, r3
 80031b4:	4805      	ldr	r0, [pc, #20]	@ (80031cc <MX_ADC1_Init+0x98>)
 80031b6:	f003 fa4f 	bl	8006658 <HAL_ADC_ConfigChannel>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d001      	beq.n	80031c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80031c0:	f002 f979 	bl	80054b6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80031c4:	bf00      	nop
 80031c6:	3710      	adds	r7, #16
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	2000034c 	.word	0x2000034c
 80031d0:	40012000 	.word	0x40012000
 80031d4:	0f000001 	.word	0x0f000001

080031d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b08a      	sub	sp, #40	@ 0x28
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031e0:	f107 0314 	add.w	r3, r7, #20
 80031e4:	2200      	movs	r2, #0
 80031e6:	601a      	str	r2, [r3, #0]
 80031e8:	605a      	str	r2, [r3, #4]
 80031ea:	609a      	str	r2, [r3, #8]
 80031ec:	60da      	str	r2, [r3, #12]
 80031ee:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a2e      	ldr	r2, [pc, #184]	@ (80032b0 <HAL_ADC_MspInit+0xd8>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d156      	bne.n	80032a8 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80031fa:	2300      	movs	r3, #0
 80031fc:	613b      	str	r3, [r7, #16]
 80031fe:	4b2d      	ldr	r3, [pc, #180]	@ (80032b4 <HAL_ADC_MspInit+0xdc>)
 8003200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003202:	4a2c      	ldr	r2, [pc, #176]	@ (80032b4 <HAL_ADC_MspInit+0xdc>)
 8003204:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003208:	6453      	str	r3, [r2, #68]	@ 0x44
 800320a:	4b2a      	ldr	r3, [pc, #168]	@ (80032b4 <HAL_ADC_MspInit+0xdc>)
 800320c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003212:	613b      	str	r3, [r7, #16]
 8003214:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003216:	2300      	movs	r3, #0
 8003218:	60fb      	str	r3, [r7, #12]
 800321a:	4b26      	ldr	r3, [pc, #152]	@ (80032b4 <HAL_ADC_MspInit+0xdc>)
 800321c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321e:	4a25      	ldr	r2, [pc, #148]	@ (80032b4 <HAL_ADC_MspInit+0xdc>)
 8003220:	f043 0302 	orr.w	r3, r3, #2
 8003224:	6313      	str	r3, [r2, #48]	@ 0x30
 8003226:	4b23      	ldr	r3, [pc, #140]	@ (80032b4 <HAL_ADC_MspInit+0xdc>)
 8003228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	60fb      	str	r3, [r7, #12]
 8003230:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003232:	2301      	movs	r3, #1
 8003234:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003236:	2303      	movs	r3, #3
 8003238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800323a:	2300      	movs	r3, #0
 800323c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800323e:	f107 0314 	add.w	r3, r7, #20
 8003242:	4619      	mov	r1, r3
 8003244:	481c      	ldr	r0, [pc, #112]	@ (80032b8 <HAL_ADC_MspInit+0xe0>)
 8003246:	f004 f9bb 	bl	80075c0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800324a:	4b1c      	ldr	r3, [pc, #112]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 800324c:	4a1c      	ldr	r2, [pc, #112]	@ (80032c0 <HAL_ADC_MspInit+0xe8>)
 800324e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003250:	4b1a      	ldr	r3, [pc, #104]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 8003252:	2200      	movs	r2, #0
 8003254:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003256:	4b19      	ldr	r3, [pc, #100]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 8003258:	2200      	movs	r2, #0
 800325a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800325c:	4b17      	ldr	r3, [pc, #92]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 800325e:	2200      	movs	r2, #0
 8003260:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 8003262:	4b16      	ldr	r3, [pc, #88]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 8003264:	2200      	movs	r2, #0
 8003266:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003268:	4b14      	ldr	r3, [pc, #80]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 800326a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800326e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003270:	4b12      	ldr	r3, [pc, #72]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 8003272:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003276:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003278:	4b10      	ldr	r3, [pc, #64]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 800327a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800327e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003280:	4b0e      	ldr	r3, [pc, #56]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 8003282:	2200      	movs	r2, #0
 8003284:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003286:	4b0d      	ldr	r3, [pc, #52]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 8003288:	2200      	movs	r2, #0
 800328a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800328c:	480b      	ldr	r0, [pc, #44]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 800328e:	f003 fd95 	bl	8006dbc <HAL_DMA_Init>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8003298:	f002 f90d 	bl	80054b6 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a07      	ldr	r2, [pc, #28]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 80032a0:	639a      	str	r2, [r3, #56]	@ 0x38
 80032a2:	4a06      	ldr	r2, [pc, #24]	@ (80032bc <HAL_ADC_MspInit+0xe4>)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80032a8:	bf00      	nop
 80032aa:	3728      	adds	r7, #40	@ 0x28
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40012000 	.word	0x40012000
 80032b4:	40023800 	.word	0x40023800
 80032b8:	40020400 	.word	0x40020400
 80032bc:	20000394 	.word	0x20000394
 80032c0:	40026410 	.word	0x40026410

080032c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80032ca:	2300      	movs	r3, #0
 80032cc:	607b      	str	r3, [r7, #4]
 80032ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003300 <MX_DMA_Init+0x3c>)
 80032d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d2:	4a0b      	ldr	r2, [pc, #44]	@ (8003300 <MX_DMA_Init+0x3c>)
 80032d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80032d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80032da:	4b09      	ldr	r3, [pc, #36]	@ (8003300 <MX_DMA_Init+0x3c>)
 80032dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032e2:	607b      	str	r3, [r7, #4]
 80032e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80032e6:	2200      	movs	r2, #0
 80032e8:	2100      	movs	r1, #0
 80032ea:	2038      	movs	r0, #56	@ 0x38
 80032ec:	f003 fd2f 	bl	8006d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80032f0:	2038      	movs	r0, #56	@ 0x38
 80032f2:	f003 fd48 	bl	8006d86 <HAL_NVIC_EnableIRQ>

}
 80032f6:	bf00      	nop
 80032f8:	3708      	adds	r7, #8
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	40023800 	.word	0x40023800

08003304 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08a      	sub	sp, #40	@ 0x28
 8003308:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800330a:	f107 0314 	add.w	r3, r7, #20
 800330e:	2200      	movs	r2, #0
 8003310:	601a      	str	r2, [r3, #0]
 8003312:	605a      	str	r2, [r3, #4]
 8003314:	609a      	str	r2, [r3, #8]
 8003316:	60da      	str	r2, [r3, #12]
 8003318:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800331a:	2300      	movs	r3, #0
 800331c:	613b      	str	r3, [r7, #16]
 800331e:	4b53      	ldr	r3, [pc, #332]	@ (800346c <MX_GPIO_Init+0x168>)
 8003320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003322:	4a52      	ldr	r2, [pc, #328]	@ (800346c <MX_GPIO_Init+0x168>)
 8003324:	f043 0304 	orr.w	r3, r3, #4
 8003328:	6313      	str	r3, [r2, #48]	@ 0x30
 800332a:	4b50      	ldr	r3, [pc, #320]	@ (800346c <MX_GPIO_Init+0x168>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332e:	f003 0304 	and.w	r3, r3, #4
 8003332:	613b      	str	r3, [r7, #16]
 8003334:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	4b4c      	ldr	r3, [pc, #304]	@ (800346c <MX_GPIO_Init+0x168>)
 800333c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333e:	4a4b      	ldr	r2, [pc, #300]	@ (800346c <MX_GPIO_Init+0x168>)
 8003340:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003344:	6313      	str	r3, [r2, #48]	@ 0x30
 8003346:	4b49      	ldr	r3, [pc, #292]	@ (800346c <MX_GPIO_Init+0x168>)
 8003348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003352:	2300      	movs	r3, #0
 8003354:	60bb      	str	r3, [r7, #8]
 8003356:	4b45      	ldr	r3, [pc, #276]	@ (800346c <MX_GPIO_Init+0x168>)
 8003358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335a:	4a44      	ldr	r2, [pc, #272]	@ (800346c <MX_GPIO_Init+0x168>)
 800335c:	f043 0301 	orr.w	r3, r3, #1
 8003360:	6313      	str	r3, [r2, #48]	@ 0x30
 8003362:	4b42      	ldr	r3, [pc, #264]	@ (800346c <MX_GPIO_Init+0x168>)
 8003364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	60bb      	str	r3, [r7, #8]
 800336c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	607b      	str	r3, [r7, #4]
 8003372:	4b3e      	ldr	r3, [pc, #248]	@ (800346c <MX_GPIO_Init+0x168>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003376:	4a3d      	ldr	r2, [pc, #244]	@ (800346c <MX_GPIO_Init+0x168>)
 8003378:	f043 0302 	orr.w	r3, r3, #2
 800337c:	6313      	str	r3, [r2, #48]	@ 0x30
 800337e:	4b3b      	ldr	r3, [pc, #236]	@ (800346c <MX_GPIO_Init+0x168>)
 8003380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	607b      	str	r3, [r7, #4]
 8003388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800338a:	2300      	movs	r3, #0
 800338c:	603b      	str	r3, [r7, #0]
 800338e:	4b37      	ldr	r3, [pc, #220]	@ (800346c <MX_GPIO_Init+0x168>)
 8003390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003392:	4a36      	ldr	r2, [pc, #216]	@ (800346c <MX_GPIO_Init+0x168>)
 8003394:	f043 0308 	orr.w	r3, r3, #8
 8003398:	6313      	str	r3, [r2, #48]	@ 0x30
 800339a:	4b34      	ldr	r3, [pc, #208]	@ (800346c <MX_GPIO_Init+0x168>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339e:	f003 0308 	and.w	r3, r3, #8
 80033a2:	603b      	str	r3, [r7, #0]
 80033a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80033a6:	2201      	movs	r2, #1
 80033a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80033ac:	4830      	ldr	r0, [pc, #192]	@ (8003470 <MX_GPIO_Init+0x16c>)
 80033ae:	f004 faa3 	bl	80078f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin|GPIO_PIN_4
 80033b2:	2200      	movs	r2, #0
 80033b4:	f240 2117 	movw	r1, #535	@ 0x217
 80033b8:	482d      	ldr	r0, [pc, #180]	@ (8003470 <MX_GPIO_Init+0x16c>)
 80033ba:	f004 fa9d 	bl	80078f8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_6, GPIO_PIN_RESET);
 80033be:	2200      	movs	r2, #0
 80033c0:	f44f 5182 	mov.w	r1, #4160	@ 0x1040
 80033c4:	482b      	ldr	r0, [pc, #172]	@ (8003474 <MX_GPIO_Init+0x170>)
 80033c6:	f004 fa97 	bl	80078f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80033ca:	2200      	movs	r2, #0
 80033cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80033d0:	4829      	ldr	r0, [pc, #164]	@ (8003478 <MX_GPIO_Init+0x174>)
 80033d2:	f004 fa91 	bl	80078f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PCPin PCPin PCPin
                           PC4 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin
 80033d6:	f242 2317 	movw	r3, #8727	@ 0x2217
 80033da:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033dc:	2301      	movs	r3, #1
 80033de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e0:	2300      	movs	r3, #0
 80033e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033e4:	2300      	movs	r3, #0
 80033e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033e8:	f107 0314 	add.w	r3, r7, #20
 80033ec:	4619      	mov	r1, r3
 80033ee:	4820      	ldr	r0, [pc, #128]	@ (8003470 <MX_GPIO_Init+0x16c>)
 80033f0:	f004 f8e6 	bl	80075c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8;
 80033f4:	f44f 7390 	mov.w	r3, #288	@ 0x120
 80033f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033fa:	2300      	movs	r3, #0
 80033fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fe:	2300      	movs	r3, #0
 8003400:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003402:	f107 0314 	add.w	r3, r7, #20
 8003406:	4619      	mov	r1, r3
 8003408:	4819      	ldr	r0, [pc, #100]	@ (8003470 <MX_GPIO_Init+0x16c>)
 800340a:	f004 f8d9 	bl	80075c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_6;
 800340e:	f44f 5382 	mov.w	r3, #4160	@ 0x1040
 8003412:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003414:	2301      	movs	r3, #1
 8003416:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003418:	2300      	movs	r3, #0
 800341a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800341c:	2300      	movs	r3, #0
 800341e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003420:	f107 0314 	add.w	r3, r7, #20
 8003424:	4619      	mov	r1, r3
 8003426:	4813      	ldr	r0, [pc, #76]	@ (8003474 <MX_GPIO_Init+0x170>)
 8003428:	f004 f8ca 	bl	80075c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800342c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003432:	2301      	movs	r3, #1
 8003434:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003436:	2300      	movs	r3, #0
 8003438:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800343a:	2300      	movs	r3, #0
 800343c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800343e:	f107 0314 	add.w	r3, r7, #20
 8003442:	4619      	mov	r1, r3
 8003444:	480c      	ldr	r0, [pc, #48]	@ (8003478 <MX_GPIO_Init+0x174>)
 8003446:	f004 f8bb 	bl	80075c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800344a:	2380      	movs	r3, #128	@ 0x80
 800344c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800344e:	2300      	movs	r3, #0
 8003450:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003452:	2300      	movs	r3, #0
 8003454:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003456:	f107 0314 	add.w	r3, r7, #20
 800345a:	4619      	mov	r1, r3
 800345c:	4805      	ldr	r0, [pc, #20]	@ (8003474 <MX_GPIO_Init+0x170>)
 800345e:	f004 f8af 	bl	80075c0 <HAL_GPIO_Init>

}
 8003462:	bf00      	nop
 8003464:	3728      	adds	r7, #40	@ 0x28
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40023800 	.word	0x40023800
 8003470:	40020800 	.word	0x40020800
 8003474:	40020400 	.word	0x40020400
 8003478:	40020000 	.word	0x40020000

0800347c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003480:	4b12      	ldr	r3, [pc, #72]	@ (80034cc <MX_I2C1_Init+0x50>)
 8003482:	4a13      	ldr	r2, [pc, #76]	@ (80034d0 <MX_I2C1_Init+0x54>)
 8003484:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8003486:	4b11      	ldr	r3, [pc, #68]	@ (80034cc <MX_I2C1_Init+0x50>)
 8003488:	4a12      	ldr	r2, [pc, #72]	@ (80034d4 <MX_I2C1_Init+0x58>)
 800348a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800348c:	4b0f      	ldr	r3, [pc, #60]	@ (80034cc <MX_I2C1_Init+0x50>)
 800348e:	2200      	movs	r2, #0
 8003490:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003492:	4b0e      	ldr	r3, [pc, #56]	@ (80034cc <MX_I2C1_Init+0x50>)
 8003494:	2200      	movs	r2, #0
 8003496:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003498:	4b0c      	ldr	r3, [pc, #48]	@ (80034cc <MX_I2C1_Init+0x50>)
 800349a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800349e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80034a0:	4b0a      	ldr	r3, [pc, #40]	@ (80034cc <MX_I2C1_Init+0x50>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80034a6:	4b09      	ldr	r3, [pc, #36]	@ (80034cc <MX_I2C1_Init+0x50>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80034ac:	4b07      	ldr	r3, [pc, #28]	@ (80034cc <MX_I2C1_Init+0x50>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80034b2:	4b06      	ldr	r3, [pc, #24]	@ (80034cc <MX_I2C1_Init+0x50>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80034b8:	4804      	ldr	r0, [pc, #16]	@ (80034cc <MX_I2C1_Init+0x50>)
 80034ba:	f004 fa51 	bl	8007960 <HAL_I2C_Init>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d001      	beq.n	80034c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80034c4:	f001 fff7 	bl	80054b6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80034c8:	bf00      	nop
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	200003f4 	.word	0x200003f4
 80034d0:	40005400 	.word	0x40005400
 80034d4:	00061a80 	.word	0x00061a80

080034d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b08a      	sub	sp, #40	@ 0x28
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e0:	f107 0314 	add.w	r3, r7, #20
 80034e4:	2200      	movs	r2, #0
 80034e6:	601a      	str	r2, [r3, #0]
 80034e8:	605a      	str	r2, [r3, #4]
 80034ea:	609a      	str	r2, [r3, #8]
 80034ec:	60da      	str	r2, [r3, #12]
 80034ee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a19      	ldr	r2, [pc, #100]	@ (800355c <HAL_I2C_MspInit+0x84>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d12c      	bne.n	8003554 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034fa:	2300      	movs	r3, #0
 80034fc:	613b      	str	r3, [r7, #16]
 80034fe:	4b18      	ldr	r3, [pc, #96]	@ (8003560 <HAL_I2C_MspInit+0x88>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003502:	4a17      	ldr	r2, [pc, #92]	@ (8003560 <HAL_I2C_MspInit+0x88>)
 8003504:	f043 0302 	orr.w	r3, r3, #2
 8003508:	6313      	str	r3, [r2, #48]	@ 0x30
 800350a:	4b15      	ldr	r3, [pc, #84]	@ (8003560 <HAL_I2C_MspInit+0x88>)
 800350c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	613b      	str	r3, [r7, #16]
 8003514:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003516:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800351a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800351c:	2312      	movs	r3, #18
 800351e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003520:	2300      	movs	r3, #0
 8003522:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003524:	2303      	movs	r3, #3
 8003526:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003528:	2304      	movs	r3, #4
 800352a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800352c:	f107 0314 	add.w	r3, r7, #20
 8003530:	4619      	mov	r1, r3
 8003532:	480c      	ldr	r0, [pc, #48]	@ (8003564 <HAL_I2C_MspInit+0x8c>)
 8003534:	f004 f844 	bl	80075c0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003538:	2300      	movs	r3, #0
 800353a:	60fb      	str	r3, [r7, #12]
 800353c:	4b08      	ldr	r3, [pc, #32]	@ (8003560 <HAL_I2C_MspInit+0x88>)
 800353e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003540:	4a07      	ldr	r2, [pc, #28]	@ (8003560 <HAL_I2C_MspInit+0x88>)
 8003542:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003546:	6413      	str	r3, [r2, #64]	@ 0x40
 8003548:	4b05      	ldr	r3, [pc, #20]	@ (8003560 <HAL_I2C_MspInit+0x88>)
 800354a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003550:	60fb      	str	r3, [r7, #12]
 8003552:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003554:	bf00      	nop
 8003556:	3728      	adds	r7, #40	@ 0x28
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}
 800355c:	40005400 	.word	0x40005400
 8003560:	40023800 	.word	0x40023800
 8003564:	40020400 	.word	0x40020400

08003568 <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */

int _write(int file, char *p, int len) {
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit_IT(&huart6, p, len);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	b29b      	uxth	r3, r3
 8003578:	461a      	mov	r2, r3
 800357a:	68b9      	ldr	r1, [r7, #8]
 800357c:	4803      	ldr	r0, [pc, #12]	@ (800358c <_write+0x24>)
 800357e:	f007 f830 	bl	800a5e2 <HAL_UART_Transmit_IT>
	return len;
 8003582:	687b      	ldr	r3, [r7, #4]
}
 8003584:	4618      	mov	r0, r3
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	200006f0 	.word	0x200006f0

08003590 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003590:	b590      	push	{r4, r7, lr}
 8003592:	b093      	sub	sp, #76	@ 0x4c
 8003594:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN 1 */
	float q[4];
	float quatRadianAccuracy;
	unsigned char buf_read[16] = { 0 };
 8003596:	2300      	movs	r3, #0
 8003598:	617b      	str	r3, [r7, #20]
 800359a:	f107 0318 	add.w	r3, r7, #24
 800359e:	2200      	movs	r2, #0
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	605a      	str	r2, [r3, #4]
 80035a4:	609a      	str	r2, [r3, #8]
	unsigned char buf_write[16] = { 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13,
 80035a6:	4ba0      	ldr	r3, [pc, #640]	@ (8003828 <main+0x298>)
 80035a8:	1d3c      	adds	r4, r7, #4
 80035aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			14, 15, 16 };
	unsigned short adcVal;
	//find offset data and init
	short gyro_x_offset = 3, gyro_y_offset = 10, gyro_z_offset = -3;
 80035b0:	2303      	movs	r3, #3
 80035b2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80035b4:	230a      	movs	r3, #10
 80035b6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80035b8:	f64f 73fd 	movw	r3, #65533	@ 0xfffd
 80035bc:	877b      	strh	r3, [r7, #58]	@ 0x3a
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80035be:	f002 fe43 	bl	8006248 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80035c2:	f001 f953 	bl	800486c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80035c6:	f7ff fe9d 	bl	8003304 <MX_GPIO_Init>
	MX_DMA_Init();
 80035ca:	f7ff fe7b 	bl	80032c4 <MX_DMA_Init>
	MX_TIM3_Init();
 80035ce:	f002 fa43 	bl	8005a58 <MX_TIM3_Init>
	MX_USART6_UART_Init();
 80035d2:	f002 fcbd 	bl	8005f50 <MX_USART6_UART_Init>
	MX_SPI2_Init();
 80035d6:	f002 f821 	bl	800561c <MX_SPI2_Init>
	MX_SPI1_Init();
 80035da:	f001 ffcd 	bl	8005578 <MX_SPI1_Init>
	MX_SPI3_Init();
 80035de:	f002 f871 	bl	80056c4 <MX_SPI3_Init>
	MX_UART4_Init();
 80035e2:	f002 fc37 	bl	8005e54 <MX_UART4_Init>
	MX_UART5_Init();
 80035e6:	f002 fc5f 	bl	8005ea8 <MX_UART5_Init>
	MX_TIM5_Init();
 80035ea:	f002 faab 	bl	8005b44 <MX_TIM5_Init>
	MX_I2C1_Init();
 80035ee:	f7ff ff45 	bl	800347c <MX_I2C1_Init>
	MX_ADC1_Init();
 80035f2:	f7ff fd9f 	bl	8003134 <MX_ADC1_Init>
	MX_USART1_UART_Init();
 80035f6:	f002 fc81 	bl	8005efc <MX_USART1_UART_Init>
	MX_TIM7_Init();
 80035fa:	f002 fb3f 	bl	8005c7c <MX_TIM7_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1); //motor PWM
 80035fe:	2100      	movs	r1, #0
 8003600:	488a      	ldr	r0, [pc, #552]	@ (800382c <main+0x29c>)
 8003602:	f005 ff83 	bl	800950c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 8003606:	2104      	movs	r1, #4
 8003608:	4888      	ldr	r0, [pc, #544]	@ (800382c <main+0x29c>)
 800360a:	f005 ff7f 	bl	800950c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 800360e:	2108      	movs	r1, #8
 8003610:	4886      	ldr	r0, [pc, #536]	@ (800382c <main+0x29c>)
 8003612:	f005 ff7b 	bl	800950c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8003616:	210c      	movs	r1, #12
 8003618:	4884      	ldr	r0, [pc, #528]	@ (800382c <main+0x29c>)
 800361a:	f005 ff77 	bl	800950c <HAL_TIM_PWM_Start>

	HAL_UART_Receive_IT(&huart1, &uart1_rxData, 1); //telemetry
 800361e:	2201      	movs	r2, #1
 8003620:	4983      	ldr	r1, [pc, #524]	@ (8003830 <main+0x2a0>)
 8003622:	4884      	ldr	r0, [pc, #528]	@ (8003834 <main+0x2a4>)
 8003624:	f007 f813 	bl	800a64e <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart6, &uart6_rxData, 1); //debug uart
 8003628:	2201      	movs	r2, #1
 800362a:	4983      	ldr	r1, [pc, #524]	@ (8003838 <main+0x2a8>)
 800362c:	4883      	ldr	r0, [pc, #524]	@ (800383c <main+0x2ac>)
 800362e:	f007 f80e 	bl	800a64e <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart4, &uart4_rxData, 1); //GPS
 8003632:	2201      	movs	r2, #1
 8003634:	4982      	ldr	r1, [pc, #520]	@ (8003840 <main+0x2b0>)
 8003636:	4883      	ldr	r0, [pc, #524]	@ (8003844 <main+0x2b4>)
 8003638:	f007 f809 	bl	800a64e <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart5, &uart5_rxData, 1); //FS-iA6B
 800363c:	2201      	movs	r2, #1
 800363e:	4982      	ldr	r1, [pc, #520]	@ (8003848 <main+0x2b8>)
 8003640:	4882      	ldr	r0, [pc, #520]	@ (800384c <main+0x2bc>)
 8003642:	f007 f804 	bl	800a64e <HAL_UART_Receive_IT>

	HAL_TIM_Base_Start_IT(&htim7); //10Hz, 50Hz loop
 8003646:	4882      	ldr	r0, [pc, #520]	@ (8003850 <main+0x2c0>)
 8003648:	f005 fe96 	bl	8009378 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, &adcVal, 1); //Battery ADC
 800364c:	1cbb      	adds	r3, r7, #2
 800364e:	2201      	movs	r2, #1
 8003650:	4619      	mov	r1, r3
 8003652:	4880      	ldr	r0, [pc, #512]	@ (8003854 <main+0x2c4>)
 8003654:	f002 fed2 	bl	80063fc <HAL_ADC_Start_DMA>

	htim3.Instance->PSC = 1000;
 8003658:	4b7f      	ldr	r3, [pc, #508]	@ (8003858 <main+0x2c8>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003660:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003662:	210c      	movs	r1, #12
 8003664:	487c      	ldr	r0, [pc, #496]	@ (8003858 <main+0x2c8>)
 8003666:	f005 ff51 	bl	800950c <HAL_TIM_PWM_Start>
	HAL_Delay(60);
 800366a:	203c      	movs	r0, #60	@ 0x3c
 800366c:	f002 fe5e 	bl	800632c <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8003670:	210c      	movs	r1, #12
 8003672:	4879      	ldr	r0, [pc, #484]	@ (8003858 <main+0x2c8>)
 8003674:	f006 f812 	bl	800969c <HAL_TIM_PWM_Stop>
	HAL_Delay(60);
 8003678:	203c      	movs	r0, #60	@ 0x3c
 800367a:	f002 fe57 	bl	800632c <HAL_Delay>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800367e:	210c      	movs	r1, #12
 8003680:	4875      	ldr	r0, [pc, #468]	@ (8003858 <main+0x2c8>)
 8003682:	f005 ff43 	bl	800950c <HAL_TIM_PWM_Start>
	HAL_Delay(60);
 8003686:	203c      	movs	r0, #60	@ 0x3c
 8003688:	f002 fe50 	bl	800632c <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 800368c:	210c      	movs	r1, #12
 800368e:	4872      	ldr	r0, [pc, #456]	@ (8003858 <main+0x2c8>)
 8003690:	f006 f804 	bl	800969c <HAL_TIM_PWM_Stop>
	HAL_Delay(60);
 8003694:	203c      	movs	r0, #60	@ 0x3c
 8003696:	f002 fe49 	bl	800632c <HAL_Delay>

	printf("Checking Sensor Connection\n");
 800369a:	4870      	ldr	r0, [pc, #448]	@ (800385c <main+0x2cc>)
 800369c:	f008 ff14 	bl	800c4c8 <puts>

	if (BNO080_Initialization() != 0) { //Bno080 is not OK!
 80036a0:	f7fd ff14 	bl	80014cc <BNO080_Initialization>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d03a      	beq.n	8003720 <main+0x190>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80036aa:	210c      	movs	r1, #12
 80036ac:	486a      	ldr	r0, [pc, #424]	@ (8003858 <main+0x2c8>)
 80036ae:	f005 ff2d 	bl	800950c <HAL_TIM_PWM_Start>
		htim3.Instance->PSC = 1000;
 80036b2:	4b69      	ldr	r3, [pc, #420]	@ (8003858 <main+0x2c8>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80036ba:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(100);
 80036bc:	2064      	movs	r0, #100	@ 0x64
 80036be:	f002 fe35 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 1500;
 80036c2:	4b65      	ldr	r3, [pc, #404]	@ (8003858 <main+0x2c8>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80036ca:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(100);
 80036cc:	2064      	movs	r0, #100	@ 0x64
 80036ce:	f002 fe2d 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 2000;
 80036d2:	4b61      	ldr	r3, [pc, #388]	@ (8003858 <main+0x2c8>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80036da:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(100);
 80036dc:	2064      	movs	r0, #100	@ 0x64
 80036de:	f002 fe25 	bl	800632c <HAL_Delay>

		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80036e2:	210c      	movs	r1, #12
 80036e4:	485c      	ldr	r0, [pc, #368]	@ (8003858 <main+0x2c8>)
 80036e6:	f005 ffd9 	bl	800969c <HAL_TIM_PWM_Stop>

		printf("\nBNO080 failed, Program shutting down...");
 80036ea:	485d      	ldr	r0, [pc, #372]	@ (8003860 <main+0x2d0>)
 80036ec:	f008 fe84 	bl	800c3f8 <iprintf>
		while (1) {
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80036f0:	210c      	movs	r1, #12
 80036f2:	4859      	ldr	r0, [pc, #356]	@ (8003858 <main+0x2c8>)
 80036f4:	f005 ffd2 	bl	800969c <HAL_TIM_PWM_Stop>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 80036f8:	2101      	movs	r1, #1
 80036fa:	485a      	ldr	r0, [pc, #360]	@ (8003864 <main+0x2d4>)
 80036fc:	f004 f915 	bl	800792a <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 8003700:	20c8      	movs	r0, #200	@ 0xc8
 8003702:	f002 fe13 	bl	800632c <HAL_Delay>
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003706:	210c      	movs	r1, #12
 8003708:	4853      	ldr	r0, [pc, #332]	@ (8003858 <main+0x2c8>)
 800370a:	f005 feff 	bl	800950c <HAL_TIM_PWM_Start>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 800370e:	2101      	movs	r1, #1
 8003710:	4854      	ldr	r0, [pc, #336]	@ (8003864 <main+0x2d4>)
 8003712:	f004 f90a 	bl	800792a <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 8003716:	20c8      	movs	r0, #200	@ 0xc8
 8003718:	f002 fe08 	bl	800632c <HAL_Delay>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 800371c:	bf00      	nop
 800371e:	e7e7      	b.n	80036f0 <main+0x160>
		}
	}
	BNO080_enableRotationVector(2500);
 8003720:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8003724:	f7fe f9fb 	bl	8001b1e <BNO080_enableRotationVector>

	if (ICM20602_Initialization() != 0) { //ICM20602 check
 8003728:	f7fe feaa 	bl	8002480 <ICM20602_Initialization>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d03a      	beq.n	80037a8 <main+0x218>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003732:	210c      	movs	r1, #12
 8003734:	4848      	ldr	r0, [pc, #288]	@ (8003858 <main+0x2c8>)
 8003736:	f005 fee9 	bl	800950c <HAL_TIM_PWM_Start>
		htim3.Instance->PSC = 1000;
 800373a:	4b47      	ldr	r3, [pc, #284]	@ (8003858 <main+0x2c8>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003742:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(100);
 8003744:	2064      	movs	r0, #100	@ 0x64
 8003746:	f002 fdf1 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 1500;
 800374a:	4b43      	ldr	r3, [pc, #268]	@ (8003858 <main+0x2c8>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003752:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(100);
 8003754:	2064      	movs	r0, #100	@ 0x64
 8003756:	f002 fde9 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 2000;
 800375a:	4b3f      	ldr	r3, [pc, #252]	@ (8003858 <main+0x2c8>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003762:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(100);
 8003764:	2064      	movs	r0, #100	@ 0x64
 8003766:	f002 fde1 	bl	800632c <HAL_Delay>

		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 800376a:	210c      	movs	r1, #12
 800376c:	483a      	ldr	r0, [pc, #232]	@ (8003858 <main+0x2c8>)
 800376e:	f005 ff95 	bl	800969c <HAL_TIM_PWM_Stop>

		printf("\nICM20602 failed, Program shutting down...");
 8003772:	483d      	ldr	r0, [pc, #244]	@ (8003868 <main+0x2d8>)
 8003774:	f008 fe40 	bl	800c3f8 <iprintf>
		while (1) {
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8003778:	210c      	movs	r1, #12
 800377a:	4837      	ldr	r0, [pc, #220]	@ (8003858 <main+0x2c8>)
 800377c:	f005 ff8e 	bl	800969c <HAL_TIM_PWM_Stop>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 8003780:	2102      	movs	r1, #2
 8003782:	4838      	ldr	r0, [pc, #224]	@ (8003864 <main+0x2d4>)
 8003784:	f004 f8d1 	bl	800792a <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 8003788:	20c8      	movs	r0, #200	@ 0xc8
 800378a:	f002 fdcf 	bl	800632c <HAL_Delay>
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800378e:	210c      	movs	r1, #12
 8003790:	4831      	ldr	r0, [pc, #196]	@ (8003858 <main+0x2c8>)
 8003792:	f005 febb 	bl	800950c <HAL_TIM_PWM_Start>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 8003796:	2102      	movs	r1, #2
 8003798:	4832      	ldr	r0, [pc, #200]	@ (8003864 <main+0x2d4>)
 800379a:	f004 f8c6 	bl	800792a <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 800379e:	20c8      	movs	r0, #200	@ 0xc8
 80037a0:	f002 fdc4 	bl	800632c <HAL_Delay>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80037a4:	bf00      	nop
 80037a6:	e7e7      	b.n	8003778 <main+0x1e8>
		}
	}
	if (LPS22HH_Initialization() != 0) {
 80037a8:	f7ff f8f6 	bl	8002998 <LPS22HH_Initialization>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d05e      	beq.n	8003870 <main+0x2e0>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80037b2:	210c      	movs	r1, #12
 80037b4:	4828      	ldr	r0, [pc, #160]	@ (8003858 <main+0x2c8>)
 80037b6:	f005 fea9 	bl	800950c <HAL_TIM_PWM_Start>
		htim3.Instance->PSC = 1000;
 80037ba:	4b27      	ldr	r3, [pc, #156]	@ (8003858 <main+0x2c8>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80037c2:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(100);
 80037c4:	2064      	movs	r0, #100	@ 0x64
 80037c6:	f002 fdb1 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 1500;
 80037ca:	4b23      	ldr	r3, [pc, #140]	@ (8003858 <main+0x2c8>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80037d2:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(100);
 80037d4:	2064      	movs	r0, #100	@ 0x64
 80037d6:	f002 fda9 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 2000;
 80037da:	4b1f      	ldr	r3, [pc, #124]	@ (8003858 <main+0x2c8>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80037e2:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(100);
 80037e4:	2064      	movs	r0, #100	@ 0x64
 80037e6:	f002 fda1 	bl	800632c <HAL_Delay>

		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80037ea:	210c      	movs	r1, #12
 80037ec:	481a      	ldr	r0, [pc, #104]	@ (8003858 <main+0x2c8>)
 80037ee:	f005 ff55 	bl	800969c <HAL_TIM_PWM_Stop>

		printf("\nLPS22HH failed, Program shutting down...");
 80037f2:	481e      	ldr	r0, [pc, #120]	@ (800386c <main+0x2dc>)
 80037f4:	f008 fe00 	bl	800c3f8 <iprintf>
		while (1) {
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80037f8:	210c      	movs	r1, #12
 80037fa:	4817      	ldr	r0, [pc, #92]	@ (8003858 <main+0x2c8>)
 80037fc:	f005 ff4e 	bl	800969c <HAL_TIM_PWM_Stop>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_2);
 8003800:	2104      	movs	r1, #4
 8003802:	4818      	ldr	r0, [pc, #96]	@ (8003864 <main+0x2d4>)
 8003804:	f004 f891 	bl	800792a <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 8003808:	20c8      	movs	r0, #200	@ 0xc8
 800380a:	f002 fd8f 	bl	800632c <HAL_Delay>
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800380e:	210c      	movs	r1, #12
 8003810:	4811      	ldr	r0, [pc, #68]	@ (8003858 <main+0x2c8>)
 8003812:	f005 fe7b 	bl	800950c <HAL_TIM_PWM_Start>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_2);
 8003816:	2104      	movs	r1, #4
 8003818:	4812      	ldr	r0, [pc, #72]	@ (8003864 <main+0x2d4>)
 800381a:	f004 f886 	bl	800792a <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 800381e:	20c8      	movs	r0, #200	@ 0xc8
 8003820:	f002 fd84 	bl	800632c <HAL_Delay>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8003824:	bf00      	nop
 8003826:	e7e7      	b.n	80037f8 <main+0x268>
 8003828:	0800f2d8 	.word	0x0800f2d8
 800382c:	20000588 	.word	0x20000588
 8003830:	2000044b 	.word	0x2000044b
 8003834:	200006a8 	.word	0x200006a8
 8003838:	20000448 	.word	0x20000448
 800383c:	200006f0 	.word	0x200006f0
 8003840:	2000044a 	.word	0x2000044a
 8003844:	20000618 	.word	0x20000618
 8003848:	20000449 	.word	0x20000449
 800384c:	20000660 	.word	0x20000660
 8003850:	200005d0 	.word	0x200005d0
 8003854:	2000034c 	.word	0x2000034c
 8003858:	20000540 	.word	0x20000540
 800385c:	0800f1e0 	.word	0x0800f1e0
 8003860:	0800f1fc 	.word	0x0800f1fc
 8003864:	40020800 	.word	0x40020800
 8003868:	0800f228 	.word	0x0800f228
 800386c:	0800f254 	.word	0x0800f254
		}

	}
	printf("\nAll Sensor OK!!!\n\n");
 8003870:	48c5      	ldr	r0, [pc, #788]	@ (8003b88 <main+0x5f8>)
 8003872:	f008 fe29 	bl	800c4c8 <puts>

	M8N_initialization(); //GPS init
 8003876:	f7ff f9c5 	bl	8002c04 <M8N_initialization>

	ICM20602_Writebyte(0x13, (gyro_x_offset * -2) >> 8);
 800387a:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 800387e:	4613      	mov	r3, r2
 8003880:	07db      	lsls	r3, r3, #31
 8003882:	1a9b      	subs	r3, r3, r2
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	121b      	asrs	r3, r3, #8
 8003888:	4619      	mov	r1, r3
 800388a:	2013      	movs	r0, #19
 800388c:	f7fe fdd6 	bl	800243c <ICM20602_Writebyte>
	ICM20602_Writebyte(0x14, (gyro_x_offset * -2));
 8003890:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 8003894:	4613      	mov	r3, r2
 8003896:	07db      	lsls	r3, r3, #31
 8003898:	1a9b      	subs	r3, r3, r2
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	4619      	mov	r1, r3
 800389e:	2014      	movs	r0, #20
 80038a0:	f7fe fdcc 	bl	800243c <ICM20602_Writebyte>

	ICM20602_Writebyte(0x15, (gyro_y_offset * -2) >> 8);
 80038a4:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	@ 0x3c
 80038a8:	4613      	mov	r3, r2
 80038aa:	07db      	lsls	r3, r3, #31
 80038ac:	1a9b      	subs	r3, r3, r2
 80038ae:	005b      	lsls	r3, r3, #1
 80038b0:	121b      	asrs	r3, r3, #8
 80038b2:	4619      	mov	r1, r3
 80038b4:	2015      	movs	r0, #21
 80038b6:	f7fe fdc1 	bl	800243c <ICM20602_Writebyte>
	ICM20602_Writebyte(0x16, (gyro_y_offset * -2));
 80038ba:	f9b7 203c 	ldrsh.w	r2, [r7, #60]	@ 0x3c
 80038be:	4613      	mov	r3, r2
 80038c0:	07db      	lsls	r3, r3, #31
 80038c2:	1a9b      	subs	r3, r3, r2
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	4619      	mov	r1, r3
 80038c8:	2016      	movs	r0, #22
 80038ca:	f7fe fdb7 	bl	800243c <ICM20602_Writebyte>

	ICM20602_Writebyte(0x17, (gyro_x_offset * -2) >> 8);
 80038ce:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 80038d2:	4613      	mov	r3, r2
 80038d4:	07db      	lsls	r3, r3, #31
 80038d6:	1a9b      	subs	r3, r3, r2
 80038d8:	005b      	lsls	r3, r3, #1
 80038da:	121b      	asrs	r3, r3, #8
 80038dc:	4619      	mov	r1, r3
 80038de:	2017      	movs	r0, #23
 80038e0:	f7fe fdac 	bl	800243c <ICM20602_Writebyte>
	ICM20602_Writebyte(0x18, (gyro_x_offset * -2));
 80038e4:	f9b7 203e 	ldrsh.w	r2, [r7, #62]	@ 0x3e
 80038e8:	4613      	mov	r3, r2
 80038ea:	07db      	lsls	r3, r3, #31
 80038ec:	1a9b      	subs	r3, r3, r2
 80038ee:	005b      	lsls	r3, r3, #1
 80038f0:	4619      	mov	r1, r3
 80038f2:	2018      	movs	r0, #24
 80038f4:	f7fe fda2 	bl	800243c <ICM20602_Writebyte>

	printf("\nLoading PID Gain...\n\n");
 80038f8:	48a4      	ldr	r0, [pc, #656]	@ (8003b8c <main+0x5fc>)
 80038fa:	f008 fde5 	bl	800c4c8 <puts>

	if (EP_PIDGain_Read(0, &roll_in_kp, &roll_in_ki, &roll_in_kd) != 0
 80038fe:	4ba4      	ldr	r3, [pc, #656]	@ (8003b90 <main+0x600>)
 8003900:	4aa4      	ldr	r2, [pc, #656]	@ (8003b94 <main+0x604>)
 8003902:	49a5      	ldr	r1, [pc, #660]	@ (8003b98 <main+0x608>)
 8003904:	2000      	movs	r0, #0
 8003906:	f7fd fbbf 	bl	8001088 <EP_PIDGain_Read>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d12c      	bne.n	800396a <main+0x3da>
			|| EP_PIDGain_Read(1, &roll_out_kp, &roll_out_ki, &roll_out_kd) != 0
 8003910:	4ba2      	ldr	r3, [pc, #648]	@ (8003b9c <main+0x60c>)
 8003912:	4aa3      	ldr	r2, [pc, #652]	@ (8003ba0 <main+0x610>)
 8003914:	49a3      	ldr	r1, [pc, #652]	@ (8003ba4 <main+0x614>)
 8003916:	2001      	movs	r0, #1
 8003918:	f7fd fbb6 	bl	8001088 <EP_PIDGain_Read>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d123      	bne.n	800396a <main+0x3da>
			|| EP_PIDGain_Read(2, &pitch_in_kp, &pitch_in_ki, &pitch_in_kd) != 0
 8003922:	4ba1      	ldr	r3, [pc, #644]	@ (8003ba8 <main+0x618>)
 8003924:	4aa1      	ldr	r2, [pc, #644]	@ (8003bac <main+0x61c>)
 8003926:	49a2      	ldr	r1, [pc, #648]	@ (8003bb0 <main+0x620>)
 8003928:	2002      	movs	r0, #2
 800392a:	f7fd fbad 	bl	8001088 <EP_PIDGain_Read>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d11a      	bne.n	800396a <main+0x3da>
			|| EP_PIDGain_Read(3, &pitch_out_kp, &pitch_out_ki, &pitch_out_kd)
 8003934:	4b9f      	ldr	r3, [pc, #636]	@ (8003bb4 <main+0x624>)
 8003936:	4aa0      	ldr	r2, [pc, #640]	@ (8003bb8 <main+0x628>)
 8003938:	49a0      	ldr	r1, [pc, #640]	@ (8003bbc <main+0x62c>)
 800393a:	2003      	movs	r0, #3
 800393c:	f7fd fba4 	bl	8001088 <EP_PIDGain_Read>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d111      	bne.n	800396a <main+0x3da>
					!= 0
			|| EP_PIDGain_Read(4, &yaw_heading_kp, &yaw_heading_ki,
 8003946:	4b9e      	ldr	r3, [pc, #632]	@ (8003bc0 <main+0x630>)
 8003948:	4a9e      	ldr	r2, [pc, #632]	@ (8003bc4 <main+0x634>)
 800394a:	499f      	ldr	r1, [pc, #636]	@ (8003bc8 <main+0x638>)
 800394c:	2004      	movs	r0, #4
 800394e:	f7fd fb9b 	bl	8001088 <EP_PIDGain_Read>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d108      	bne.n	800396a <main+0x3da>
					&yaw_heading_kd) != 0
			|| EP_PIDGain_Read(5, &yaw_rate_kp, &yaw_rate_ki, &yaw_rate_kd)
 8003958:	4b9c      	ldr	r3, [pc, #624]	@ (8003bcc <main+0x63c>)
 800395a:	4a9d      	ldr	r2, [pc, #628]	@ (8003bd0 <main+0x640>)
 800395c:	499d      	ldr	r1, [pc, #628]	@ (8003bd4 <main+0x644>)
 800395e:	2005      	movs	r0, #5
 8003960:	f7fd fb92 	bl	8001088 <EP_PIDGain_Read>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d027      	beq.n	80039ba <main+0x42a>
					!= 0) {
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800396a:	210c      	movs	r1, #12
 800396c:	489a      	ldr	r0, [pc, #616]	@ (8003bd8 <main+0x648>)
 800396e:	f005 fdcd 	bl	800950c <HAL_TIM_PWM_Start>
		htim3.Instance->PSC = 1000;
 8003972:	4b99      	ldr	r3, [pc, #612]	@ (8003bd8 <main+0x648>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800397a:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(100);
 800397c:	2064      	movs	r0, #100	@ 0x64
 800397e:	f002 fcd5 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 1500;
 8003982:	4b95      	ldr	r3, [pc, #596]	@ (8003bd8 <main+0x648>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800398a:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(100);
 800398c:	2064      	movs	r0, #100	@ 0x64
 800398e:	f002 fccd 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 2000;
 8003992:	4b91      	ldr	r3, [pc, #580]	@ (8003bd8 <main+0x648>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800399a:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(100);
 800399c:	2064      	movs	r0, #100	@ 0x64
 800399e:	f002 fcc5 	bl	800632c <HAL_Delay>

		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80039a2:	210c      	movs	r1, #12
 80039a4:	488c      	ldr	r0, [pc, #560]	@ (8003bd8 <main+0x648>)
 80039a6:	f005 fe79 	bl	800969c <HAL_TIM_PWM_Stop>

		HAL_Delay(500);
 80039aa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80039ae:	f002 fcbd 	bl	800632c <HAL_Delay>
		printf("\nCouldn't load PID gain\n");
 80039b2:	488a      	ldr	r0, [pc, #552]	@ (8003bdc <main+0x64c>)
 80039b4:	f008 fd88 	bl	800c4c8 <puts>
 80039b8:	e098      	b.n	8003aec <main+0x55c>
	} else {
		Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 0, roll_in_kp, roll_in_ki,
 80039ba:	4b77      	ldr	r3, [pc, #476]	@ (8003b98 <main+0x608>)
 80039bc:	edd3 7a00 	vldr	s15, [r3]
 80039c0:	4b74      	ldr	r3, [pc, #464]	@ (8003b94 <main+0x604>)
 80039c2:	ed93 7a00 	vldr	s14, [r3]
 80039c6:	4b72      	ldr	r3, [pc, #456]	@ (8003b90 <main+0x600>)
 80039c8:	edd3 6a00 	vldr	s13, [r3]
 80039cc:	eeb0 1a66 	vmov.f32	s2, s13
 80039d0:	eef0 0a47 	vmov.f32	s1, s14
 80039d4:	eeb0 0a67 	vmov.f32	s0, s15
 80039d8:	2100      	movs	r1, #0
 80039da:	4881      	ldr	r0, [pc, #516]	@ (8003be0 <main+0x650>)
 80039dc:	f001 fd18 	bl	8005410 <Encode_Msg_PID_Gain>
				roll_in_kd);
		HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 80039e0:	230a      	movs	r3, #10
 80039e2:	2214      	movs	r2, #20
 80039e4:	497e      	ldr	r1, [pc, #504]	@ (8003be0 <main+0x650>)
 80039e6:	487f      	ldr	r0, [pc, #508]	@ (8003be4 <main+0x654>)
 80039e8:	f006 fd70 	bl	800a4cc <HAL_UART_Transmit>

		Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 1, roll_out_kp, roll_out_ki,
 80039ec:	4b6d      	ldr	r3, [pc, #436]	@ (8003ba4 <main+0x614>)
 80039ee:	edd3 7a00 	vldr	s15, [r3]
 80039f2:	4b6b      	ldr	r3, [pc, #428]	@ (8003ba0 <main+0x610>)
 80039f4:	ed93 7a00 	vldr	s14, [r3]
 80039f8:	4b68      	ldr	r3, [pc, #416]	@ (8003b9c <main+0x60c>)
 80039fa:	edd3 6a00 	vldr	s13, [r3]
 80039fe:	eeb0 1a66 	vmov.f32	s2, s13
 8003a02:	eef0 0a47 	vmov.f32	s1, s14
 8003a06:	eeb0 0a67 	vmov.f32	s0, s15
 8003a0a:	2101      	movs	r1, #1
 8003a0c:	4874      	ldr	r0, [pc, #464]	@ (8003be0 <main+0x650>)
 8003a0e:	f001 fcff 	bl	8005410 <Encode_Msg_PID_Gain>
				roll_out_kd);
		HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8003a12:	230a      	movs	r3, #10
 8003a14:	2214      	movs	r2, #20
 8003a16:	4972      	ldr	r1, [pc, #456]	@ (8003be0 <main+0x650>)
 8003a18:	4872      	ldr	r0, [pc, #456]	@ (8003be4 <main+0x654>)
 8003a1a:	f006 fd57 	bl	800a4cc <HAL_UART_Transmit>

		Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 2, pitch_in_kp, pitch_in_ki,
 8003a1e:	4b64      	ldr	r3, [pc, #400]	@ (8003bb0 <main+0x620>)
 8003a20:	edd3 7a00 	vldr	s15, [r3]
 8003a24:	4b61      	ldr	r3, [pc, #388]	@ (8003bac <main+0x61c>)
 8003a26:	ed93 7a00 	vldr	s14, [r3]
 8003a2a:	4b5f      	ldr	r3, [pc, #380]	@ (8003ba8 <main+0x618>)
 8003a2c:	edd3 6a00 	vldr	s13, [r3]
 8003a30:	eeb0 1a66 	vmov.f32	s2, s13
 8003a34:	eef0 0a47 	vmov.f32	s1, s14
 8003a38:	eeb0 0a67 	vmov.f32	s0, s15
 8003a3c:	2102      	movs	r1, #2
 8003a3e:	4868      	ldr	r0, [pc, #416]	@ (8003be0 <main+0x650>)
 8003a40:	f001 fce6 	bl	8005410 <Encode_Msg_PID_Gain>
				pitch_in_kd);
		HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8003a44:	230a      	movs	r3, #10
 8003a46:	2214      	movs	r2, #20
 8003a48:	4965      	ldr	r1, [pc, #404]	@ (8003be0 <main+0x650>)
 8003a4a:	4866      	ldr	r0, [pc, #408]	@ (8003be4 <main+0x654>)
 8003a4c:	f006 fd3e 	bl	800a4cc <HAL_UART_Transmit>

		Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 3, pitch_out_kp, pitch_out_ki,
 8003a50:	4b5a      	ldr	r3, [pc, #360]	@ (8003bbc <main+0x62c>)
 8003a52:	edd3 7a00 	vldr	s15, [r3]
 8003a56:	4b58      	ldr	r3, [pc, #352]	@ (8003bb8 <main+0x628>)
 8003a58:	ed93 7a00 	vldr	s14, [r3]
 8003a5c:	4b55      	ldr	r3, [pc, #340]	@ (8003bb4 <main+0x624>)
 8003a5e:	edd3 6a00 	vldr	s13, [r3]
 8003a62:	eeb0 1a66 	vmov.f32	s2, s13
 8003a66:	eef0 0a47 	vmov.f32	s1, s14
 8003a6a:	eeb0 0a67 	vmov.f32	s0, s15
 8003a6e:	2103      	movs	r1, #3
 8003a70:	485b      	ldr	r0, [pc, #364]	@ (8003be0 <main+0x650>)
 8003a72:	f001 fccd 	bl	8005410 <Encode_Msg_PID_Gain>
				pitch_out_kd);
		HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8003a76:	230a      	movs	r3, #10
 8003a78:	2214      	movs	r2, #20
 8003a7a:	4959      	ldr	r1, [pc, #356]	@ (8003be0 <main+0x650>)
 8003a7c:	4859      	ldr	r0, [pc, #356]	@ (8003be4 <main+0x654>)
 8003a7e:	f006 fd25 	bl	800a4cc <HAL_UART_Transmit>

		Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 4, yaw_heading_kp,
 8003a82:	4b51      	ldr	r3, [pc, #324]	@ (8003bc8 <main+0x638>)
 8003a84:	edd3 7a00 	vldr	s15, [r3]
 8003a88:	4b4e      	ldr	r3, [pc, #312]	@ (8003bc4 <main+0x634>)
 8003a8a:	ed93 7a00 	vldr	s14, [r3]
 8003a8e:	4b4c      	ldr	r3, [pc, #304]	@ (8003bc0 <main+0x630>)
 8003a90:	edd3 6a00 	vldr	s13, [r3]
 8003a94:	eeb0 1a66 	vmov.f32	s2, s13
 8003a98:	eef0 0a47 	vmov.f32	s1, s14
 8003a9c:	eeb0 0a67 	vmov.f32	s0, s15
 8003aa0:	2104      	movs	r1, #4
 8003aa2:	484f      	ldr	r0, [pc, #316]	@ (8003be0 <main+0x650>)
 8003aa4:	f001 fcb4 	bl	8005410 <Encode_Msg_PID_Gain>
				yaw_heading_ki, yaw_heading_kd);
		HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8003aa8:	230a      	movs	r3, #10
 8003aaa:	2214      	movs	r2, #20
 8003aac:	494c      	ldr	r1, [pc, #304]	@ (8003be0 <main+0x650>)
 8003aae:	484d      	ldr	r0, [pc, #308]	@ (8003be4 <main+0x654>)
 8003ab0:	f006 fd0c 	bl	800a4cc <HAL_UART_Transmit>

		Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 5, yaw_rate_kp, yaw_rate_ki,
 8003ab4:	4b47      	ldr	r3, [pc, #284]	@ (8003bd4 <main+0x644>)
 8003ab6:	edd3 7a00 	vldr	s15, [r3]
 8003aba:	4b45      	ldr	r3, [pc, #276]	@ (8003bd0 <main+0x640>)
 8003abc:	ed93 7a00 	vldr	s14, [r3]
 8003ac0:	4b42      	ldr	r3, [pc, #264]	@ (8003bcc <main+0x63c>)
 8003ac2:	edd3 6a00 	vldr	s13, [r3]
 8003ac6:	eeb0 1a66 	vmov.f32	s2, s13
 8003aca:	eef0 0a47 	vmov.f32	s1, s14
 8003ace:	eeb0 0a67 	vmov.f32	s0, s15
 8003ad2:	2105      	movs	r1, #5
 8003ad4:	4842      	ldr	r0, [pc, #264]	@ (8003be0 <main+0x650>)
 8003ad6:	f001 fc9b 	bl	8005410 <Encode_Msg_PID_Gain>
				yaw_rate_kd);
		HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20, 10);
 8003ada:	230a      	movs	r3, #10
 8003adc:	2214      	movs	r2, #20
 8003ade:	4940      	ldr	r1, [pc, #256]	@ (8003be0 <main+0x650>)
 8003ae0:	4840      	ldr	r0, [pc, #256]	@ (8003be4 <main+0x654>)
 8003ae2:	f006 fcf3 	bl	800a4cc <HAL_UART_Transmit>
		printf("\nAll Gain is OK!\n\n");
 8003ae6:	4840      	ldr	r0, [pc, #256]	@ (8003be8 <main+0x658>)
 8003ae8:	f008 fcee 	bl	800c4c8 <puts>
	}
	 adcVal = ADC1->DR;
 8003aec:	4b3f      	ldr	r3, [pc, #252]	@ (8003bec <main+0x65c>)
 8003aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	807b      	strh	r3, [r7, #2]

	while(Is_iBus_Received()==0)
 8003af4:	e012      	b.n	8003b1c <main+0x58c>
	{
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003af6:	210c      	movs	r1, #12
 8003af8:	4837      	ldr	r0, [pc, #220]	@ (8003bd8 <main+0x648>)
 8003afa:	f005 fd07 	bl	800950c <HAL_TIM_PWM_Start>
		htim3.Instance->PSC = 3000;
 8003afe:	4b36      	ldr	r3, [pc, #216]	@ (8003bd8 <main+0x648>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8003b06:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(200);
 8003b08:	20c8      	movs	r0, #200	@ 0xc8
 8003b0a:	f002 fc0f 	bl	800632c <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8003b0e:	210c      	movs	r1, #12
 8003b10:	4831      	ldr	r0, [pc, #196]	@ (8003bd8 <main+0x648>)
 8003b12:	f005 fdc3 	bl	800969c <HAL_TIM_PWM_Stop>
		HAL_Delay(200);
 8003b16:	20c8      	movs	r0, #200	@ 0xc8
 8003b18:	f002 fc08 	bl	800632c <HAL_Delay>
	while(Is_iBus_Received()==0)
 8003b1c:	f000 ff64 	bl	80049e8 <Is_iBus_Received>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d0e7      	beq.n	8003af6 <main+0x566>
	}

	if(iBus.SwC==2000){
 8003b26:	4b32      	ldr	r3, [pc, #200]	@ (8003bf0 <main+0x660>)
 8003b28:	899b      	ldrh	r3, [r3, #12]
 8003b2a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003b2e:	f040 8081 	bne.w	8003c34 <main+0x6a4>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003b32:	210c      	movs	r1, #12
 8003b34:	4828      	ldr	r0, [pc, #160]	@ (8003bd8 <main+0x648>)
 8003b36:	f005 fce9 	bl	800950c <HAL_TIM_PWM_Start>
		htim3.Instance->PSC = 1500;
 8003b3a:	4b27      	ldr	r3, [pc, #156]	@ (8003bd8 <main+0x648>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003b42:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(200);
 8003b44:	20c8      	movs	r0, #200	@ 0xc8
 8003b46:	f002 fbf1 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 2000;
 8003b4a:	4b23      	ldr	r3, [pc, #140]	@ (8003bd8 <main+0x648>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003b52:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(200);
 8003b54:	20c8      	movs	r0, #200	@ 0xc8
 8003b56:	f002 fbe9 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 1500;
 8003b5a:	4b1f      	ldr	r3, [pc, #124]	@ (8003bd8 <main+0x648>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003b62:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(200);
 8003b64:	20c8      	movs	r0, #200	@ 0xc8
 8003b66:	f002 fbe1 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 2000;
 8003b6a:	4b1b      	ldr	r3, [pc, #108]	@ (8003bd8 <main+0x648>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003b72:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(200);
 8003b74:	20c8      	movs	r0, #200	@ 0xc8
 8003b76:	f002 fbd9 	bl	800632c <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8003b7a:	210c      	movs	r1, #12
 8003b7c:	4816      	ldr	r0, [pc, #88]	@ (8003bd8 <main+0x648>)
 8003b7e:	f005 fd8d 	bl	800969c <HAL_TIM_PWM_Stop>

		ESC_Calibration();
 8003b82:	f000 ff03 	bl	800498c <ESC_Calibration>
		while(iBus.SwC != 1000)
 8003b86:	e04f      	b.n	8003c28 <main+0x698>
 8003b88:	0800f280 	.word	0x0800f280
 8003b8c:	0800f294 	.word	0x0800f294
 8003b90:	200004a4 	.word	0x200004a4
 8003b94:	200004a0 	.word	0x200004a0
 8003b98:	2000049c 	.word	0x2000049c
 8003b9c:	200004b0 	.word	0x200004b0
 8003ba0:	200004ac 	.word	0x200004ac
 8003ba4:	200004a8 	.word	0x200004a8
 8003ba8:	200004bc 	.word	0x200004bc
 8003bac:	200004b8 	.word	0x200004b8
 8003bb0:	200004b4 	.word	0x200004b4
 8003bb4:	200004c8 	.word	0x200004c8
 8003bb8:	200004c4 	.word	0x200004c4
 8003bbc:	200004c0 	.word	0x200004c0
 8003bc0:	200004d4 	.word	0x200004d4
 8003bc4:	200004d0 	.word	0x200004d0
 8003bc8:	200004cc 	.word	0x200004cc
 8003bcc:	200004e0 	.word	0x200004e0
 8003bd0:	200004dc 	.word	0x200004dc
 8003bd4:	200004d8 	.word	0x200004d8
 8003bd8:	20000540 	.word	0x20000540
 8003bdc:	0800f2ac 	.word	0x0800f2ac
 8003be0:	200004e4 	.word	0x200004e4
 8003be4:	200006a8 	.word	0x200006a8
 8003be8:	0800f2c4 	.word	0x0800f2c4
 8003bec:	40012000 	.word	0x40012000
 8003bf0:	200002c0 	.word	0x200002c0
		{
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003bf4:	210c      	movs	r1, #12
 8003bf6:	48b2      	ldr	r0, [pc, #712]	@ (8003ec0 <main+0x930>)
 8003bf8:	f005 fc88 	bl	800950c <HAL_TIM_PWM_Start>
			htim3.Instance->PSC = 1500;
 8003bfc:	4bb0      	ldr	r3, [pc, #704]	@ (8003ec0 <main+0x930>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003c04:	629a      	str	r2, [r3, #40]	@ 0x28
			HAL_Delay(200);
 8003c06:	20c8      	movs	r0, #200	@ 0xc8
 8003c08:	f002 fb90 	bl	800632c <HAL_Delay>
			htim3.Instance->PSC = 2000;
 8003c0c:	4bac      	ldr	r3, [pc, #688]	@ (8003ec0 <main+0x930>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003c14:	629a      	str	r2, [r3, #40]	@ 0x28
			HAL_Delay(200);
 8003c16:	20c8      	movs	r0, #200	@ 0xc8
 8003c18:	f002 fb88 	bl	800632c <HAL_Delay>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8003c1c:	210c      	movs	r1, #12
 8003c1e:	48a8      	ldr	r0, [pc, #672]	@ (8003ec0 <main+0x930>)
 8003c20:	f005 fd3c 	bl	800969c <HAL_TIM_PWM_Stop>

			Is_iBus_Received();
 8003c24:	f000 fee0 	bl	80049e8 <Is_iBus_Received>
		while(iBus.SwC != 1000)
 8003c28:	4ba6      	ldr	r3, [pc, #664]	@ (8003ec4 <main+0x934>)
 8003c2a:	899b      	ldrh	r3, [r3, #12]
 8003c2c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c30:	d1e0      	bne.n	8003bf4 <main+0x664>
 8003c32:	e063      	b.n	8003cfc <main+0x76c>
		}
	}

	else if(iBus.SwC == 1500)
 8003c34:	4ba3      	ldr	r3, [pc, #652]	@ (8003ec4 <main+0x934>)
 8003c36:	899b      	ldrh	r3, [r3, #12]
 8003c38:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d15d      	bne.n	8003cfc <main+0x76c>
	{
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003c40:	210c      	movs	r1, #12
 8003c42:	489f      	ldr	r0, [pc, #636]	@ (8003ec0 <main+0x930>)
 8003c44:	f005 fc62 	bl	800950c <HAL_TIM_PWM_Start>
		htim3.Instance->PSC = 1500;
 8003c48:	4b9d      	ldr	r3, [pc, #628]	@ (8003ec0 <main+0x930>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003c50:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(200);
 8003c52:	20c8      	movs	r0, #200	@ 0xc8
 8003c54:	f002 fb6a 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 2000;
 8003c58:	4b99      	ldr	r3, [pc, #612]	@ (8003ec0 <main+0x930>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003c60:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(200);
 8003c62:	20c8      	movs	r0, #200	@ 0xc8
 8003c64:	f002 fb62 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 1500;
 8003c68:	4b95      	ldr	r3, [pc, #596]	@ (8003ec0 <main+0x930>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003c70:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(200);
 8003c72:	20c8      	movs	r0, #200	@ 0xc8
 8003c74:	f002 fb5a 	bl	800632c <HAL_Delay>
		htim3.Instance->PSC = 2000;
 8003c78:	4b91      	ldr	r3, [pc, #580]	@ (8003ec0 <main+0x930>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003c80:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(200);
 8003c82:	20c8      	movs	r0, #200	@ 0xc8
 8003c84:	f002 fb52 	bl	800632c <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8003c88:	210c      	movs	r1, #12
 8003c8a:	488d      	ldr	r0, [pc, #564]	@ (8003ec0 <main+0x930>)
 8003c8c:	f005 fd06 	bl	800969c <HAL_TIM_PWM_Stop>

		BNO080_Calibration();
 8003c90:	f001 f814 	bl	8004cbc <BNO080_Calibration>

		while(iBus.SwC != 1000)
 8003c94:	e019      	b.n	8003cca <main+0x73a>
		{
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003c96:	210c      	movs	r1, #12
 8003c98:	4889      	ldr	r0, [pc, #548]	@ (8003ec0 <main+0x930>)
 8003c9a:	f005 fc37 	bl	800950c <HAL_TIM_PWM_Start>
			htim3.Instance->PSC = 1500;
 8003c9e:	4b88      	ldr	r3, [pc, #544]	@ (8003ec0 <main+0x930>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003ca6:	629a      	str	r2, [r3, #40]	@ 0x28
			HAL_Delay(200);
 8003ca8:	20c8      	movs	r0, #200	@ 0xc8
 8003caa:	f002 fb3f 	bl	800632c <HAL_Delay>
			htim3.Instance->PSC = 2000;
 8003cae:	4b84      	ldr	r3, [pc, #528]	@ (8003ec0 <main+0x930>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003cb6:	629a      	str	r2, [r3, #40]	@ 0x28
			HAL_Delay(200);
 8003cb8:	20c8      	movs	r0, #200	@ 0xc8
 8003cba:	f002 fb37 	bl	800632c <HAL_Delay>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8003cbe:	210c      	movs	r1, #12
 8003cc0:	487f      	ldr	r0, [pc, #508]	@ (8003ec0 <main+0x930>)
 8003cc2:	f005 fceb 	bl	800969c <HAL_TIM_PWM_Stop>

			Is_iBus_Received();
 8003cc6:	f000 fe8f 	bl	80049e8 <Is_iBus_Received>
		while(iBus.SwC != 1000)
 8003cca:	4b7e      	ldr	r3, [pc, #504]	@ (8003ec4 <main+0x934>)
 8003ccc:	899b      	ldrh	r3, [r3, #12]
 8003cce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003cd2:	d1e0      	bne.n	8003c96 <main+0x706>
		}

	}

	while (Is_iBus_Throttle_Min() == 0){
 8003cd4:	e012      	b.n	8003cfc <main+0x76c>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003cd6:	210c      	movs	r1, #12
 8003cd8:	4879      	ldr	r0, [pc, #484]	@ (8003ec0 <main+0x930>)
 8003cda:	f005 fc17 	bl	800950c <HAL_TIM_PWM_Start>
		htim3.Instance->PSC = 1000;
 8003cde:	4b78      	ldr	r3, [pc, #480]	@ (8003ec0 <main+0x930>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003ce6:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(70);
 8003ce8:	2046      	movs	r0, #70	@ 0x46
 8003cea:	f002 fb1f 	bl	800632c <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8003cee:	210c      	movs	r1, #12
 8003cf0:	4873      	ldr	r0, [pc, #460]	@ (8003ec0 <main+0x930>)
 8003cf2:	f005 fcd3 	bl	800969c <HAL_TIM_PWM_Stop>
		HAL_Delay(70);
 8003cf6:	2046      	movs	r0, #70	@ 0x46
 8003cf8:	f002 fb18 	bl	800632c <HAL_Delay>
	while (Is_iBus_Throttle_Min() == 0){
 8003cfc:	f000 fe20 	bl	8004940 <Is_iBus_Throttle_Min>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d0e7      	beq.n	8003cd6 <main+0x746>
	}

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003d06:	210c      	movs	r1, #12
 8003d08:	486d      	ldr	r0, [pc, #436]	@ (8003ec0 <main+0x930>)
 8003d0a:	f005 fbff 	bl	800950c <HAL_TIM_PWM_Start>

	htim3.Instance->PSC = 2000;
 8003d0e:	4b6c      	ldr	r3, [pc, #432]	@ (8003ec0 <main+0x930>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003d16:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8003d18:	2064      	movs	r0, #100	@ 0x64
 8003d1a:	f002 fb07 	bl	800632c <HAL_Delay>
	htim3.Instance->PSC = 1500;
 8003d1e:	4b68      	ldr	r3, [pc, #416]	@ (8003ec0 <main+0x930>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8003d26:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8003d28:	2064      	movs	r0, #100	@ 0x64
 8003d2a:	f002 faff 	bl	800632c <HAL_Delay>
	htim3.Instance->PSC = 1000;
 8003d2e:	4b64      	ldr	r3, [pc, #400]	@ (8003ec0 <main+0x930>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003d36:	629a      	str	r2, [r3, #40]	@ 0x28
	HAL_Delay(100);
 8003d38:	2064      	movs	r0, #100	@ 0x64
 8003d3a:	f002 faf7 	bl	800632c <HAL_Delay>

	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8003d3e:	210c      	movs	r1, #12
 8003d40:	485f      	ldr	r0, [pc, #380]	@ (8003ec0 <main+0x930>)
 8003d42:	f005 fcab 	bl	800969c <HAL_TIM_PWM_Stop>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		TIM5->CCR1 = 10500 + (iBus.LV - 1000) * 10.5f;
 8003d46:	4b5f      	ldr	r3, [pc, #380]	@ (8003ec4 <main+0x934>)
 8003d48:	88db      	ldrh	r3, [r3, #6]
 8003d4a:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8003d4e:	ee07 3a90 	vmov	s15, r3
 8003d52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d56:	eeb2 7a05 	vmov.f32	s14, #37	@ 0x41280000  10.5
 8003d5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d5e:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8003ec8 <main+0x938>
 8003d62:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003d66:	4b59      	ldr	r3, [pc, #356]	@ (8003ecc <main+0x93c>)
 8003d68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d6c:	ee17 2a90 	vmov	r2, s15
 8003d70:	635a      	str	r2, [r3, #52]	@ 0x34
		TIM5->CCR2 = 10500 + (iBus.LV - 1000) * 10.5f;
 8003d72:	4b54      	ldr	r3, [pc, #336]	@ (8003ec4 <main+0x934>)
 8003d74:	88db      	ldrh	r3, [r3, #6]
 8003d76:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8003d7a:	ee07 3a90 	vmov	s15, r3
 8003d7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d82:	eeb2 7a05 	vmov.f32	s14, #37	@ 0x41280000  10.5
 8003d86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d8a:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8003ec8 <main+0x938>
 8003d8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003d92:	4b4e      	ldr	r3, [pc, #312]	@ (8003ecc <main+0x93c>)
 8003d94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d98:	ee17 2a90 	vmov	r2, s15
 8003d9c:	639a      	str	r2, [r3, #56]	@ 0x38
		TIM5->CCR3 = 10500 + (iBus.LV - 1000) * 10.5f;
 8003d9e:	4b49      	ldr	r3, [pc, #292]	@ (8003ec4 <main+0x934>)
 8003da0:	88db      	ldrh	r3, [r3, #6]
 8003da2:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8003da6:	ee07 3a90 	vmov	s15, r3
 8003daa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dae:	eeb2 7a05 	vmov.f32	s14, #37	@ 0x41280000  10.5
 8003db2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003db6:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8003ec8 <main+0x938>
 8003dba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003dbe:	4b43      	ldr	r3, [pc, #268]	@ (8003ecc <main+0x93c>)
 8003dc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003dc4:	ee17 2a90 	vmov	r2, s15
 8003dc8:	63da      	str	r2, [r3, #60]	@ 0x3c
		TIM5->CCR4 = 10500 + (iBus.LV - 1000) * 10.5f;
 8003dca:	4b3e      	ldr	r3, [pc, #248]	@ (8003ec4 <main+0x934>)
 8003dcc:	88db      	ldrh	r3, [r3, #6]
 8003dce:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8003dd2:	ee07 3a90 	vmov	s15, r3
 8003dd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dda:	eeb2 7a05 	vmov.f32	s14, #37	@ 0x41280000  10.5
 8003dde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003de2:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8003ec8 <main+0x938>
 8003de6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003dea:	4b38      	ldr	r3, [pc, #224]	@ (8003ecc <main+0x93c>)
 8003dec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003df0:	ee17 2a90 	vmov	r2, s15
 8003df4:	641a      	str	r2, [r3, #64]	@ 0x40

		if (telemetry_rx_cplt_flag == 1) {
 8003df6:	4b36      	ldr	r3, [pc, #216]	@ (8003ed0 <main+0x940>)
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	f040 83a8 	bne.w	8004550 <main+0xfc0>
			telemetry_rx_cplt_flag = 0;
 8003e00:	4b33      	ldr	r3, [pc, #204]	@ (8003ed0 <main+0x940>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	701a      	strb	r2, [r3, #0]
			if (iBus.SwA == 1000){
 8003e06:	4b2f      	ldr	r3, [pc, #188]	@ (8003ec4 <main+0x934>)
 8003e08:	891b      	ldrh	r3, [r3, #8]
 8003e0a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e0e:	f040 839f 	bne.w	8004550 <main+0xfc0>
				unsigned char chksum = 0xff;
 8003e12:	23ff      	movs	r3, #255	@ 0xff
 8003e14:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				for (int i = 0; i < 19; i++)
 8003e18:	2300      	movs	r3, #0
 8003e1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e1c:	e00b      	b.n	8003e36 <main+0x8a6>
					chksum = chksum - telemetry_rx_buf[i];
 8003e1e:	4a2d      	ldr	r2, [pc, #180]	@ (8003ed4 <main+0x944>)
 8003e20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e22:	4413      	add	r3, r2
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				for (int i = 0; i < 19; i++)
 8003e30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e32:	3301      	adds	r3, #1
 8003e34:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e38:	2b12      	cmp	r3, #18
 8003e3a:	ddf0      	ble.n	8003e1e <main+0x88e>
				if (chksum == telemetry_rx_buf[19]) {
 8003e3c:	4b25      	ldr	r3, [pc, #148]	@ (8003ed4 <main+0x944>)
 8003e3e:	7cdb      	ldrb	r3, [r3, #19]
 8003e40:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8003e44:	429a      	cmp	r2, r3
 8003e46:	f040 8383 	bne.w	8004550 <main+0xfc0>
					HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003e4a:	210c      	movs	r1, #12
 8003e4c:	481c      	ldr	r0, [pc, #112]	@ (8003ec0 <main+0x930>)
 8003e4e:	f005 fb5d 	bl	800950c <HAL_TIM_PWM_Start>

					htim3.Instance->PSC = 1000;
 8003e52:	4b1b      	ldr	r3, [pc, #108]	@ (8003ec0 <main+0x930>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003e5a:	629a      	str	r2, [r3, #40]	@ 0x28
					HAL_Delay(10);
 8003e5c:	200a      	movs	r0, #10
 8003e5e:	f002 fa65 	bl	800632c <HAL_Delay>

					HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8003e62:	210c      	movs	r1, #12
 8003e64:	4816      	ldr	r0, [pc, #88]	@ (8003ec0 <main+0x930>)
 8003e66:	f005 fc19 	bl	800969c <HAL_TIM_PWM_Stop>

					switch (telemetry_rx_buf[2]) {
 8003e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ed4 <main+0x944>)
 8003e6c:	789b      	ldrb	r3, [r3, #2]
 8003e6e:	2b10      	cmp	r3, #16
 8003e70:	f200 836e 	bhi.w	8004550 <main+0xfc0>
 8003e74:	a201      	add	r2, pc, #4	@ (adr r2, 8003e7c <main+0x8ec>)
 8003e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e7a:	bf00      	nop
 8003e7c:	08003ed9 	.word	0x08003ed9
 8003e80:	08003f5d 	.word	0x08003f5d
 8003e84:	08003fe1 	.word	0x08003fe1
 8003e88:	08004065 	.word	0x08004065
 8003e8c:	080040e9 	.word	0x080040e9
 8003e90:	080041c1 	.word	0x080041c1
 8003e94:	08004551 	.word	0x08004551
 8003e98:	08004551 	.word	0x08004551
 8003e9c:	08004551 	.word	0x08004551
 8003ea0:	08004551 	.word	0x08004551
 8003ea4:	08004551 	.word	0x08004551
 8003ea8:	08004551 	.word	0x08004551
 8003eac:	08004551 	.word	0x08004551
 8003eb0:	08004551 	.word	0x08004551
 8003eb4:	08004551 	.word	0x08004551
 8003eb8:	08004551 	.word	0x08004551
 8003ebc:	08004245 	.word	0x08004245
 8003ec0:	20000540 	.word	0x20000540
 8003ec4:	200002c0 	.word	0x200002c0
 8003ec8:	46241000 	.word	0x46241000
 8003ecc:	40000c00 	.word	0x40000c00
 8003ed0:	20000534 	.word	0x20000534
 8003ed4:	2000050c 	.word	0x2000050c
					case 0:
						roll_in_kp = *(float*) &telemetry_rx_buf[3];
 8003ed8:	4ba4      	ldr	r3, [pc, #656]	@ (800416c <main+0xbdc>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4aa4      	ldr	r2, [pc, #656]	@ (8004170 <main+0xbe0>)
 8003ede:	6013      	str	r3, [r2, #0]
						roll_in_ki = *(float*) &telemetry_rx_buf[7];
 8003ee0:	4ba4      	ldr	r3, [pc, #656]	@ (8004174 <main+0xbe4>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4aa4      	ldr	r2, [pc, #656]	@ (8004178 <main+0xbe8>)
 8003ee6:	6013      	str	r3, [r2, #0]
						roll_in_kd = *(float*) &telemetry_rx_buf[11];
 8003ee8:	4ba4      	ldr	r3, [pc, #656]	@ (800417c <main+0xbec>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4aa4      	ldr	r2, [pc, #656]	@ (8004180 <main+0xbf0>)
 8003eee:	6013      	str	r3, [r2, #0]
						EP_PIDGain_Write(telemetry_rx_buf[2], roll_in_kp,
 8003ef0:	4ba4      	ldr	r3, [pc, #656]	@ (8004184 <main+0xbf4>)
 8003ef2:	789b      	ldrb	r3, [r3, #2]
 8003ef4:	4a9e      	ldr	r2, [pc, #632]	@ (8004170 <main+0xbe0>)
 8003ef6:	edd2 7a00 	vldr	s15, [r2]
 8003efa:	4a9f      	ldr	r2, [pc, #636]	@ (8004178 <main+0xbe8>)
 8003efc:	ed92 7a00 	vldr	s14, [r2]
 8003f00:	4a9f      	ldr	r2, [pc, #636]	@ (8004180 <main+0xbf0>)
 8003f02:	edd2 6a00 	vldr	s13, [r2]
 8003f06:	eeb0 1a66 	vmov.f32	s2, s13
 8003f0a:	eef0 0a47 	vmov.f32	s1, s14
 8003f0e:	eeb0 0a67 	vmov.f32	s0, s15
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7fd f822 	bl	8000f5c <EP_PIDGain_Write>
								roll_in_ki, roll_in_kd);
						EP_PIDGain_Read(telemetry_rx_buf[2], &roll_in_kp,
 8003f18:	4b9a      	ldr	r3, [pc, #616]	@ (8004184 <main+0xbf4>)
 8003f1a:	7898      	ldrb	r0, [r3, #2]
 8003f1c:	4b98      	ldr	r3, [pc, #608]	@ (8004180 <main+0xbf0>)
 8003f1e:	4a96      	ldr	r2, [pc, #600]	@ (8004178 <main+0xbe8>)
 8003f20:	4993      	ldr	r1, [pc, #588]	@ (8004170 <main+0xbe0>)
 8003f22:	f7fd f8b1 	bl	8001088 <EP_PIDGain_Read>
								&roll_in_ki, &roll_in_kd);
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0],
 8003f26:	4b97      	ldr	r3, [pc, #604]	@ (8004184 <main+0xbf4>)
 8003f28:	789b      	ldrb	r3, [r3, #2]
 8003f2a:	4a91      	ldr	r2, [pc, #580]	@ (8004170 <main+0xbe0>)
 8003f2c:	edd2 7a00 	vldr	s15, [r2]
 8003f30:	4a91      	ldr	r2, [pc, #580]	@ (8004178 <main+0xbe8>)
 8003f32:	ed92 7a00 	vldr	s14, [r2]
 8003f36:	4a92      	ldr	r2, [pc, #584]	@ (8004180 <main+0xbf0>)
 8003f38:	edd2 6a00 	vldr	s13, [r2]
 8003f3c:	eeb0 1a66 	vmov.f32	s2, s13
 8003f40:	eef0 0a47 	vmov.f32	s1, s14
 8003f44:	eeb0 0a67 	vmov.f32	s0, s15
 8003f48:	4619      	mov	r1, r3
 8003f4a:	488f      	ldr	r0, [pc, #572]	@ (8004188 <main+0xbf8>)
 8003f4c:	f001 fa60 	bl	8005410 <Encode_Msg_PID_Gain>
								telemetry_rx_buf[2], roll_in_kp, roll_in_ki,
								roll_in_kd);
						HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8003f50:	2214      	movs	r2, #20
 8003f52:	498d      	ldr	r1, [pc, #564]	@ (8004188 <main+0xbf8>)
 8003f54:	488d      	ldr	r0, [pc, #564]	@ (800418c <main+0xbfc>)
 8003f56:	f006 fb44 	bl	800a5e2 <HAL_UART_Transmit_IT>
						break;
 8003f5a:	e2f9      	b.n	8004550 <main+0xfc0>

					case 1:
						roll_out_kp = *(float*) &telemetry_rx_buf[3];
 8003f5c:	4b83      	ldr	r3, [pc, #524]	@ (800416c <main+0xbdc>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a8b      	ldr	r2, [pc, #556]	@ (8004190 <main+0xc00>)
 8003f62:	6013      	str	r3, [r2, #0]
						roll_out_ki = *(float*) &telemetry_rx_buf[7];
 8003f64:	4b83      	ldr	r3, [pc, #524]	@ (8004174 <main+0xbe4>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a8a      	ldr	r2, [pc, #552]	@ (8004194 <main+0xc04>)
 8003f6a:	6013      	str	r3, [r2, #0]
						roll_out_kd = *(float*) &telemetry_rx_buf[11];
 8003f6c:	4b83      	ldr	r3, [pc, #524]	@ (800417c <main+0xbec>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a89      	ldr	r2, [pc, #548]	@ (8004198 <main+0xc08>)
 8003f72:	6013      	str	r3, [r2, #0]
						EP_PIDGain_Write(telemetry_rx_buf[2], roll_out_kp,
 8003f74:	4b83      	ldr	r3, [pc, #524]	@ (8004184 <main+0xbf4>)
 8003f76:	789b      	ldrb	r3, [r3, #2]
 8003f78:	4a85      	ldr	r2, [pc, #532]	@ (8004190 <main+0xc00>)
 8003f7a:	edd2 7a00 	vldr	s15, [r2]
 8003f7e:	4a85      	ldr	r2, [pc, #532]	@ (8004194 <main+0xc04>)
 8003f80:	ed92 7a00 	vldr	s14, [r2]
 8003f84:	4a84      	ldr	r2, [pc, #528]	@ (8004198 <main+0xc08>)
 8003f86:	edd2 6a00 	vldr	s13, [r2]
 8003f8a:	eeb0 1a66 	vmov.f32	s2, s13
 8003f8e:	eef0 0a47 	vmov.f32	s1, s14
 8003f92:	eeb0 0a67 	vmov.f32	s0, s15
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fc ffe0 	bl	8000f5c <EP_PIDGain_Write>
								roll_out_ki, roll_out_kd);
						EP_PIDGain_Read(telemetry_rx_buf[2], &roll_out_kp,
 8003f9c:	4b79      	ldr	r3, [pc, #484]	@ (8004184 <main+0xbf4>)
 8003f9e:	7898      	ldrb	r0, [r3, #2]
 8003fa0:	4b7d      	ldr	r3, [pc, #500]	@ (8004198 <main+0xc08>)
 8003fa2:	4a7c      	ldr	r2, [pc, #496]	@ (8004194 <main+0xc04>)
 8003fa4:	497a      	ldr	r1, [pc, #488]	@ (8004190 <main+0xc00>)
 8003fa6:	f7fd f86f 	bl	8001088 <EP_PIDGain_Read>
								&roll_out_ki, &roll_out_kd);
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0],
 8003faa:	4b76      	ldr	r3, [pc, #472]	@ (8004184 <main+0xbf4>)
 8003fac:	789b      	ldrb	r3, [r3, #2]
 8003fae:	4a78      	ldr	r2, [pc, #480]	@ (8004190 <main+0xc00>)
 8003fb0:	edd2 7a00 	vldr	s15, [r2]
 8003fb4:	4a77      	ldr	r2, [pc, #476]	@ (8004194 <main+0xc04>)
 8003fb6:	ed92 7a00 	vldr	s14, [r2]
 8003fba:	4a77      	ldr	r2, [pc, #476]	@ (8004198 <main+0xc08>)
 8003fbc:	edd2 6a00 	vldr	s13, [r2]
 8003fc0:	eeb0 1a66 	vmov.f32	s2, s13
 8003fc4:	eef0 0a47 	vmov.f32	s1, s14
 8003fc8:	eeb0 0a67 	vmov.f32	s0, s15
 8003fcc:	4619      	mov	r1, r3
 8003fce:	486e      	ldr	r0, [pc, #440]	@ (8004188 <main+0xbf8>)
 8003fd0:	f001 fa1e 	bl	8005410 <Encode_Msg_PID_Gain>
								telemetry_rx_buf[2], roll_out_kp, roll_out_ki,
								roll_out_kd);
						HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8003fd4:	2214      	movs	r2, #20
 8003fd6:	496c      	ldr	r1, [pc, #432]	@ (8004188 <main+0xbf8>)
 8003fd8:	486c      	ldr	r0, [pc, #432]	@ (800418c <main+0xbfc>)
 8003fda:	f006 fb02 	bl	800a5e2 <HAL_UART_Transmit_IT>
						break;
 8003fde:	e2b7      	b.n	8004550 <main+0xfc0>

					case 2:
						pitch_in_kp = *(float*) &telemetry_rx_buf[3];
 8003fe0:	4b62      	ldr	r3, [pc, #392]	@ (800416c <main+0xbdc>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a6d      	ldr	r2, [pc, #436]	@ (800419c <main+0xc0c>)
 8003fe6:	6013      	str	r3, [r2, #0]
						pitch_in_ki = *(float*) &telemetry_rx_buf[7];
 8003fe8:	4b62      	ldr	r3, [pc, #392]	@ (8004174 <main+0xbe4>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a6c      	ldr	r2, [pc, #432]	@ (80041a0 <main+0xc10>)
 8003fee:	6013      	str	r3, [r2, #0]
						pitch_in_kd = *(float*) &telemetry_rx_buf[11];
 8003ff0:	4b62      	ldr	r3, [pc, #392]	@ (800417c <main+0xbec>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a6b      	ldr	r2, [pc, #428]	@ (80041a4 <main+0xc14>)
 8003ff6:	6013      	str	r3, [r2, #0]
						EP_PIDGain_Write(telemetry_rx_buf[2], pitch_in_kp,
 8003ff8:	4b62      	ldr	r3, [pc, #392]	@ (8004184 <main+0xbf4>)
 8003ffa:	789b      	ldrb	r3, [r3, #2]
 8003ffc:	4a67      	ldr	r2, [pc, #412]	@ (800419c <main+0xc0c>)
 8003ffe:	edd2 7a00 	vldr	s15, [r2]
 8004002:	4a67      	ldr	r2, [pc, #412]	@ (80041a0 <main+0xc10>)
 8004004:	ed92 7a00 	vldr	s14, [r2]
 8004008:	4a66      	ldr	r2, [pc, #408]	@ (80041a4 <main+0xc14>)
 800400a:	edd2 6a00 	vldr	s13, [r2]
 800400e:	eeb0 1a66 	vmov.f32	s2, s13
 8004012:	eef0 0a47 	vmov.f32	s1, s14
 8004016:	eeb0 0a67 	vmov.f32	s0, s15
 800401a:	4618      	mov	r0, r3
 800401c:	f7fc ff9e 	bl	8000f5c <EP_PIDGain_Write>
								pitch_in_ki, pitch_in_kd);
						EP_PIDGain_Read(telemetry_rx_buf[2], &pitch_in_kp,
 8004020:	4b58      	ldr	r3, [pc, #352]	@ (8004184 <main+0xbf4>)
 8004022:	7898      	ldrb	r0, [r3, #2]
 8004024:	4b5f      	ldr	r3, [pc, #380]	@ (80041a4 <main+0xc14>)
 8004026:	4a5e      	ldr	r2, [pc, #376]	@ (80041a0 <main+0xc10>)
 8004028:	495c      	ldr	r1, [pc, #368]	@ (800419c <main+0xc0c>)
 800402a:	f7fd f82d 	bl	8001088 <EP_PIDGain_Read>
								&pitch_in_ki, &pitch_in_kd);
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0],
 800402e:	4b55      	ldr	r3, [pc, #340]	@ (8004184 <main+0xbf4>)
 8004030:	789b      	ldrb	r3, [r3, #2]
 8004032:	4a5a      	ldr	r2, [pc, #360]	@ (800419c <main+0xc0c>)
 8004034:	edd2 7a00 	vldr	s15, [r2]
 8004038:	4a59      	ldr	r2, [pc, #356]	@ (80041a0 <main+0xc10>)
 800403a:	ed92 7a00 	vldr	s14, [r2]
 800403e:	4a59      	ldr	r2, [pc, #356]	@ (80041a4 <main+0xc14>)
 8004040:	edd2 6a00 	vldr	s13, [r2]
 8004044:	eeb0 1a66 	vmov.f32	s2, s13
 8004048:	eef0 0a47 	vmov.f32	s1, s14
 800404c:	eeb0 0a67 	vmov.f32	s0, s15
 8004050:	4619      	mov	r1, r3
 8004052:	484d      	ldr	r0, [pc, #308]	@ (8004188 <main+0xbf8>)
 8004054:	f001 f9dc 	bl	8005410 <Encode_Msg_PID_Gain>
								telemetry_rx_buf[2], pitch_in_kp, pitch_in_ki,
								pitch_in_kd);
						HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004058:	2214      	movs	r2, #20
 800405a:	494b      	ldr	r1, [pc, #300]	@ (8004188 <main+0xbf8>)
 800405c:	484b      	ldr	r0, [pc, #300]	@ (800418c <main+0xbfc>)
 800405e:	f006 fac0 	bl	800a5e2 <HAL_UART_Transmit_IT>
						break;
 8004062:	e275      	b.n	8004550 <main+0xfc0>

					case 3:
						pitch_out_kp = *(float*) &telemetry_rx_buf[3];
 8004064:	4b41      	ldr	r3, [pc, #260]	@ (800416c <main+0xbdc>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a4f      	ldr	r2, [pc, #316]	@ (80041a8 <main+0xc18>)
 800406a:	6013      	str	r3, [r2, #0]
						pitch_out_ki = *(float*) &telemetry_rx_buf[7];
 800406c:	4b41      	ldr	r3, [pc, #260]	@ (8004174 <main+0xbe4>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a4e      	ldr	r2, [pc, #312]	@ (80041ac <main+0xc1c>)
 8004072:	6013      	str	r3, [r2, #0]
						pitch_out_kd = *(float*) &telemetry_rx_buf[11];
 8004074:	4b41      	ldr	r3, [pc, #260]	@ (800417c <main+0xbec>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a4d      	ldr	r2, [pc, #308]	@ (80041b0 <main+0xc20>)
 800407a:	6013      	str	r3, [r2, #0]
						EP_PIDGain_Write(telemetry_rx_buf[2], pitch_out_kp,
 800407c:	4b41      	ldr	r3, [pc, #260]	@ (8004184 <main+0xbf4>)
 800407e:	789b      	ldrb	r3, [r3, #2]
 8004080:	4a49      	ldr	r2, [pc, #292]	@ (80041a8 <main+0xc18>)
 8004082:	edd2 7a00 	vldr	s15, [r2]
 8004086:	4a49      	ldr	r2, [pc, #292]	@ (80041ac <main+0xc1c>)
 8004088:	ed92 7a00 	vldr	s14, [r2]
 800408c:	4a48      	ldr	r2, [pc, #288]	@ (80041b0 <main+0xc20>)
 800408e:	edd2 6a00 	vldr	s13, [r2]
 8004092:	eeb0 1a66 	vmov.f32	s2, s13
 8004096:	eef0 0a47 	vmov.f32	s1, s14
 800409a:	eeb0 0a67 	vmov.f32	s0, s15
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fc ff5c 	bl	8000f5c <EP_PIDGain_Write>
								pitch_out_ki, pitch_out_kd);
						EP_PIDGain_Read(telemetry_rx_buf[2], &pitch_out_kp,
 80040a4:	4b37      	ldr	r3, [pc, #220]	@ (8004184 <main+0xbf4>)
 80040a6:	7898      	ldrb	r0, [r3, #2]
 80040a8:	4b41      	ldr	r3, [pc, #260]	@ (80041b0 <main+0xc20>)
 80040aa:	4a40      	ldr	r2, [pc, #256]	@ (80041ac <main+0xc1c>)
 80040ac:	493e      	ldr	r1, [pc, #248]	@ (80041a8 <main+0xc18>)
 80040ae:	f7fc ffeb 	bl	8001088 <EP_PIDGain_Read>
								&pitch_out_ki, &pitch_out_kd);
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0],
 80040b2:	4b34      	ldr	r3, [pc, #208]	@ (8004184 <main+0xbf4>)
 80040b4:	789b      	ldrb	r3, [r3, #2]
 80040b6:	4a3c      	ldr	r2, [pc, #240]	@ (80041a8 <main+0xc18>)
 80040b8:	edd2 7a00 	vldr	s15, [r2]
 80040bc:	4a3b      	ldr	r2, [pc, #236]	@ (80041ac <main+0xc1c>)
 80040be:	ed92 7a00 	vldr	s14, [r2]
 80040c2:	4a3b      	ldr	r2, [pc, #236]	@ (80041b0 <main+0xc20>)
 80040c4:	edd2 6a00 	vldr	s13, [r2]
 80040c8:	eeb0 1a66 	vmov.f32	s2, s13
 80040cc:	eef0 0a47 	vmov.f32	s1, s14
 80040d0:	eeb0 0a67 	vmov.f32	s0, s15
 80040d4:	4619      	mov	r1, r3
 80040d6:	482c      	ldr	r0, [pc, #176]	@ (8004188 <main+0xbf8>)
 80040d8:	f001 f99a 	bl	8005410 <Encode_Msg_PID_Gain>
								telemetry_rx_buf[2], pitch_out_kp, pitch_out_ki,
								pitch_out_kd);
						HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 80040dc:	2214      	movs	r2, #20
 80040de:	492a      	ldr	r1, [pc, #168]	@ (8004188 <main+0xbf8>)
 80040e0:	482a      	ldr	r0, [pc, #168]	@ (800418c <main+0xbfc>)
 80040e2:	f006 fa7e 	bl	800a5e2 <HAL_UART_Transmit_IT>
						break;
 80040e6:	e233      	b.n	8004550 <main+0xfc0>

					case 4:
						yaw_heading_kp = *(float*) &telemetry_rx_buf[3];
 80040e8:	4b20      	ldr	r3, [pc, #128]	@ (800416c <main+0xbdc>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a31      	ldr	r2, [pc, #196]	@ (80041b4 <main+0xc24>)
 80040ee:	6013      	str	r3, [r2, #0]
						yaw_heading_ki = *(float*) &telemetry_rx_buf[7];
 80040f0:	4b20      	ldr	r3, [pc, #128]	@ (8004174 <main+0xbe4>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a30      	ldr	r2, [pc, #192]	@ (80041b8 <main+0xc28>)
 80040f6:	6013      	str	r3, [r2, #0]
						yaw_heading_kd = *(float*) &telemetry_rx_buf[11];
 80040f8:	4b20      	ldr	r3, [pc, #128]	@ (800417c <main+0xbec>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a2f      	ldr	r2, [pc, #188]	@ (80041bc <main+0xc2c>)
 80040fe:	6013      	str	r3, [r2, #0]
						EP_PIDGain_Write(telemetry_rx_buf[2], yaw_heading_kp,
 8004100:	4b20      	ldr	r3, [pc, #128]	@ (8004184 <main+0xbf4>)
 8004102:	789b      	ldrb	r3, [r3, #2]
 8004104:	4a2b      	ldr	r2, [pc, #172]	@ (80041b4 <main+0xc24>)
 8004106:	edd2 7a00 	vldr	s15, [r2]
 800410a:	4a2b      	ldr	r2, [pc, #172]	@ (80041b8 <main+0xc28>)
 800410c:	ed92 7a00 	vldr	s14, [r2]
 8004110:	4a2a      	ldr	r2, [pc, #168]	@ (80041bc <main+0xc2c>)
 8004112:	edd2 6a00 	vldr	s13, [r2]
 8004116:	eeb0 1a66 	vmov.f32	s2, s13
 800411a:	eef0 0a47 	vmov.f32	s1, s14
 800411e:	eeb0 0a67 	vmov.f32	s0, s15
 8004122:	4618      	mov	r0, r3
 8004124:	f7fc ff1a 	bl	8000f5c <EP_PIDGain_Write>
								yaw_heading_ki, yaw_heading_kd);
						EP_PIDGain_Read(telemetry_rx_buf[2], &yaw_heading_kp,
 8004128:	4b16      	ldr	r3, [pc, #88]	@ (8004184 <main+0xbf4>)
 800412a:	7898      	ldrb	r0, [r3, #2]
 800412c:	4b23      	ldr	r3, [pc, #140]	@ (80041bc <main+0xc2c>)
 800412e:	4a22      	ldr	r2, [pc, #136]	@ (80041b8 <main+0xc28>)
 8004130:	4920      	ldr	r1, [pc, #128]	@ (80041b4 <main+0xc24>)
 8004132:	f7fc ffa9 	bl	8001088 <EP_PIDGain_Read>
								&yaw_heading_ki, &yaw_heading_kd);
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0],
 8004136:	4b13      	ldr	r3, [pc, #76]	@ (8004184 <main+0xbf4>)
 8004138:	789b      	ldrb	r3, [r3, #2]
 800413a:	4a1e      	ldr	r2, [pc, #120]	@ (80041b4 <main+0xc24>)
 800413c:	edd2 7a00 	vldr	s15, [r2]
 8004140:	4a1d      	ldr	r2, [pc, #116]	@ (80041b8 <main+0xc28>)
 8004142:	ed92 7a00 	vldr	s14, [r2]
 8004146:	4a1d      	ldr	r2, [pc, #116]	@ (80041bc <main+0xc2c>)
 8004148:	edd2 6a00 	vldr	s13, [r2]
 800414c:	eeb0 1a66 	vmov.f32	s2, s13
 8004150:	eef0 0a47 	vmov.f32	s1, s14
 8004154:	eeb0 0a67 	vmov.f32	s0, s15
 8004158:	4619      	mov	r1, r3
 800415a:	480b      	ldr	r0, [pc, #44]	@ (8004188 <main+0xbf8>)
 800415c:	f001 f958 	bl	8005410 <Encode_Msg_PID_Gain>
								telemetry_rx_buf[2], yaw_heading_kp,
								yaw_heading_ki, yaw_heading_kd);
						HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004160:	2214      	movs	r2, #20
 8004162:	4909      	ldr	r1, [pc, #36]	@ (8004188 <main+0xbf8>)
 8004164:	4809      	ldr	r0, [pc, #36]	@ (800418c <main+0xbfc>)
 8004166:	f006 fa3c 	bl	800a5e2 <HAL_UART_Transmit_IT>
						break;
 800416a:	e1f1      	b.n	8004550 <main+0xfc0>
 800416c:	2000050f 	.word	0x2000050f
 8004170:	2000049c 	.word	0x2000049c
 8004174:	20000513 	.word	0x20000513
 8004178:	200004a0 	.word	0x200004a0
 800417c:	20000517 	.word	0x20000517
 8004180:	200004a4 	.word	0x200004a4
 8004184:	2000050c 	.word	0x2000050c
 8004188:	200004e4 	.word	0x200004e4
 800418c:	200006a8 	.word	0x200006a8
 8004190:	200004a8 	.word	0x200004a8
 8004194:	200004ac 	.word	0x200004ac
 8004198:	200004b0 	.word	0x200004b0
 800419c:	200004b4 	.word	0x200004b4
 80041a0:	200004b8 	.word	0x200004b8
 80041a4:	200004bc 	.word	0x200004bc
 80041a8:	200004c0 	.word	0x200004c0
 80041ac:	200004c4 	.word	0x200004c4
 80041b0:	200004c8 	.word	0x200004c8
 80041b4:	200004cc 	.word	0x200004cc
 80041b8:	200004d0 	.word	0x200004d0
 80041bc:	200004d4 	.word	0x200004d4

					case 5:
						yaw_rate_kp = *(float*) &telemetry_rx_buf[3];
 80041c0:	4b7f      	ldr	r3, [pc, #508]	@ (80043c0 <main+0xe30>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a7f      	ldr	r2, [pc, #508]	@ (80043c4 <main+0xe34>)
 80041c6:	6013      	str	r3, [r2, #0]
						yaw_rate_ki = *(float*) &telemetry_rx_buf[7];
 80041c8:	4b7f      	ldr	r3, [pc, #508]	@ (80043c8 <main+0xe38>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a7f      	ldr	r2, [pc, #508]	@ (80043cc <main+0xe3c>)
 80041ce:	6013      	str	r3, [r2, #0]
						yaw_rate_kd = *(float*) &telemetry_rx_buf[11];
 80041d0:	4b7f      	ldr	r3, [pc, #508]	@ (80043d0 <main+0xe40>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a7f      	ldr	r2, [pc, #508]	@ (80043d4 <main+0xe44>)
 80041d6:	6013      	str	r3, [r2, #0]
						EP_PIDGain_Write(telemetry_rx_buf[2], yaw_rate_kp,
 80041d8:	4b7f      	ldr	r3, [pc, #508]	@ (80043d8 <main+0xe48>)
 80041da:	789b      	ldrb	r3, [r3, #2]
 80041dc:	4a79      	ldr	r2, [pc, #484]	@ (80043c4 <main+0xe34>)
 80041de:	edd2 7a00 	vldr	s15, [r2]
 80041e2:	4a7a      	ldr	r2, [pc, #488]	@ (80043cc <main+0xe3c>)
 80041e4:	ed92 7a00 	vldr	s14, [r2]
 80041e8:	4a7a      	ldr	r2, [pc, #488]	@ (80043d4 <main+0xe44>)
 80041ea:	edd2 6a00 	vldr	s13, [r2]
 80041ee:	eeb0 1a66 	vmov.f32	s2, s13
 80041f2:	eef0 0a47 	vmov.f32	s1, s14
 80041f6:	eeb0 0a67 	vmov.f32	s0, s15
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7fc feae 	bl	8000f5c <EP_PIDGain_Write>
								yaw_rate_ki, yaw_rate_kd);
						EP_PIDGain_Read(telemetry_rx_buf[2], &yaw_rate_kp,
 8004200:	4b75      	ldr	r3, [pc, #468]	@ (80043d8 <main+0xe48>)
 8004202:	7898      	ldrb	r0, [r3, #2]
 8004204:	4b73      	ldr	r3, [pc, #460]	@ (80043d4 <main+0xe44>)
 8004206:	4a71      	ldr	r2, [pc, #452]	@ (80043cc <main+0xe3c>)
 8004208:	496e      	ldr	r1, [pc, #440]	@ (80043c4 <main+0xe34>)
 800420a:	f7fc ff3d 	bl	8001088 <EP_PIDGain_Read>
								&yaw_rate_ki, &yaw_rate_kd);
						Encode_Msg_PID_Gain(&telemetry_tx_buf[0],
 800420e:	4b72      	ldr	r3, [pc, #456]	@ (80043d8 <main+0xe48>)
 8004210:	789b      	ldrb	r3, [r3, #2]
 8004212:	4a6c      	ldr	r2, [pc, #432]	@ (80043c4 <main+0xe34>)
 8004214:	edd2 7a00 	vldr	s15, [r2]
 8004218:	4a6c      	ldr	r2, [pc, #432]	@ (80043cc <main+0xe3c>)
 800421a:	ed92 7a00 	vldr	s14, [r2]
 800421e:	4a6d      	ldr	r2, [pc, #436]	@ (80043d4 <main+0xe44>)
 8004220:	edd2 6a00 	vldr	s13, [r2]
 8004224:	eeb0 1a66 	vmov.f32	s2, s13
 8004228:	eef0 0a47 	vmov.f32	s1, s14
 800422c:	eeb0 0a67 	vmov.f32	s0, s15
 8004230:	4619      	mov	r1, r3
 8004232:	486a      	ldr	r0, [pc, #424]	@ (80043dc <main+0xe4c>)
 8004234:	f001 f8ec 	bl	8005410 <Encode_Msg_PID_Gain>
								telemetry_rx_buf[2], yaw_rate_kp, yaw_rate_ki,
								yaw_rate_kd);
						HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 8004238:	2214      	movs	r2, #20
 800423a:	4968      	ldr	r1, [pc, #416]	@ (80043dc <main+0xe4c>)
 800423c:	4868      	ldr	r0, [pc, #416]	@ (80043e0 <main+0xe50>)
 800423e:	f006 f9d0 	bl	800a5e2 <HAL_UART_Transmit_IT>
						break;
 8004242:	e185      	b.n	8004550 <main+0xfc0>
					case 0x10:
						switch (telemetry_rx_buf[3]) {
 8004244:	4b64      	ldr	r3, [pc, #400]	@ (80043d8 <main+0xe48>)
 8004246:	78db      	ldrb	r3, [r3, #3]
 8004248:	2b06      	cmp	r3, #6
 800424a:	f200 8180 	bhi.w	800454e <main+0xfbe>
 800424e:	a201      	add	r2, pc, #4	@ (adr r2, 8004254 <main+0xcc4>)
 8004250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004254:	08004271 	.word	0x08004271
 8004258:	080042a9 	.word	0x080042a9
 800425c:	080042e1 	.word	0x080042e1
 8004260:	08004319 	.word	0x08004319
 8004264:	08004351 	.word	0x08004351
 8004268:	08004389 	.word	0x08004389
 800426c:	08004421 	.word	0x08004421
						case 0:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0],
 8004270:	4b5a      	ldr	r3, [pc, #360]	@ (80043dc <main+0xe4c>)
 8004272:	78db      	ldrb	r3, [r3, #3]
 8004274:	4a5b      	ldr	r2, [pc, #364]	@ (80043e4 <main+0xe54>)
 8004276:	edd2 7a00 	vldr	s15, [r2]
 800427a:	4a5b      	ldr	r2, [pc, #364]	@ (80043e8 <main+0xe58>)
 800427c:	ed92 7a00 	vldr	s14, [r2]
 8004280:	4a5a      	ldr	r2, [pc, #360]	@ (80043ec <main+0xe5c>)
 8004282:	edd2 6a00 	vldr	s13, [r2]
 8004286:	eeb0 1a66 	vmov.f32	s2, s13
 800428a:	eef0 0a47 	vmov.f32	s1, s14
 800428e:	eeb0 0a67 	vmov.f32	s0, s15
 8004292:	4619      	mov	r1, r3
 8004294:	4851      	ldr	r0, [pc, #324]	@ (80043dc <main+0xe4c>)
 8004296:	f001 f8bb 	bl	8005410 <Encode_Msg_PID_Gain>
									telemetry_tx_buf[3], roll_in_kp, roll_in_ki,
									roll_in_kd);
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20,
 800429a:	230a      	movs	r3, #10
 800429c:	2214      	movs	r2, #20
 800429e:	494f      	ldr	r1, [pc, #316]	@ (80043dc <main+0xe4c>)
 80042a0:	484f      	ldr	r0, [pc, #316]	@ (80043e0 <main+0xe50>)
 80042a2:	f006 f913 	bl	800a4cc <HAL_UART_Transmit>
									10);
							break;
 80042a6:	e152      	b.n	800454e <main+0xfbe>

						case 1:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0],
 80042a8:	4b4c      	ldr	r3, [pc, #304]	@ (80043dc <main+0xe4c>)
 80042aa:	78db      	ldrb	r3, [r3, #3]
 80042ac:	4a50      	ldr	r2, [pc, #320]	@ (80043f0 <main+0xe60>)
 80042ae:	edd2 7a00 	vldr	s15, [r2]
 80042b2:	4a50      	ldr	r2, [pc, #320]	@ (80043f4 <main+0xe64>)
 80042b4:	ed92 7a00 	vldr	s14, [r2]
 80042b8:	4a4f      	ldr	r2, [pc, #316]	@ (80043f8 <main+0xe68>)
 80042ba:	edd2 6a00 	vldr	s13, [r2]
 80042be:	eeb0 1a66 	vmov.f32	s2, s13
 80042c2:	eef0 0a47 	vmov.f32	s1, s14
 80042c6:	eeb0 0a67 	vmov.f32	s0, s15
 80042ca:	4619      	mov	r1, r3
 80042cc:	4843      	ldr	r0, [pc, #268]	@ (80043dc <main+0xe4c>)
 80042ce:	f001 f89f 	bl	8005410 <Encode_Msg_PID_Gain>
									telemetry_tx_buf[3], roll_out_kp,
									roll_out_ki, roll_out_kd);
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20,
 80042d2:	230a      	movs	r3, #10
 80042d4:	2214      	movs	r2, #20
 80042d6:	4941      	ldr	r1, [pc, #260]	@ (80043dc <main+0xe4c>)
 80042d8:	4841      	ldr	r0, [pc, #260]	@ (80043e0 <main+0xe50>)
 80042da:	f006 f8f7 	bl	800a4cc <HAL_UART_Transmit>
									10);
							break;
 80042de:	e136      	b.n	800454e <main+0xfbe>

						case 2:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0],
 80042e0:	4b3e      	ldr	r3, [pc, #248]	@ (80043dc <main+0xe4c>)
 80042e2:	78db      	ldrb	r3, [r3, #3]
 80042e4:	4a45      	ldr	r2, [pc, #276]	@ (80043fc <main+0xe6c>)
 80042e6:	edd2 7a00 	vldr	s15, [r2]
 80042ea:	4a45      	ldr	r2, [pc, #276]	@ (8004400 <main+0xe70>)
 80042ec:	ed92 7a00 	vldr	s14, [r2]
 80042f0:	4a44      	ldr	r2, [pc, #272]	@ (8004404 <main+0xe74>)
 80042f2:	edd2 6a00 	vldr	s13, [r2]
 80042f6:	eeb0 1a66 	vmov.f32	s2, s13
 80042fa:	eef0 0a47 	vmov.f32	s1, s14
 80042fe:	eeb0 0a67 	vmov.f32	s0, s15
 8004302:	4619      	mov	r1, r3
 8004304:	4835      	ldr	r0, [pc, #212]	@ (80043dc <main+0xe4c>)
 8004306:	f001 f883 	bl	8005410 <Encode_Msg_PID_Gain>
									telemetry_tx_buf[3], pitch_in_kp,
									pitch_in_ki, pitch_in_kd);
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20,
 800430a:	230a      	movs	r3, #10
 800430c:	2214      	movs	r2, #20
 800430e:	4933      	ldr	r1, [pc, #204]	@ (80043dc <main+0xe4c>)
 8004310:	4833      	ldr	r0, [pc, #204]	@ (80043e0 <main+0xe50>)
 8004312:	f006 f8db 	bl	800a4cc <HAL_UART_Transmit>
									10);
							break;
 8004316:	e11a      	b.n	800454e <main+0xfbe>

						case 3:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0],
 8004318:	4b30      	ldr	r3, [pc, #192]	@ (80043dc <main+0xe4c>)
 800431a:	78db      	ldrb	r3, [r3, #3]
 800431c:	4a3a      	ldr	r2, [pc, #232]	@ (8004408 <main+0xe78>)
 800431e:	edd2 7a00 	vldr	s15, [r2]
 8004322:	4a3a      	ldr	r2, [pc, #232]	@ (800440c <main+0xe7c>)
 8004324:	ed92 7a00 	vldr	s14, [r2]
 8004328:	4a39      	ldr	r2, [pc, #228]	@ (8004410 <main+0xe80>)
 800432a:	edd2 6a00 	vldr	s13, [r2]
 800432e:	eeb0 1a66 	vmov.f32	s2, s13
 8004332:	eef0 0a47 	vmov.f32	s1, s14
 8004336:	eeb0 0a67 	vmov.f32	s0, s15
 800433a:	4619      	mov	r1, r3
 800433c:	4827      	ldr	r0, [pc, #156]	@ (80043dc <main+0xe4c>)
 800433e:	f001 f867 	bl	8005410 <Encode_Msg_PID_Gain>
									telemetry_tx_buf[3], pitch_out_kp,
									pitch_out_ki, pitch_out_kd);
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20,
 8004342:	230a      	movs	r3, #10
 8004344:	2214      	movs	r2, #20
 8004346:	4925      	ldr	r1, [pc, #148]	@ (80043dc <main+0xe4c>)
 8004348:	4825      	ldr	r0, [pc, #148]	@ (80043e0 <main+0xe50>)
 800434a:	f006 f8bf 	bl	800a4cc <HAL_UART_Transmit>
									10);
							break;
 800434e:	e0fe      	b.n	800454e <main+0xfbe>

						case 4:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0],
 8004350:	4b22      	ldr	r3, [pc, #136]	@ (80043dc <main+0xe4c>)
 8004352:	78db      	ldrb	r3, [r3, #3]
 8004354:	4a2f      	ldr	r2, [pc, #188]	@ (8004414 <main+0xe84>)
 8004356:	edd2 7a00 	vldr	s15, [r2]
 800435a:	4a2f      	ldr	r2, [pc, #188]	@ (8004418 <main+0xe88>)
 800435c:	ed92 7a00 	vldr	s14, [r2]
 8004360:	4a2e      	ldr	r2, [pc, #184]	@ (800441c <main+0xe8c>)
 8004362:	edd2 6a00 	vldr	s13, [r2]
 8004366:	eeb0 1a66 	vmov.f32	s2, s13
 800436a:	eef0 0a47 	vmov.f32	s1, s14
 800436e:	eeb0 0a67 	vmov.f32	s0, s15
 8004372:	4619      	mov	r1, r3
 8004374:	4819      	ldr	r0, [pc, #100]	@ (80043dc <main+0xe4c>)
 8004376:	f001 f84b 	bl	8005410 <Encode_Msg_PID_Gain>
									telemetry_tx_buf[3], yaw_heading_kp,
									yaw_heading_ki, yaw_heading_kd);
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20,
 800437a:	230a      	movs	r3, #10
 800437c:	2214      	movs	r2, #20
 800437e:	4917      	ldr	r1, [pc, #92]	@ (80043dc <main+0xe4c>)
 8004380:	4817      	ldr	r0, [pc, #92]	@ (80043e0 <main+0xe50>)
 8004382:	f006 f8a3 	bl	800a4cc <HAL_UART_Transmit>
									10);
							break;
 8004386:	e0e2      	b.n	800454e <main+0xfbe>

						case 5:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0],
 8004388:	4b14      	ldr	r3, [pc, #80]	@ (80043dc <main+0xe4c>)
 800438a:	78db      	ldrb	r3, [r3, #3]
 800438c:	4a0d      	ldr	r2, [pc, #52]	@ (80043c4 <main+0xe34>)
 800438e:	edd2 7a00 	vldr	s15, [r2]
 8004392:	4a0e      	ldr	r2, [pc, #56]	@ (80043cc <main+0xe3c>)
 8004394:	ed92 7a00 	vldr	s14, [r2]
 8004398:	4a0e      	ldr	r2, [pc, #56]	@ (80043d4 <main+0xe44>)
 800439a:	edd2 6a00 	vldr	s13, [r2]
 800439e:	eeb0 1a66 	vmov.f32	s2, s13
 80043a2:	eef0 0a47 	vmov.f32	s1, s14
 80043a6:	eeb0 0a67 	vmov.f32	s0, s15
 80043aa:	4619      	mov	r1, r3
 80043ac:	480b      	ldr	r0, [pc, #44]	@ (80043dc <main+0xe4c>)
 80043ae:	f001 f82f 	bl	8005410 <Encode_Msg_PID_Gain>
									telemetry_tx_buf[3], yaw_rate_kp,
									yaw_rate_ki, yaw_rate_kd);
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20,
 80043b2:	230a      	movs	r3, #10
 80043b4:	2214      	movs	r2, #20
 80043b6:	4909      	ldr	r1, [pc, #36]	@ (80043dc <main+0xe4c>)
 80043b8:	4809      	ldr	r0, [pc, #36]	@ (80043e0 <main+0xe50>)
 80043ba:	f006 f887 	bl	800a4cc <HAL_UART_Transmit>
									10);
							break;
 80043be:	e0c6      	b.n	800454e <main+0xfbe>
 80043c0:	2000050f 	.word	0x2000050f
 80043c4:	200004d8 	.word	0x200004d8
 80043c8:	20000513 	.word	0x20000513
 80043cc:	200004dc 	.word	0x200004dc
 80043d0:	20000517 	.word	0x20000517
 80043d4:	200004e0 	.word	0x200004e0
 80043d8:	2000050c 	.word	0x2000050c
 80043dc:	200004e4 	.word	0x200004e4
 80043e0:	200006a8 	.word	0x200006a8
 80043e4:	2000049c 	.word	0x2000049c
 80043e8:	200004a0 	.word	0x200004a0
 80043ec:	200004a4 	.word	0x200004a4
 80043f0:	200004a8 	.word	0x200004a8
 80043f4:	200004ac 	.word	0x200004ac
 80043f8:	200004b0 	.word	0x200004b0
 80043fc:	200004b4 	.word	0x200004b4
 8004400:	200004b8 	.word	0x200004b8
 8004404:	200004bc 	.word	0x200004bc
 8004408:	200004c0 	.word	0x200004c0
 800440c:	200004c4 	.word	0x200004c4
 8004410:	200004c8 	.word	0x200004c8
 8004414:	200004cc 	.word	0x200004cc
 8004418:	200004d0 	.word	0x200004d0
 800441c:	200004d4 	.word	0x200004d4
						case 6:
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 0,
 8004420:	4b72      	ldr	r3, [pc, #456]	@ (80045ec <main+0x105c>)
 8004422:	edd3 7a00 	vldr	s15, [r3]
 8004426:	4b72      	ldr	r3, [pc, #456]	@ (80045f0 <main+0x1060>)
 8004428:	ed93 7a00 	vldr	s14, [r3]
 800442c:	4b71      	ldr	r3, [pc, #452]	@ (80045f4 <main+0x1064>)
 800442e:	edd3 6a00 	vldr	s13, [r3]
 8004432:	eeb0 1a66 	vmov.f32	s2, s13
 8004436:	eef0 0a47 	vmov.f32	s1, s14
 800443a:	eeb0 0a67 	vmov.f32	s0, s15
 800443e:	2100      	movs	r1, #0
 8004440:	486d      	ldr	r0, [pc, #436]	@ (80045f8 <main+0x1068>)
 8004442:	f000 ffe5 	bl	8005410 <Encode_Msg_PID_Gain>
									roll_in_kp, roll_in_ki, roll_in_kd);
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20,
 8004446:	230a      	movs	r3, #10
 8004448:	2214      	movs	r2, #20
 800444a:	496b      	ldr	r1, [pc, #428]	@ (80045f8 <main+0x1068>)
 800444c:	486b      	ldr	r0, [pc, #428]	@ (80045fc <main+0x106c>)
 800444e:	f006 f83d 	bl	800a4cc <HAL_UART_Transmit>
									10);
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 1,
 8004452:	4b6b      	ldr	r3, [pc, #428]	@ (8004600 <main+0x1070>)
 8004454:	edd3 7a00 	vldr	s15, [r3]
 8004458:	4b6a      	ldr	r3, [pc, #424]	@ (8004604 <main+0x1074>)
 800445a:	ed93 7a00 	vldr	s14, [r3]
 800445e:	4b6a      	ldr	r3, [pc, #424]	@ (8004608 <main+0x1078>)
 8004460:	edd3 6a00 	vldr	s13, [r3]
 8004464:	eeb0 1a66 	vmov.f32	s2, s13
 8004468:	eef0 0a47 	vmov.f32	s1, s14
 800446c:	eeb0 0a67 	vmov.f32	s0, s15
 8004470:	2101      	movs	r1, #1
 8004472:	4861      	ldr	r0, [pc, #388]	@ (80045f8 <main+0x1068>)
 8004474:	f000 ffcc 	bl	8005410 <Encode_Msg_PID_Gain>
									roll_out_kp, roll_out_ki, roll_out_kd);
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20,
 8004478:	230a      	movs	r3, #10
 800447a:	2214      	movs	r2, #20
 800447c:	495e      	ldr	r1, [pc, #376]	@ (80045f8 <main+0x1068>)
 800447e:	485f      	ldr	r0, [pc, #380]	@ (80045fc <main+0x106c>)
 8004480:	f006 f824 	bl	800a4cc <HAL_UART_Transmit>
									10);
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 2,
 8004484:	4b61      	ldr	r3, [pc, #388]	@ (800460c <main+0x107c>)
 8004486:	edd3 7a00 	vldr	s15, [r3]
 800448a:	4b61      	ldr	r3, [pc, #388]	@ (8004610 <main+0x1080>)
 800448c:	ed93 7a00 	vldr	s14, [r3]
 8004490:	4b60      	ldr	r3, [pc, #384]	@ (8004614 <main+0x1084>)
 8004492:	edd3 6a00 	vldr	s13, [r3]
 8004496:	eeb0 1a66 	vmov.f32	s2, s13
 800449a:	eef0 0a47 	vmov.f32	s1, s14
 800449e:	eeb0 0a67 	vmov.f32	s0, s15
 80044a2:	2102      	movs	r1, #2
 80044a4:	4854      	ldr	r0, [pc, #336]	@ (80045f8 <main+0x1068>)
 80044a6:	f000 ffb3 	bl	8005410 <Encode_Msg_PID_Gain>
									pitch_in_kp, pitch_in_ki, pitch_in_kd);
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20,
 80044aa:	230a      	movs	r3, #10
 80044ac:	2214      	movs	r2, #20
 80044ae:	4952      	ldr	r1, [pc, #328]	@ (80045f8 <main+0x1068>)
 80044b0:	4852      	ldr	r0, [pc, #328]	@ (80045fc <main+0x106c>)
 80044b2:	f006 f80b 	bl	800a4cc <HAL_UART_Transmit>
									10);
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 3,
 80044b6:	4b58      	ldr	r3, [pc, #352]	@ (8004618 <main+0x1088>)
 80044b8:	edd3 7a00 	vldr	s15, [r3]
 80044bc:	4b57      	ldr	r3, [pc, #348]	@ (800461c <main+0x108c>)
 80044be:	ed93 7a00 	vldr	s14, [r3]
 80044c2:	4b57      	ldr	r3, [pc, #348]	@ (8004620 <main+0x1090>)
 80044c4:	edd3 6a00 	vldr	s13, [r3]
 80044c8:	eeb0 1a66 	vmov.f32	s2, s13
 80044cc:	eef0 0a47 	vmov.f32	s1, s14
 80044d0:	eeb0 0a67 	vmov.f32	s0, s15
 80044d4:	2103      	movs	r1, #3
 80044d6:	4848      	ldr	r0, [pc, #288]	@ (80045f8 <main+0x1068>)
 80044d8:	f000 ff9a 	bl	8005410 <Encode_Msg_PID_Gain>
									pitch_out_kp, pitch_out_ki, pitch_out_kd);
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20,
 80044dc:	230a      	movs	r3, #10
 80044de:	2214      	movs	r2, #20
 80044e0:	4945      	ldr	r1, [pc, #276]	@ (80045f8 <main+0x1068>)
 80044e2:	4846      	ldr	r0, [pc, #280]	@ (80045fc <main+0x106c>)
 80044e4:	f005 fff2 	bl	800a4cc <HAL_UART_Transmit>
									10);
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 4,
 80044e8:	4b4e      	ldr	r3, [pc, #312]	@ (8004624 <main+0x1094>)
 80044ea:	edd3 7a00 	vldr	s15, [r3]
 80044ee:	4b4e      	ldr	r3, [pc, #312]	@ (8004628 <main+0x1098>)
 80044f0:	ed93 7a00 	vldr	s14, [r3]
 80044f4:	4b4d      	ldr	r3, [pc, #308]	@ (800462c <main+0x109c>)
 80044f6:	edd3 6a00 	vldr	s13, [r3]
 80044fa:	eeb0 1a66 	vmov.f32	s2, s13
 80044fe:	eef0 0a47 	vmov.f32	s1, s14
 8004502:	eeb0 0a67 	vmov.f32	s0, s15
 8004506:	2104      	movs	r1, #4
 8004508:	483b      	ldr	r0, [pc, #236]	@ (80045f8 <main+0x1068>)
 800450a:	f000 ff81 	bl	8005410 <Encode_Msg_PID_Gain>
									yaw_heading_kp, yaw_heading_ki,
									yaw_heading_kd);
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20,
 800450e:	230a      	movs	r3, #10
 8004510:	2214      	movs	r2, #20
 8004512:	4939      	ldr	r1, [pc, #228]	@ (80045f8 <main+0x1068>)
 8004514:	4839      	ldr	r0, [pc, #228]	@ (80045fc <main+0x106c>)
 8004516:	f005 ffd9 	bl	800a4cc <HAL_UART_Transmit>
									10);
							Encode_Msg_PID_Gain(&telemetry_tx_buf[0], 5,
 800451a:	4b45      	ldr	r3, [pc, #276]	@ (8004630 <main+0x10a0>)
 800451c:	edd3 7a00 	vldr	s15, [r3]
 8004520:	4b44      	ldr	r3, [pc, #272]	@ (8004634 <main+0x10a4>)
 8004522:	ed93 7a00 	vldr	s14, [r3]
 8004526:	4b44      	ldr	r3, [pc, #272]	@ (8004638 <main+0x10a8>)
 8004528:	edd3 6a00 	vldr	s13, [r3]
 800452c:	eeb0 1a66 	vmov.f32	s2, s13
 8004530:	eef0 0a47 	vmov.f32	s1, s14
 8004534:	eeb0 0a67 	vmov.f32	s0, s15
 8004538:	2105      	movs	r1, #5
 800453a:	482f      	ldr	r0, [pc, #188]	@ (80045f8 <main+0x1068>)
 800453c:	f000 ff68 	bl	8005410 <Encode_Msg_PID_Gain>
									yaw_rate_kp, yaw_rate_ki, yaw_rate_kd);
							HAL_UART_Transmit(&huart1, &telemetry_tx_buf[0], 20,
 8004540:	230a      	movs	r3, #10
 8004542:	2214      	movs	r2, #20
 8004544:	492c      	ldr	r1, [pc, #176]	@ (80045f8 <main+0x1068>)
 8004546:	482d      	ldr	r0, [pc, #180]	@ (80045fc <main+0x106c>)
 8004548:	f005 ffc0 	bl	800a4cc <HAL_UART_Transmit>
									10);

							break;
 800454c:	bf00      	nop
						}
						break;
 800454e:	bf00      	nop
					}
				}
			}
		}

		if (tim7_20ms_flag == 1 && tim7_100ms_flag != 1) {
 8004550:	4b3a      	ldr	r3, [pc, #232]	@ (800463c <main+0x10ac>)
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	2b01      	cmp	r3, #1
 8004556:	d10f      	bne.n	8004578 <main+0xfe8>
 8004558:	4b39      	ldr	r3, [pc, #228]	@ (8004640 <main+0x10b0>)
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	2b01      	cmp	r3, #1
 800455e:	d00b      	beq.n	8004578 <main+0xfe8>
			tim7_20ms_flag = 0;
 8004560:	4b36      	ldr	r3, [pc, #216]	@ (800463c <main+0x10ac>)
 8004562:	2200      	movs	r2, #0
 8004564:	701a      	strb	r2, [r3, #0]
			Encode_Msg_AHRS(&telemetry_tx_buf[0]);
 8004566:	4824      	ldr	r0, [pc, #144]	@ (80045f8 <main+0x1068>)
 8004568:	f000 fd16 	bl	8004f98 <Encode_Msg_AHRS>
			HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 20);
 800456c:	2214      	movs	r2, #20
 800456e:	4922      	ldr	r1, [pc, #136]	@ (80045f8 <main+0x1068>)
 8004570:	4822      	ldr	r0, [pc, #136]	@ (80045fc <main+0x106c>)
 8004572:	f006 f836 	bl	800a5e2 <HAL_UART_Transmit_IT>
 8004576:	e018      	b.n	80045aa <main+0x101a>
		} else if (tim7_20ms_flag == 1 && tim7_100ms_flag == 1) {
 8004578:	4b30      	ldr	r3, [pc, #192]	@ (800463c <main+0x10ac>)
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d114      	bne.n	80045aa <main+0x101a>
 8004580:	4b2f      	ldr	r3, [pc, #188]	@ (8004640 <main+0x10b0>)
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d110      	bne.n	80045aa <main+0x101a>
			tim7_100ms_flag = 0;
 8004588:	4b2d      	ldr	r3, [pc, #180]	@ (8004640 <main+0x10b0>)
 800458a:	2200      	movs	r2, #0
 800458c:	701a      	strb	r2, [r3, #0]
			tim7_20ms_flag = 0;
 800458e:	4b2b      	ldr	r3, [pc, #172]	@ (800463c <main+0x10ac>)
 8004590:	2200      	movs	r2, #0
 8004592:	701a      	strb	r2, [r3, #0]
			Encode_Msg_AHRS(&telemetry_tx_buf[0]);
 8004594:	4818      	ldr	r0, [pc, #96]	@ (80045f8 <main+0x1068>)
 8004596:	f000 fcff 	bl	8004f98 <Encode_Msg_AHRS>
			Encode_Msg_GPS(&telemetry_tx_buf[20]);
 800459a:	482a      	ldr	r0, [pc, #168]	@ (8004644 <main+0x10b4>)
 800459c:	f000 fe78 	bl	8005290 <Encode_Msg_GPS>
			HAL_UART_Transmit_IT(&huart1, &telemetry_tx_buf[0], 40);
 80045a0:	2228      	movs	r2, #40	@ 0x28
 80045a2:	4915      	ldr	r1, [pc, #84]	@ (80045f8 <main+0x1068>)
 80045a4:	4815      	ldr	r0, [pc, #84]	@ (80045fc <main+0x106c>)
 80045a6:	f006 f81c 	bl	800a5e2 <HAL_UART_Transmit_IT>
		}

		batVolt = adcVal * 0.003619f;
 80045aa:	887b      	ldrh	r3, [r7, #2]
 80045ac:	ee07 3a90 	vmov	s15, r3
 80045b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80045b4:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8004648 <main+0x10b8>
 80045b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80045bc:	4b23      	ldr	r3, [pc, #140]	@ (800464c <main+0x10bc>)
 80045be:	edc3 7a00 	vstr	s15, [r3]
		//printf("%d\t%.2f\n",adcVal, batVolt);
		if (batVolt < 10.0f) {
 80045c2:	4b22      	ldr	r3, [pc, #136]	@ (800464c <main+0x10bc>)
 80045c4:	edd3 7a00 	vldr	s15, [r3]
 80045c8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80045cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045d4:	d53e      	bpl.n	8004654 <main+0x10c4>
			htim3.Instance->PSC = 1000;
 80045d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004650 <main+0x10c0>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80045de:	629a      	str	r2, [r3, #40]	@ 0x28
			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80045e0:	210c      	movs	r1, #12
 80045e2:	481b      	ldr	r0, [pc, #108]	@ (8004650 <main+0x10c0>)
 80045e4:	f004 ff92 	bl	800950c <HAL_TIM_PWM_Start>
 80045e8:	e038      	b.n	800465c <main+0x10cc>
 80045ea:	bf00      	nop
 80045ec:	2000049c 	.word	0x2000049c
 80045f0:	200004a0 	.word	0x200004a0
 80045f4:	200004a4 	.word	0x200004a4
 80045f8:	200004e4 	.word	0x200004e4
 80045fc:	200006a8 	.word	0x200006a8
 8004600:	200004a8 	.word	0x200004a8
 8004604:	200004ac 	.word	0x200004ac
 8004608:	200004b0 	.word	0x200004b0
 800460c:	200004b4 	.word	0x200004b4
 8004610:	200004b8 	.word	0x200004b8
 8004614:	200004bc 	.word	0x200004bc
 8004618:	200004c0 	.word	0x200004c0
 800461c:	200004c4 	.word	0x200004c4
 8004620:	200004c8 	.word	0x200004c8
 8004624:	200004cc 	.word	0x200004cc
 8004628:	200004d0 	.word	0x200004d0
 800462c:	200004d4 	.word	0x200004d4
 8004630:	200004d8 	.word	0x200004d8
 8004634:	200004dc 	.word	0x200004dc
 8004638:	200004e0 	.word	0x200004e0
 800463c:	20000535 	.word	0x20000535
 8004640:	20000536 	.word	0x20000536
 8004644:	200004f8 	.word	0x200004f8
 8004648:	3b6d2cbf 	.word	0x3b6d2cbf
 800464c:	20000498 	.word	0x20000498
 8004650:	20000540 	.word	0x20000540
		} else {
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8004654:	210c      	movs	r1, #12
 8004656:	4873      	ldr	r0, [pc, #460]	@ (8004824 <main+0x1294>)
 8004658:	f005 f820 	bl	800969c <HAL_TIM_PWM_Stop>
		}

		if (BNO080_dataAvailable() == 1) {
 800465c:	f7fc ffcc 	bl	80015f8 <BNO080_dataAvailable>
 8004660:	4603      	mov	r3, r0
 8004662:	2b01      	cmp	r3, #1
 8004664:	d125      	bne.n	80046b2 <main+0x1122>
			q[0] = BNO080_getQuatI();
 8004666:	f7fd f981 	bl	800196c <BNO080_getQuatI>
 800466a:	eef0 7a40 	vmov.f32	s15, s0
 800466e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			q[1] = BNO080_getQuatJ();
 8004672:	f7fd f991 	bl	8001998 <BNO080_getQuatJ>
 8004676:	eef0 7a40 	vmov.f32	s15, s0
 800467a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			q[2] = BNO080_getQuatK();
 800467e:	f7fd f9a1 	bl	80019c4 <BNO080_getQuatK>
 8004682:	eef0 7a40 	vmov.f32	s15, s0
 8004686:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
			q[3] = BNO080_getQuatReal();
 800468a:	f7fd f9b1 	bl	80019f0 <BNO080_getQuatReal>
 800468e:	eef0 7a40 	vmov.f32	s15, s0
 8004692:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
			quatRadianAccuracy = BNO080_getQuatAccuracy();
 8004696:	f7fd f9c1 	bl	8001a1c <BNO080_getQuatAccuracy>
 800469a:	4603      	mov	r3, r0
 800469c:	ee07 3a90 	vmov	s15, r3
 80046a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046a4:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

			Quaternion_Update(&q[0]);
 80046a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046ac:	4618      	mov	r0, r3
 80046ae:	f7fe fbc3 	bl	8002e38 <Quaternion_Update>

//			printf("%.2f,%.2f,%.2f\n", BNO080_Roll, BNO080_Pitch, BNO080_Yaw);
		}

		if (ICM20602_DataReady() == 1) {
 80046b2:	f7fd ff8f 	bl	80025d4 <ICM20602_DataReady>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d138      	bne.n	800472e <main+0x119e>
			ICM20602_Get3AxisGyroRawData(&ICM20602.gyro_x_raw);
 80046bc:	485a      	ldr	r0, [pc, #360]	@ (8004828 <main+0x1298>)
 80046be:	f7fd ff5d 	bl	800257c <ICM20602_Get3AxisGyroRawData>

			ICM20602.gyro_x = ICM20602.gyro_x_raw * 2000.f / 32768.f;
 80046c2:	4b5a      	ldr	r3, [pc, #360]	@ (800482c <main+0x129c>)
 80046c4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80046c8:	ee07 3a90 	vmov	s15, r3
 80046cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80046d0:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8004830 <main+0x12a0>
 80046d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80046d8:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8004834 <main+0x12a4>
 80046dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80046e0:	4b52      	ldr	r3, [pc, #328]	@ (800482c <main+0x129c>)
 80046e2:	edc3 7a07 	vstr	s15, [r3, #28]
			ICM20602.gyro_y = ICM20602.gyro_y_raw * 2000.f / 32768.f;
 80046e6:	4b51      	ldr	r3, [pc, #324]	@ (800482c <main+0x129c>)
 80046e8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80046ec:	ee07 3a90 	vmov	s15, r3
 80046f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80046f4:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8004830 <main+0x12a0>
 80046f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80046fc:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8004834 <main+0x12a4>
 8004700:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004704:	4b49      	ldr	r3, [pc, #292]	@ (800482c <main+0x129c>)
 8004706:	edc3 7a08 	vstr	s15, [r3, #32]
			ICM20602.gyro_z = ICM20602.gyro_z_raw * 2000.f / 32768.f;
 800470a:	4b48      	ldr	r3, [pc, #288]	@ (800482c <main+0x129c>)
 800470c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004710:	ee07 3a90 	vmov	s15, r3
 8004714:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004718:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8004830 <main+0x12a0>
 800471c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004720:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8004834 <main+0x12a4>
 8004724:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004728:	4b40      	ldr	r3, [pc, #256]	@ (800482c <main+0x129c>)
 800472a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

//		  printf("%.4f,%.4f,%.4f\n", ICM20602.gyro_x_raw, ICM20602.gyro_y_raw,ICM20602.gyro_z_raw);
		}
		if (LPS22HH_DataReady() == 1) {
 800472e:	f7fe f9c3 	bl	8002ab8 <LPS22HH_DataReady>
 8004732:	4603      	mov	r3, r0
 8004734:	2b01      	cmp	r3, #1
 8004736:	d138      	bne.n	80047aa <main+0x121a>
			LPS22HH_GetPressure(&LPS22HH.pressure_raw);
 8004738:	483f      	ldr	r0, [pc, #252]	@ (8004838 <main+0x12a8>)
 800473a:	f7fe f9c9 	bl	8002ad0 <LPS22HH_GetPressure>
			LPS22HH_GetTemperature(&LPS22HH.temperature_raw);
 800473e:	483f      	ldr	r0, [pc, #252]	@ (800483c <main+0x12ac>)
 8004740:	f7fe f9d3 	bl	8002aea <LPS22HH_GetTemperature>

			LPS22HH.baroAlt = getAltitude2(LPS22HH.pressure_raw / 4096.f,
 8004744:	4b3c      	ldr	r3, [pc, #240]	@ (8004838 <main+0x12a8>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	ee07 3a90 	vmov	s15, r3
 800474c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004750:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8004840 <main+0x12b0>
 8004754:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					LPS22HH.temperature_raw / 100.f);
 8004758:	4b37      	ldr	r3, [pc, #220]	@ (8004838 <main+0x12a8>)
 800475a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
			LPS22HH.baroAlt = getAltitude2(LPS22HH.pressure_raw / 4096.f,
 800475e:	ee07 3a90 	vmov	s15, r3
 8004762:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004766:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8004844 <main+0x12b4>
 800476a:	eec7 6a86 	vdiv.f32	s13, s15, s12
 800476e:	eef0 0a66 	vmov.f32	s1, s13
 8004772:	eeb0 0a47 	vmov.f32	s0, s14
 8004776:	f7fe f9c5 	bl	8002b04 <getAltitude2>
 800477a:	eef0 7a40 	vmov.f32	s15, s0
 800477e:	4b2e      	ldr	r3, [pc, #184]	@ (8004838 <main+0x12a8>)
 8004780:	edc3 7a02 	vstr	s15, [r3, #8]

#define X 0.90f

			LPS22HH.baroAltFilt = LPS22HH.baroAltFilt * X
 8004784:	4b2c      	ldr	r3, [pc, #176]	@ (8004838 <main+0x12a8>)
 8004786:	edd3 7a03 	vldr	s15, [r3, #12]
 800478a:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8004848 <main+0x12b8>
 800478e:	ee27 7a87 	vmul.f32	s14, s15, s14
					+ LPS22HH.baroAlt * (1.0f - X);
 8004792:	4b29      	ldr	r3, [pc, #164]	@ (8004838 <main+0x12a8>)
 8004794:	edd3 7a02 	vldr	s15, [r3, #8]
 8004798:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 800484c <main+0x12bc>
 800479c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80047a0:	ee77 7a27 	vadd.f32	s15, s14, s15
			LPS22HH.baroAltFilt = LPS22HH.baroAltFilt * X
 80047a4:	4b24      	ldr	r3, [pc, #144]	@ (8004838 <main+0x12a8>)
 80047a6:	edc3 7a03 	vstr	s15, [r3, #12]

//		  printf("%d,%d\n",(int)(LPS22HH.baroAlt*100), (int)(LPS22HH.baroAltFilt*100));
		}

		if (m8n_rx_cplt_flag == 1) {
 80047aa:	4b29      	ldr	r3, [pc, #164]	@ (8004850 <main+0x12c0>)
 80047ac:	781b      	ldrb	r3, [r3, #0]
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d111      	bne.n	80047d6 <main+0x1246>
			m8n_rx_cplt_flag = 0;
 80047b2:	4b27      	ldr	r3, [pc, #156]	@ (8004850 <main+0x12c0>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	701a      	strb	r2, [r3, #0]
			if (M8N_UBX_CHKSUM_check(&m8n_rx_buf[0], 36) == 1) //Checksum Same
 80047b8:	2124      	movs	r1, #36	@ 0x24
 80047ba:	4826      	ldr	r0, [pc, #152]	@ (8004854 <main+0x12c4>)
 80047bc:	f7fe fa4a 	bl	8002c54 <M8N_UBX_CHKSUM_check>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d107      	bne.n	80047d6 <main+0x1246>
					{
				HAL_GPIO_TogglePin(LED_Blue_GPIO_Port, LED_Blue_Pin);
 80047c6:	2104      	movs	r1, #4
 80047c8:	4823      	ldr	r0, [pc, #140]	@ (8004858 <main+0x12c8>)
 80047ca:	f003 f8ae 	bl	800792a <HAL_GPIO_TogglePin>
				M8N_UBX_NAV_POSLLH_Parsing(&m8n_rx_buf[0], &posllh);
 80047ce:	4923      	ldr	r1, [pc, #140]	@ (800485c <main+0x12cc>)
 80047d0:	4820      	ldr	r0, [pc, #128]	@ (8004854 <main+0x12c4>)
 80047d2:	f7fe fa79 	bl	8002cc8 <M8N_UBX_NAV_POSLLH_Parsing>

//				printf("LAT: %ld\tLON: %ld\tHeight: %ld\n", posllh.lat,	posllh.lon, posllh.height);
			}
		}

		if (ibus_rx_cplt_flag == 1) {
 80047d6:	4b22      	ldr	r3, [pc, #136]	@ (8004860 <main+0x12d0>)
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	f47f aab3 	bne.w	8003d46 <main+0x7b6>
			ibus_rx_cplt_flag = 0;
 80047e0:	4b1f      	ldr	r3, [pc, #124]	@ (8004860 <main+0x12d0>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	701a      	strb	r2, [r3, #0]
			if (iBus_Check_CHKSUM(&ibus_rx_buf[0], sizeof(ibus_rx_buf))) {
 80047e6:	2120      	movs	r1, #32
 80047e8:	481e      	ldr	r0, [pc, #120]	@ (8004864 <main+0x12d4>)
 80047ea:	f7fd fbb1 	bl	8001f50 <iBus_Check_CHKSUM>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f43f aaa8 	beq.w	8003d46 <main+0x7b6>
				iBus_Parsing(&ibus_rx_buf[0], &iBus);
 80047f6:	491c      	ldr	r1, [pc, #112]	@ (8004868 <main+0x12d8>)
 80047f8:	481a      	ldr	r0, [pc, #104]	@ (8004864 <main+0x12d4>)
 80047fa:	f7fd fbde 	bl	8001fba <iBus_Parsing>
				if (iBus_isActiveFailsafe(&iBus) == 1) {
 80047fe:	481a      	ldr	r0, [pc, #104]	@ (8004868 <main+0x12d8>)
 8004800:	f7fd fc53 	bl	80020aa <iBus_isActiveFailsafe>
 8004804:	4603      	mov	r3, r0
 8004806:	2b01      	cmp	r3, #1
 8004808:	d105      	bne.n	8004816 <main+0x1286>
					HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800480a:	210c      	movs	r1, #12
 800480c:	4805      	ldr	r0, [pc, #20]	@ (8004824 <main+0x1294>)
 800480e:	f004 fe7d 	bl	800950c <HAL_TIM_PWM_Start>
 8004812:	f7ff ba98 	b.w	8003d46 <main+0x7b6>
				} else {
					HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8004816:	210c      	movs	r1, #12
 8004818:	4802      	ldr	r0, [pc, #8]	@ (8004824 <main+0x1294>)
 800481a:	f004 ff3f 	bl	800969c <HAL_TIM_PWM_Stop>
		TIM5->CCR1 = 10500 + (iBus.LV - 1000) * 10.5f;
 800481e:	f7ff ba92 	b.w	8003d46 <main+0x7b6>
 8004822:	bf00      	nop
 8004824:	20000540 	.word	0x20000540
 8004828:	200002e0 	.word	0x200002e0
 800482c:	200002d8 	.word	0x200002d8
 8004830:	44fa0000 	.word	0x44fa0000
 8004834:	47000000 	.word	0x47000000
 8004838:	20000300 	.word	0x20000300
 800483c:	20000304 	.word	0x20000304
 8004840:	45800000 	.word	0x45800000
 8004844:	42c80000 	.word	0x42c80000
 8004848:	3f666666 	.word	0x3f666666
 800484c:	3dccccd0 	.word	0x3dccccd0
 8004850:	20000470 	.word	0x20000470
 8004854:	2000044c 	.word	0x2000044c
 8004858:	40020800 	.word	0x40020800
 800485c:	20000310 	.word	0x20000310
 8004860:	20000494 	.word	0x20000494
 8004864:	20000474 	.word	0x20000474
 8004868:	200002c0 	.word	0x200002c0

0800486c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800486c:	b580      	push	{r7, lr}
 800486e:	b094      	sub	sp, #80	@ 0x50
 8004870:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004872:	f107 0320 	add.w	r3, r7, #32
 8004876:	2230      	movs	r2, #48	@ 0x30
 8004878:	2100      	movs	r1, #0
 800487a:	4618      	mov	r0, r3
 800487c:	f007 ff04 	bl	800c688 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004880:	f107 030c 	add.w	r3, r7, #12
 8004884:	2200      	movs	r2, #0
 8004886:	601a      	str	r2, [r3, #0]
 8004888:	605a      	str	r2, [r3, #4]
 800488a:	609a      	str	r2, [r3, #8]
 800488c:	60da      	str	r2, [r3, #12]
 800488e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8004890:	2300      	movs	r3, #0
 8004892:	60bb      	str	r3, [r7, #8]
 8004894:	4b28      	ldr	r3, [pc, #160]	@ (8004938 <SystemClock_Config+0xcc>)
 8004896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004898:	4a27      	ldr	r2, [pc, #156]	@ (8004938 <SystemClock_Config+0xcc>)
 800489a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800489e:	6413      	str	r3, [r2, #64]	@ 0x40
 80048a0:	4b25      	ldr	r3, [pc, #148]	@ (8004938 <SystemClock_Config+0xcc>)
 80048a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048a8:	60bb      	str	r3, [r7, #8]
 80048aa:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80048ac:	2300      	movs	r3, #0
 80048ae:	607b      	str	r3, [r7, #4]
 80048b0:	4b22      	ldr	r3, [pc, #136]	@ (800493c <SystemClock_Config+0xd0>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a21      	ldr	r2, [pc, #132]	@ (800493c <SystemClock_Config+0xd0>)
 80048b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048ba:	6013      	str	r3, [r2, #0]
 80048bc:	4b1f      	ldr	r3, [pc, #124]	@ (800493c <SystemClock_Config+0xd0>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048c4:	607b      	str	r3, [r7, #4]
 80048c6:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80048c8:	2301      	movs	r3, #1
 80048ca:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80048cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80048d0:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80048d2:	2302      	movs	r3, #2
 80048d4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80048d6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80048da:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80048dc:	2304      	movs	r3, #4
 80048de:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80048e0:	23a8      	movs	r3, #168	@ 0xa8
 80048e2:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80048e4:	2302      	movs	r3, #2
 80048e6:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80048e8:	2304      	movs	r3, #4
 80048ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80048ec:	f107 0320 	add.w	r3, r7, #32
 80048f0:	4618      	mov	r0, r3
 80048f2:	f004 f859 	bl	80089a8 <HAL_RCC_OscConfig>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d001      	beq.n	8004900 <SystemClock_Config+0x94>
		Error_Handler();
 80048fc:	f000 fddb 	bl	80054b6 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004900:	230f      	movs	r3, #15
 8004902:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004904:	2302      	movs	r3, #2
 8004906:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004908:	2300      	movs	r3, #0
 800490a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800490c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8004910:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004912:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004916:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8004918:	f107 030c 	add.w	r3, r7, #12
 800491c:	2105      	movs	r1, #5
 800491e:	4618      	mov	r0, r3
 8004920:	f004 faba 	bl	8008e98 <HAL_RCC_ClockConfig>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <SystemClock_Config+0xc2>
		Error_Handler();
 800492a:	f000 fdc4 	bl	80054b6 <Error_Handler>
	}
}
 800492e:	bf00      	nop
 8004930:	3750      	adds	r7, #80	@ 0x50
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	40023800 	.word	0x40023800
 800493c:	40007000 	.word	0x40007000

08004940 <Is_iBus_Throttle_Min>:

/* USER CODE BEGIN 4 */
int Is_iBus_Throttle_Min(void) {
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
	if (ibus_rx_cplt_flag == 1) {
 8004944:	4b0e      	ldr	r3, [pc, #56]	@ (8004980 <Is_iBus_Throttle_Min+0x40>)
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	2b01      	cmp	r3, #1
 800494a:	d115      	bne.n	8004978 <Is_iBus_Throttle_Min+0x38>
		ibus_rx_cplt_flag = 0;
 800494c:	4b0c      	ldr	r3, [pc, #48]	@ (8004980 <Is_iBus_Throttle_Min+0x40>)
 800494e:	2200      	movs	r2, #0
 8004950:	701a      	strb	r2, [r3, #0]
		if (iBus_Check_CHKSUM(&ibus_rx_buf[0], sizeof(ibus_rx_buf))) {
 8004952:	2120      	movs	r1, #32
 8004954:	480b      	ldr	r0, [pc, #44]	@ (8004984 <Is_iBus_Throttle_Min+0x44>)
 8004956:	f7fd fafb 	bl	8001f50 <iBus_Check_CHKSUM>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d00b      	beq.n	8004978 <Is_iBus_Throttle_Min+0x38>

			iBus_Parsing(&ibus_rx_buf[0], &iBus);
 8004960:	4909      	ldr	r1, [pc, #36]	@ (8004988 <Is_iBus_Throttle_Min+0x48>)
 8004962:	4808      	ldr	r0, [pc, #32]	@ (8004984 <Is_iBus_Throttle_Min+0x44>)
 8004964:	f7fd fb29 	bl	8001fba <iBus_Parsing>
			if (iBus.LV < 1010)
 8004968:	4b07      	ldr	r3, [pc, #28]	@ (8004988 <Is_iBus_Throttle_Min+0x48>)
 800496a:	88db      	ldrh	r3, [r3, #6]
 800496c:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8004970:	4293      	cmp	r3, r2
 8004972:	d801      	bhi.n	8004978 <Is_iBus_Throttle_Min+0x38>
				return 1;
 8004974:	2301      	movs	r3, #1
 8004976:	e000      	b.n	800497a <Is_iBus_Throttle_Min+0x3a>
		}
	}
	return 0;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	20000494 	.word	0x20000494
 8004984:	20000474 	.word	0x20000474
 8004988:	200002c0 	.word	0x200002c0

0800498c <ESC_Calibration>:

void ESC_Calibration(void) {
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
	TIM5->CCR1 = 21000;
 8004990:	4b14      	ldr	r3, [pc, #80]	@ (80049e4 <ESC_Calibration+0x58>)
 8004992:	f245 2208 	movw	r2, #21000	@ 0x5208
 8004996:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM5->CCR2 = 21000;
 8004998:	4b12      	ldr	r3, [pc, #72]	@ (80049e4 <ESC_Calibration+0x58>)
 800499a:	f245 2208 	movw	r2, #21000	@ 0x5208
 800499e:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM5->CCR3 = 21000;
 80049a0:	4b10      	ldr	r3, [pc, #64]	@ (80049e4 <ESC_Calibration+0x58>)
 80049a2:	f245 2208 	movw	r2, #21000	@ 0x5208
 80049a6:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM5->CCR4 = 21000;
 80049a8:	4b0e      	ldr	r3, [pc, #56]	@ (80049e4 <ESC_Calibration+0x58>)
 80049aa:	f245 2208 	movw	r2, #21000	@ 0x5208
 80049ae:	641a      	str	r2, [r3, #64]	@ 0x40
	HAL_Delay(7000);
 80049b0:	f641 3058 	movw	r0, #7000	@ 0x1b58
 80049b4:	f001 fcba 	bl	800632c <HAL_Delay>

	TIM5->CCR1 = 10500;
 80049b8:	4b0a      	ldr	r3, [pc, #40]	@ (80049e4 <ESC_Calibration+0x58>)
 80049ba:	f642 1204 	movw	r2, #10500	@ 0x2904
 80049be:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM5->CCR2 = 10500;
 80049c0:	4b08      	ldr	r3, [pc, #32]	@ (80049e4 <ESC_Calibration+0x58>)
 80049c2:	f642 1204 	movw	r2, #10500	@ 0x2904
 80049c6:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM5->CCR3 = 10500;
 80049c8:	4b06      	ldr	r3, [pc, #24]	@ (80049e4 <ESC_Calibration+0x58>)
 80049ca:	f642 1204 	movw	r2, #10500	@ 0x2904
 80049ce:	63da      	str	r2, [r3, #60]	@ 0x3c
	TIM5->CCR4 = 10500;
 80049d0:	4b04      	ldr	r3, [pc, #16]	@ (80049e4 <ESC_Calibration+0x58>)
 80049d2:	f642 1204 	movw	r2, #10500	@ 0x2904
 80049d6:	641a      	str	r2, [r3, #64]	@ 0x40
	HAL_Delay(8000);
 80049d8:	f44f 50fa 	mov.w	r0, #8000	@ 0x1f40
 80049dc:	f001 fca6 	bl	800632c <HAL_Delay>
}
 80049e0:	bf00      	nop
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	40000c00 	.word	0x40000c00

080049e8 <Is_iBus_Received>:

int Is_iBus_Received() {
 80049e8:	b580      	push	{r7, lr}
 80049ea:	af00      	add	r7, sp, #0
	if (ibus_rx_cplt_flag == 1) {
 80049ec:	4b0b      	ldr	r3, [pc, #44]	@ (8004a1c <Is_iBus_Received+0x34>)
 80049ee:	781b      	ldrb	r3, [r3, #0]
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d10f      	bne.n	8004a14 <Is_iBus_Received+0x2c>
		ibus_rx_cplt_flag = 0;
 80049f4:	4b09      	ldr	r3, [pc, #36]	@ (8004a1c <Is_iBus_Received+0x34>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	701a      	strb	r2, [r3, #0]
		if (iBus_Check_CHKSUM(&ibus_rx_buf[0], sizeof(ibus_rx_buf))) {
 80049fa:	2120      	movs	r1, #32
 80049fc:	4808      	ldr	r0, [pc, #32]	@ (8004a20 <Is_iBus_Received+0x38>)
 80049fe:	f7fd faa7 	bl	8001f50 <iBus_Check_CHKSUM>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d005      	beq.n	8004a14 <Is_iBus_Received+0x2c>

			iBus_Parsing(&ibus_rx_buf[0], &iBus);
 8004a08:	4906      	ldr	r1, [pc, #24]	@ (8004a24 <Is_iBus_Received+0x3c>)
 8004a0a:	4805      	ldr	r0, [pc, #20]	@ (8004a20 <Is_iBus_Received+0x38>)
 8004a0c:	f7fd fad5 	bl	8001fba <iBus_Parsing>
			return 1;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e000      	b.n	8004a16 <Is_iBus_Received+0x2e>
		}
	}
	return 0;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop
 8004a1c:	20000494 	.word	0x20000494
 8004a20:	20000474 	.word	0x20000474
 8004a24:	200002c0 	.word	0x200002c0

08004a28 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]

	static unsigned char cnt = 0;
	static unsigned char cnt_ibus = 0;
	static unsigned char cnt_Rxdata = 0;
	if (huart->Instance == USART1) {
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a8c      	ldr	r2, [pc, #560]	@ (8004c68 <HAL_UART_RxCpltCallback+0x240>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d154      	bne.n	8004ae4 <HAL_UART_RxCpltCallback+0xbc>
		switch (cnt_Rxdata) {
 8004a3a:	4b8c      	ldr	r3, [pc, #560]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004a3c:	781b      	ldrb	r3, [r3, #0]
 8004a3e:	2b13      	cmp	r3, #19
 8004a40:	d02e      	beq.n	8004aa0 <HAL_UART_RxCpltCallback+0x78>
 8004a42:	2b13      	cmp	r3, #19
 8004a44:	dc3a      	bgt.n	8004abc <HAL_UART_RxCpltCallback+0x94>
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d002      	beq.n	8004a50 <HAL_UART_RxCpltCallback+0x28>
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d012      	beq.n	8004a74 <HAL_UART_RxCpltCallback+0x4c>
 8004a4e:	e035      	b.n	8004abc <HAL_UART_RxCpltCallback+0x94>
		case 0:
			if (uart1_rxData == 0x47) {
 8004a50:	4b87      	ldr	r3, [pc, #540]	@ (8004c70 <HAL_UART_RxCpltCallback+0x248>)
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	2b47      	cmp	r3, #71	@ 0x47
 8004a56:	d13f      	bne.n	8004ad8 <HAL_UART_RxCpltCallback+0xb0>
				telemetry_rx_buf[cnt_Rxdata] = uart1_rxData;
 8004a58:	4b84      	ldr	r3, [pc, #528]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	4b84      	ldr	r3, [pc, #528]	@ (8004c70 <HAL_UART_RxCpltCallback+0x248>)
 8004a60:	7819      	ldrb	r1, [r3, #0]
 8004a62:	4b84      	ldr	r3, [pc, #528]	@ (8004c74 <HAL_UART_RxCpltCallback+0x24c>)
 8004a64:	5499      	strb	r1, [r3, r2]
				cnt_Rxdata++;
 8004a66:	4b81      	ldr	r3, [pc, #516]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	b2da      	uxtb	r2, r3
 8004a6e:	4b7f      	ldr	r3, [pc, #508]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004a70:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004a72:	e031      	b.n	8004ad8 <HAL_UART_RxCpltCallback+0xb0>
		case 1:
			if (uart1_rxData == 0x53) {
 8004a74:	4b7e      	ldr	r3, [pc, #504]	@ (8004c70 <HAL_UART_RxCpltCallback+0x248>)
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	2b53      	cmp	r3, #83	@ 0x53
 8004a7a:	d10d      	bne.n	8004a98 <HAL_UART_RxCpltCallback+0x70>
				telemetry_rx_buf[cnt_Rxdata] = uart1_rxData;
 8004a7c:	4b7b      	ldr	r3, [pc, #492]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	461a      	mov	r2, r3
 8004a82:	4b7b      	ldr	r3, [pc, #492]	@ (8004c70 <HAL_UART_RxCpltCallback+0x248>)
 8004a84:	7819      	ldrb	r1, [r3, #0]
 8004a86:	4b7b      	ldr	r3, [pc, #492]	@ (8004c74 <HAL_UART_RxCpltCallback+0x24c>)
 8004a88:	5499      	strb	r1, [r3, r2]
				cnt_Rxdata++;
 8004a8a:	4b78      	ldr	r3, [pc, #480]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	3301      	adds	r3, #1
 8004a90:	b2da      	uxtb	r2, r3
 8004a92:	4b76      	ldr	r3, [pc, #472]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004a94:	701a      	strb	r2, [r3, #0]
			} else
				cnt_Rxdata = 0;
			break;
 8004a96:	e020      	b.n	8004ada <HAL_UART_RxCpltCallback+0xb2>
				cnt_Rxdata = 0;
 8004a98:	4b74      	ldr	r3, [pc, #464]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	701a      	strb	r2, [r3, #0]
			break;
 8004a9e:	e01c      	b.n	8004ada <HAL_UART_RxCpltCallback+0xb2>
		case 19:
			telemetry_rx_buf[cnt_Rxdata] = uart1_rxData;
 8004aa0:	4b72      	ldr	r3, [pc, #456]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	4b72      	ldr	r3, [pc, #456]	@ (8004c70 <HAL_UART_RxCpltCallback+0x248>)
 8004aa8:	7819      	ldrb	r1, [r3, #0]
 8004aaa:	4b72      	ldr	r3, [pc, #456]	@ (8004c74 <HAL_UART_RxCpltCallback+0x24c>)
 8004aac:	5499      	strb	r1, [r3, r2]
			cnt_Rxdata = 0;
 8004aae:	4b6f      	ldr	r3, [pc, #444]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	701a      	strb	r2, [r3, #0]
			telemetry_rx_cplt_flag = 1;
 8004ab4:	4b70      	ldr	r3, [pc, #448]	@ (8004c78 <HAL_UART_RxCpltCallback+0x250>)
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	701a      	strb	r2, [r3, #0]
			break;
 8004aba:	e00e      	b.n	8004ada <HAL_UART_RxCpltCallback+0xb2>
		default:
			telemetry_rx_buf[cnt_Rxdata] = uart1_rxData;
 8004abc:	4b6b      	ldr	r3, [pc, #428]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	4b6b      	ldr	r3, [pc, #428]	@ (8004c70 <HAL_UART_RxCpltCallback+0x248>)
 8004ac4:	7819      	ldrb	r1, [r3, #0]
 8004ac6:	4b6b      	ldr	r3, [pc, #428]	@ (8004c74 <HAL_UART_RxCpltCallback+0x24c>)
 8004ac8:	5499      	strb	r1, [r3, r2]
			cnt_Rxdata++;
 8004aca:	4b68      	ldr	r3, [pc, #416]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	3301      	adds	r3, #1
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	4b66      	ldr	r3, [pc, #408]	@ (8004c6c <HAL_UART_RxCpltCallback+0x244>)
 8004ad4:	701a      	strb	r2, [r3, #0]
			break;
 8004ad6:	e000      	b.n	8004ada <HAL_UART_RxCpltCallback+0xb2>
			break;
 8004ad8:	bf00      	nop
		}
		HAL_UART_Receive_IT(&huart1, &uart1_rxData, 1);
 8004ada:	2201      	movs	r2, #1
 8004adc:	4964      	ldr	r1, [pc, #400]	@ (8004c70 <HAL_UART_RxCpltCallback+0x248>)
 8004ade:	4867      	ldr	r0, [pc, #412]	@ (8004c7c <HAL_UART_RxCpltCallback+0x254>)
 8004ae0:	f005 fdb5 	bl	800a64e <HAL_UART_Receive_IT>

	}

	if (huart->Instance == UART5) {
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a65      	ldr	r2, [pc, #404]	@ (8004c80 <HAL_UART_RxCpltCallback+0x258>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d154      	bne.n	8004b98 <HAL_UART_RxCpltCallback+0x170>
		HAL_UART_Receive_IT(&huart5, &uart5_rxData, 1);
 8004aee:	2201      	movs	r2, #1
 8004af0:	4964      	ldr	r1, [pc, #400]	@ (8004c84 <HAL_UART_RxCpltCallback+0x25c>)
 8004af2:	4865      	ldr	r0, [pc, #404]	@ (8004c88 <HAL_UART_RxCpltCallback+0x260>)
 8004af4:	f005 fdab 	bl	800a64e <HAL_UART_Receive_IT>

		//HAL_UART_Transmit_IT(&huart6, uart5_rxData, 1);

		switch (cnt_ibus) {
 8004af8:	4b64      	ldr	r3, [pc, #400]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	2b1f      	cmp	r3, #31
 8004afe:	d02e      	beq.n	8004b5e <HAL_UART_RxCpltCallback+0x136>
 8004b00:	2b1f      	cmp	r3, #31
 8004b02:	dc3a      	bgt.n	8004b7a <HAL_UART_RxCpltCallback+0x152>
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d002      	beq.n	8004b0e <HAL_UART_RxCpltCallback+0xe6>
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d012      	beq.n	8004b32 <HAL_UART_RxCpltCallback+0x10a>
 8004b0c:	e035      	b.n	8004b7a <HAL_UART_RxCpltCallback+0x152>
		case 0:
			if (uart5_rxData == 0x20) {
 8004b0e:	4b5d      	ldr	r3, [pc, #372]	@ (8004c84 <HAL_UART_RxCpltCallback+0x25c>)
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	2b20      	cmp	r3, #32
 8004b14:	d13f      	bne.n	8004b96 <HAL_UART_RxCpltCallback+0x16e>
				ibus_rx_buf[cnt_ibus] = uart5_rxData;
 8004b16:	4b5d      	ldr	r3, [pc, #372]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	4b59      	ldr	r3, [pc, #356]	@ (8004c84 <HAL_UART_RxCpltCallback+0x25c>)
 8004b1e:	7819      	ldrb	r1, [r3, #0]
 8004b20:	4b5b      	ldr	r3, [pc, #364]	@ (8004c90 <HAL_UART_RxCpltCallback+0x268>)
 8004b22:	5499      	strb	r1, [r3, r2]
				cnt_ibus++;
 8004b24:	4b59      	ldr	r3, [pc, #356]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004b26:	781b      	ldrb	r3, [r3, #0]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	b2da      	uxtb	r2, r3
 8004b2c:	4b57      	ldr	r3, [pc, #348]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004b2e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004b30:	e031      	b.n	8004b96 <HAL_UART_RxCpltCallback+0x16e>

		case 1:
			if (uart5_rxData == 0x40) {
 8004b32:	4b54      	ldr	r3, [pc, #336]	@ (8004c84 <HAL_UART_RxCpltCallback+0x25c>)
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	2b40      	cmp	r3, #64	@ 0x40
 8004b38:	d10d      	bne.n	8004b56 <HAL_UART_RxCpltCallback+0x12e>
				ibus_rx_buf[cnt_ibus] = uart5_rxData;
 8004b3a:	4b54      	ldr	r3, [pc, #336]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	461a      	mov	r2, r3
 8004b40:	4b50      	ldr	r3, [pc, #320]	@ (8004c84 <HAL_UART_RxCpltCallback+0x25c>)
 8004b42:	7819      	ldrb	r1, [r3, #0]
 8004b44:	4b52      	ldr	r3, [pc, #328]	@ (8004c90 <HAL_UART_RxCpltCallback+0x268>)
 8004b46:	5499      	strb	r1, [r3, r2]
				cnt_ibus++;
 8004b48:	4b50      	ldr	r3, [pc, #320]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	b2da      	uxtb	r2, r3
 8004b50:	4b4e      	ldr	r3, [pc, #312]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004b52:	701a      	strb	r2, [r3, #0]
			} else {
				cnt_ibus = 0;
			}
			break;
 8004b54:	e020      	b.n	8004b98 <HAL_UART_RxCpltCallback+0x170>
				cnt_ibus = 0;
 8004b56:	4b4d      	ldr	r3, [pc, #308]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	701a      	strb	r2, [r3, #0]
			break;
 8004b5c:	e01c      	b.n	8004b98 <HAL_UART_RxCpltCallback+0x170>

		case 31:
			ibus_rx_buf[cnt_ibus] = uart5_rxData;
 8004b5e:	4b4b      	ldr	r3, [pc, #300]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	461a      	mov	r2, r3
 8004b64:	4b47      	ldr	r3, [pc, #284]	@ (8004c84 <HAL_UART_RxCpltCallback+0x25c>)
 8004b66:	7819      	ldrb	r1, [r3, #0]
 8004b68:	4b49      	ldr	r3, [pc, #292]	@ (8004c90 <HAL_UART_RxCpltCallback+0x268>)
 8004b6a:	5499      	strb	r1, [r3, r2]
			cnt_ibus = 0;
 8004b6c:	4b47      	ldr	r3, [pc, #284]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 8004b72:	4b48      	ldr	r3, [pc, #288]	@ (8004c94 <HAL_UART_RxCpltCallback+0x26c>)
 8004b74:	2201      	movs	r2, #1
 8004b76:	701a      	strb	r2, [r3, #0]
			break;
 8004b78:	e00e      	b.n	8004b98 <HAL_UART_RxCpltCallback+0x170>

		default:
			ibus_rx_buf[cnt_ibus] = uart5_rxData;
 8004b7a:	4b44      	ldr	r3, [pc, #272]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	461a      	mov	r2, r3
 8004b80:	4b40      	ldr	r3, [pc, #256]	@ (8004c84 <HAL_UART_RxCpltCallback+0x25c>)
 8004b82:	7819      	ldrb	r1, [r3, #0]
 8004b84:	4b42      	ldr	r3, [pc, #264]	@ (8004c90 <HAL_UART_RxCpltCallback+0x268>)
 8004b86:	5499      	strb	r1, [r3, r2]
			cnt_ibus++;
 8004b88:	4b40      	ldr	r3, [pc, #256]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004b8a:	781b      	ldrb	r3, [r3, #0]
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	b2da      	uxtb	r2, r3
 8004b90:	4b3e      	ldr	r3, [pc, #248]	@ (8004c8c <HAL_UART_RxCpltCallback+0x264>)
 8004b92:	701a      	strb	r2, [r3, #0]
			break;
 8004b94:	e000      	b.n	8004b98 <HAL_UART_RxCpltCallback+0x170>
			break;
 8004b96:	bf00      	nop
		}

	}
	if (huart->Instance == UART4) {
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a3e      	ldr	r2, [pc, #248]	@ (8004c98 <HAL_UART_RxCpltCallback+0x270>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d153      	bne.n	8004c4a <HAL_UART_RxCpltCallback+0x222>

		HAL_UART_Receive_IT(&huart4, &uart4_rxData, 1);
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	493d      	ldr	r1, [pc, #244]	@ (8004c9c <HAL_UART_RxCpltCallback+0x274>)
 8004ba6:	483e      	ldr	r0, [pc, #248]	@ (8004ca0 <HAL_UART_RxCpltCallback+0x278>)
 8004ba8:	f005 fd51 	bl	800a64e <HAL_UART_Receive_IT>

		//GPS�???????? ?��?�� ?��?��받�? ?��?��?���???????? 바로 com?���???????? 보내�????????기에 주석처리?��?��.
		//HAL_UART_Transmit(&huart6, &uart4_rxData, 1, 0);

		switch (cnt) {
 8004bac:	4b3d      	ldr	r3, [pc, #244]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	2b23      	cmp	r3, #35	@ 0x23
 8004bb2:	d02e      	beq.n	8004c12 <HAL_UART_RxCpltCallback+0x1ea>
 8004bb4:	2b23      	cmp	r3, #35	@ 0x23
 8004bb6:	dc39      	bgt.n	8004c2c <HAL_UART_RxCpltCallback+0x204>
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d002      	beq.n	8004bc2 <HAL_UART_RxCpltCallback+0x19a>
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d012      	beq.n	8004be6 <HAL_UART_RxCpltCallback+0x1be>
 8004bc0:	e034      	b.n	8004c2c <HAL_UART_RxCpltCallback+0x204>
		case 0:
			if (uart4_rxData == 0xb5) {
 8004bc2:	4b36      	ldr	r3, [pc, #216]	@ (8004c9c <HAL_UART_RxCpltCallback+0x274>)
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	2bb5      	cmp	r3, #181	@ 0xb5
 8004bc8:	d13e      	bne.n	8004c48 <HAL_UART_RxCpltCallback+0x220>
				m8n_rx_buf[cnt] = uart4_rxData;
 8004bca:	4b36      	ldr	r3, [pc, #216]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	461a      	mov	r2, r3
 8004bd0:	4b32      	ldr	r3, [pc, #200]	@ (8004c9c <HAL_UART_RxCpltCallback+0x274>)
 8004bd2:	7819      	ldrb	r1, [r3, #0]
 8004bd4:	4b34      	ldr	r3, [pc, #208]	@ (8004ca8 <HAL_UART_RxCpltCallback+0x280>)
 8004bd6:	5499      	strb	r1, [r3, r2]
				cnt++;
 8004bd8:	4b32      	ldr	r3, [pc, #200]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	3301      	adds	r3, #1
 8004bde:	b2da      	uxtb	r2, r3
 8004be0:	4b30      	ldr	r3, [pc, #192]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004be2:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004be4:	e030      	b.n	8004c48 <HAL_UART_RxCpltCallback+0x220>
		case 1:
			if (uart4_rxData == 0x62) {
 8004be6:	4b2d      	ldr	r3, [pc, #180]	@ (8004c9c <HAL_UART_RxCpltCallback+0x274>)
 8004be8:	781b      	ldrb	r3, [r3, #0]
 8004bea:	2b62      	cmp	r3, #98	@ 0x62
 8004bec:	d10d      	bne.n	8004c0a <HAL_UART_RxCpltCallback+0x1e2>
				m8n_rx_buf[cnt] = uart4_rxData;
 8004bee:	4b2d      	ldr	r3, [pc, #180]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	4b29      	ldr	r3, [pc, #164]	@ (8004c9c <HAL_UART_RxCpltCallback+0x274>)
 8004bf6:	7819      	ldrb	r1, [r3, #0]
 8004bf8:	4b2b      	ldr	r3, [pc, #172]	@ (8004ca8 <HAL_UART_RxCpltCallback+0x280>)
 8004bfa:	5499      	strb	r1, [r3, r2]
				cnt++;
 8004bfc:	4b29      	ldr	r3, [pc, #164]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004bfe:	781b      	ldrb	r3, [r3, #0]
 8004c00:	3301      	adds	r3, #1
 8004c02:	b2da      	uxtb	r2, r3
 8004c04:	4b27      	ldr	r3, [pc, #156]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004c06:	701a      	strb	r2, [r3, #0]
			} else
				cnt = 0;
			break;
 8004c08:	e01f      	b.n	8004c4a <HAL_UART_RxCpltCallback+0x222>
				cnt = 0;
 8004c0a:	4b26      	ldr	r3, [pc, #152]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	701a      	strb	r2, [r3, #0]
			break;
 8004c10:	e01b      	b.n	8004c4a <HAL_UART_RxCpltCallback+0x222>
		case 35:
			m8n_rx_buf[cnt] = uart4_rxData;
 8004c12:	4b24      	ldr	r3, [pc, #144]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004c14:	781b      	ldrb	r3, [r3, #0]
 8004c16:	461a      	mov	r2, r3
 8004c18:	4b20      	ldr	r3, [pc, #128]	@ (8004c9c <HAL_UART_RxCpltCallback+0x274>)
 8004c1a:	7819      	ldrb	r1, [r3, #0]
 8004c1c:	4b22      	ldr	r3, [pc, #136]	@ (8004ca8 <HAL_UART_RxCpltCallback+0x280>)
 8004c1e:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 8004c20:	4b20      	ldr	r3, [pc, #128]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004c22:	2200      	movs	r2, #0
 8004c24:	701a      	strb	r2, [r3, #0]
			m8n_rx_cplt_flag = 1;
 8004c26:	4b21      	ldr	r3, [pc, #132]	@ (8004cac <HAL_UART_RxCpltCallback+0x284>)
 8004c28:	2201      	movs	r2, #1
 8004c2a:	701a      	strb	r2, [r3, #0]
		default: //case?�� 만족?���???????? ?��?��?�� ?��?��?��?��.
			m8n_rx_buf[cnt] = uart4_rxData;
 8004c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	461a      	mov	r2, r3
 8004c32:	4b1a      	ldr	r3, [pc, #104]	@ (8004c9c <HAL_UART_RxCpltCallback+0x274>)
 8004c34:	7819      	ldrb	r1, [r3, #0]
 8004c36:	4b1c      	ldr	r3, [pc, #112]	@ (8004ca8 <HAL_UART_RxCpltCallback+0x280>)
 8004c38:	5499      	strb	r1, [r3, r2]
			cnt++;
 8004c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	3301      	adds	r3, #1
 8004c40:	b2da      	uxtb	r2, r3
 8004c42:	4b18      	ldr	r3, [pc, #96]	@ (8004ca4 <HAL_UART_RxCpltCallback+0x27c>)
 8004c44:	701a      	strb	r2, [r3, #0]
			break;
 8004c46:	e000      	b.n	8004c4a <HAL_UART_RxCpltCallback+0x222>
			break;
 8004c48:	bf00      	nop
		}
	}

	if (huart->Instance == USART6) {
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a18      	ldr	r2, [pc, #96]	@ (8004cb0 <HAL_UART_RxCpltCallback+0x288>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d104      	bne.n	8004c5e <HAL_UART_RxCpltCallback+0x236>
		HAL_UART_Receive_IT(&huart6, &uart6_rxData, 1);
 8004c54:	2201      	movs	r2, #1
 8004c56:	4917      	ldr	r1, [pc, #92]	@ (8004cb4 <HAL_UART_RxCpltCallback+0x28c>)
 8004c58:	4817      	ldr	r0, [pc, #92]	@ (8004cb8 <HAL_UART_RxCpltCallback+0x290>)
 8004c5a:	f005 fcf8 	bl	800a64e <HAL_UART_Receive_IT>
//		HAL_UART_Transmit_IT(&huart4, &uart6_rxData, 1);
	}
}
 8004c5e:	bf00      	nop
 8004c60:	3708      	adds	r7, #8
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	40011000 	.word	0x40011000
 8004c6c:	20000537 	.word	0x20000537
 8004c70:	2000044b 	.word	0x2000044b
 8004c74:	2000050c 	.word	0x2000050c
 8004c78:	20000534 	.word	0x20000534
 8004c7c:	200006a8 	.word	0x200006a8
 8004c80:	40005000 	.word	0x40005000
 8004c84:	20000449 	.word	0x20000449
 8004c88:	20000660 	.word	0x20000660
 8004c8c:	20000538 	.word	0x20000538
 8004c90:	20000474 	.word	0x20000474
 8004c94:	20000494 	.word	0x20000494
 8004c98:	40004c00 	.word	0x40004c00
 8004c9c:	2000044a 	.word	0x2000044a
 8004ca0:	20000618 	.word	0x20000618
 8004ca4:	20000539 	.word	0x20000539
 8004ca8:	2000044c 	.word	0x2000044c
 8004cac:	20000470 	.word	0x20000470
 8004cb0:	40011400 	.word	0x40011400
 8004cb4:	20000448 	.word	0x20000448
 8004cb8:	200006f0 	.word	0x200006f0

08004cbc <BNO080_Calibration>:

void BNO080_Calibration(void) {
 8004cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cc0:	b090      	sub	sp, #64	@ 0x40
 8004cc2:	af06      	add	r7, sp, #24
	//Resets BNO080 to disable All output
	BNO080_Initialization();
 8004cc4:	f7fc fc02 	bl	80014cc <BNO080_Initialization>

	//BNO080/BNO085 Configuration
	//Enable dynamic calibration for accelerometer, gyroscope, and magnetometer
	//Enable Game Rotation Vector output
	//Enable Magnetic Field output
	BNO080_calibrateAll(); //Turn on cal for Accel, Gyro, and Mag
 8004cc8:	f7fc ff56 	bl	8001b78 <BNO080_calibrateAll>
	BNO080_enableGameRotationVector(20000); //Send data update every 20ms (50Hz)
 8004ccc:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8004cd0:	f7fc ff34 	bl	8001b3c <BNO080_enableGameRotationVector>
	BNO080_enableMagnetometer(20000); //Send data update every 20ms (50Hz)
 8004cd4:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8004cd8:	f7fc ff3f 	bl	8001b5a <BNO080_enableMagnetometer>

	//Once magnetic field is 2 or 3, run the Save DCD Now command
	printf(
 8004cdc:	489c      	ldr	r0, [pc, #624]	@ (8004f50 <BNO080_Calibration+0x294>)
 8004cde:	f007 fbf3 	bl	800c4c8 <puts>
			"Calibrating BNO080. Pull up FS-i6 SWC to end calibration and save to flash\n");
	printf("Output in form x, y, z, in uTesla\n\n");
 8004ce2:	489c      	ldr	r0, [pc, #624]	@ (8004f54 <BNO080_Calibration+0x298>)
 8004ce4:	f007 fbf0 	bl	800c4c8 <puts>

	//while loop for calibration procedure
	//Iterates until iBus.SwC is mid point (1500)
	//Calibration procedure should be done while this loop is in iteration.
	while (iBus.SwC == 1500) {
 8004ce8:	e0b9      	b.n	8004e5e <BNO080_Calibration+0x1a2>
		if (BNO080_dataAvailable() == 1) {
 8004cea:	f7fc fc85 	bl	80015f8 <BNO080_dataAvailable>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	f040 80af 	bne.w	8004e54 <BNO080_Calibration+0x198>
			//Observing the status bit of the magnetic field output
			float x = BNO080_getMagX();
 8004cf6:	f7fc fe9d 	bl	8001a34 <BNO080_getMagX>
 8004cfa:	ed87 0a08 	vstr	s0, [r7, #32]
			float y = BNO080_getMagY();
 8004cfe:	f7fc feaf 	bl	8001a60 <BNO080_getMagY>
 8004d02:	ed87 0a07 	vstr	s0, [r7, #28]
			float z = BNO080_getMagZ();
 8004d06:	f7fc fec1 	bl	8001a8c <BNO080_getMagZ>
 8004d0a:	ed87 0a06 	vstr	s0, [r7, #24]
			unsigned char accuracy = BNO080_getMagAccuracy();
 8004d0e:	f7fc fed3 	bl	8001ab8 <BNO080_getMagAccuracy>
 8004d12:	4603      	mov	r3, r0
 8004d14:	75fb      	strb	r3, [r7, #23]

			float quatI = BNO080_getQuatI();
 8004d16:	f7fc fe29 	bl	800196c <BNO080_getQuatI>
 8004d1a:	ed87 0a04 	vstr	s0, [r7, #16]
			float quatJ = BNO080_getQuatJ();
 8004d1e:	f7fc fe3b 	bl	8001998 <BNO080_getQuatJ>
 8004d22:	ed87 0a03 	vstr	s0, [r7, #12]
			float quatK = BNO080_getQuatK();
 8004d26:	f7fc fe4d 	bl	80019c4 <BNO080_getQuatK>
 8004d2a:	ed87 0a02 	vstr	s0, [r7, #8]
			float quatReal = BNO080_getQuatReal();
 8004d2e:	f7fc fe5f 	bl	80019f0 <BNO080_getQuatReal>
 8004d32:	ed87 0a01 	vstr	s0, [r7, #4]
			unsigned char sensorAccuracy = BNO080_getQuatAccuracy();
 8004d36:	f7fc fe71 	bl	8001a1c <BNO080_getQuatAccuracy>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	70fb      	strb	r3, [r7, #3]

			printf("%f,%f,%f,", x, y, z);
 8004d3e:	6a38      	ldr	r0, [r7, #32]
 8004d40:	f7fb fc02 	bl	8000548 <__aeabi_f2d>
 8004d44:	4680      	mov	r8, r0
 8004d46:	4689      	mov	r9, r1
 8004d48:	69f8      	ldr	r0, [r7, #28]
 8004d4a:	f7fb fbfd 	bl	8000548 <__aeabi_f2d>
 8004d4e:	4604      	mov	r4, r0
 8004d50:	460d      	mov	r5, r1
 8004d52:	69b8      	ldr	r0, [r7, #24]
 8004d54:	f7fb fbf8 	bl	8000548 <__aeabi_f2d>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004d60:	e9cd 4500 	strd	r4, r5, [sp]
 8004d64:	4642      	mov	r2, r8
 8004d66:	464b      	mov	r3, r9
 8004d68:	487b      	ldr	r0, [pc, #492]	@ (8004f58 <BNO080_Calibration+0x29c>)
 8004d6a:	f007 fb45 	bl	800c3f8 <iprintf>
			if (accuracy == 0)
 8004d6e:	7dfb      	ldrb	r3, [r7, #23]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d103      	bne.n	8004d7c <BNO080_Calibration+0xc0>
				printf("Unreliable\t");
 8004d74:	4879      	ldr	r0, [pc, #484]	@ (8004f5c <BNO080_Calibration+0x2a0>)
 8004d76:	f007 fb3f 	bl	800c3f8 <iprintf>
 8004d7a:	e013      	b.n	8004da4 <BNO080_Calibration+0xe8>
			else if (accuracy == 1)
 8004d7c:	7dfb      	ldrb	r3, [r7, #23]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d103      	bne.n	8004d8a <BNO080_Calibration+0xce>
				printf("Low\t");
 8004d82:	4877      	ldr	r0, [pc, #476]	@ (8004f60 <BNO080_Calibration+0x2a4>)
 8004d84:	f007 fb38 	bl	800c3f8 <iprintf>
 8004d88:	e00c      	b.n	8004da4 <BNO080_Calibration+0xe8>
			else if (accuracy == 2)
 8004d8a:	7dfb      	ldrb	r3, [r7, #23]
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d103      	bne.n	8004d98 <BNO080_Calibration+0xdc>
				printf("Medium\t");
 8004d90:	4874      	ldr	r0, [pc, #464]	@ (8004f64 <BNO080_Calibration+0x2a8>)
 8004d92:	f007 fb31 	bl	800c3f8 <iprintf>
 8004d96:	e005      	b.n	8004da4 <BNO080_Calibration+0xe8>
			else if (accuracy == 3)
 8004d98:	7dfb      	ldrb	r3, [r7, #23]
 8004d9a:	2b03      	cmp	r3, #3
 8004d9c:	d102      	bne.n	8004da4 <BNO080_Calibration+0xe8>
				printf("High\t");
 8004d9e:	4872      	ldr	r0, [pc, #456]	@ (8004f68 <BNO080_Calibration+0x2ac>)
 8004da0:	f007 fb2a 	bl	800c3f8 <iprintf>

			printf("\t%f,%f,%f,%f,", quatI, quatI, quatI, quatReal);
 8004da4:	6938      	ldr	r0, [r7, #16]
 8004da6:	f7fb fbcf 	bl	8000548 <__aeabi_f2d>
 8004daa:	4682      	mov	sl, r0
 8004dac:	468b      	mov	fp, r1
 8004dae:	6938      	ldr	r0, [r7, #16]
 8004db0:	f7fb fbca 	bl	8000548 <__aeabi_f2d>
 8004db4:	4604      	mov	r4, r0
 8004db6:	460d      	mov	r5, r1
 8004db8:	6938      	ldr	r0, [r7, #16]
 8004dba:	f7fb fbc5 	bl	8000548 <__aeabi_f2d>
 8004dbe:	4680      	mov	r8, r0
 8004dc0:	4689      	mov	r9, r1
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7fb fbc0 	bl	8000548 <__aeabi_f2d>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	460b      	mov	r3, r1
 8004dcc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004dd0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8004dd4:	e9cd 4500 	strd	r4, r5, [sp]
 8004dd8:	4652      	mov	r2, sl
 8004dda:	465b      	mov	r3, fp
 8004ddc:	4863      	ldr	r0, [pc, #396]	@ (8004f6c <BNO080_Calibration+0x2b0>)
 8004dde:	f007 fb0b 	bl	800c3f8 <iprintf>
			if (sensorAccuracy == 0)
 8004de2:	78fb      	ldrb	r3, [r7, #3]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d103      	bne.n	8004df0 <BNO080_Calibration+0x134>
				printf("Unreliable\n");
 8004de8:	4861      	ldr	r0, [pc, #388]	@ (8004f70 <BNO080_Calibration+0x2b4>)
 8004dea:	f007 fb6d 	bl	800c4c8 <puts>
 8004dee:	e013      	b.n	8004e18 <BNO080_Calibration+0x15c>
			else if (sensorAccuracy == 1)
 8004df0:	78fb      	ldrb	r3, [r7, #3]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d103      	bne.n	8004dfe <BNO080_Calibration+0x142>
				printf("Low\n");
 8004df6:	485f      	ldr	r0, [pc, #380]	@ (8004f74 <BNO080_Calibration+0x2b8>)
 8004df8:	f007 fb66 	bl	800c4c8 <puts>
 8004dfc:	e00c      	b.n	8004e18 <BNO080_Calibration+0x15c>
			else if (sensorAccuracy == 2)
 8004dfe:	78fb      	ldrb	r3, [r7, #3]
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d103      	bne.n	8004e0c <BNO080_Calibration+0x150>
				printf("Medium\n");
 8004e04:	485c      	ldr	r0, [pc, #368]	@ (8004f78 <BNO080_Calibration+0x2bc>)
 8004e06:	f007 fb5f 	bl	800c4c8 <puts>
 8004e0a:	e005      	b.n	8004e18 <BNO080_Calibration+0x15c>
			else if (sensorAccuracy == 3)
 8004e0c:	78fb      	ldrb	r3, [r7, #3]
 8004e0e:	2b03      	cmp	r3, #3
 8004e10:	d102      	bne.n	8004e18 <BNO080_Calibration+0x15c>
				printf("High\n");
 8004e12:	485a      	ldr	r0, [pc, #360]	@ (8004f7c <BNO080_Calibration+0x2c0>)
 8004e14:	f007 fb58 	bl	800c4c8 <puts>

			//Turn the LED and buzzer on when both accuracy and sensorAccuracy is high
			if (accuracy == 3 && sensorAccuracy == 3) {
 8004e18:	7dfb      	ldrb	r3, [r7, #23]
 8004e1a:	2b03      	cmp	r3, #3
 8004e1c:	d111      	bne.n	8004e42 <BNO080_Calibration+0x186>
 8004e1e:	78fb      	ldrb	r3, [r7, #3]
 8004e20:	2b03      	cmp	r3, #3
 8004e22:	d10e      	bne.n	8004e42 <BNO080_Calibration+0x186>
				HAL_GPIO_WritePin(GPIOC,
 8004e24:	2201      	movs	r2, #1
 8004e26:	2107      	movs	r1, #7
 8004e28:	4855      	ldr	r0, [pc, #340]	@ (8004f80 <BNO080_Calibration+0x2c4>)
 8004e2a:	f002 fd65 	bl	80078f8 <HAL_GPIO_WritePin>
				LED_Blue_Pin | LED_Green_Pin | LED_Red_Pin, 1);
				htim3.Instance->PSC = 65000; //Very low frequency
 8004e2e:	4b55      	ldr	r3, [pc, #340]	@ (8004f84 <BNO080_Calibration+0x2c8>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f64f 52e8 	movw	r2, #65000	@ 0xfde8
 8004e36:	629a      	str	r2, [r3, #40]	@ 0x28
				HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8004e38:	210c      	movs	r1, #12
 8004e3a:	4852      	ldr	r0, [pc, #328]	@ (8004f84 <BNO080_Calibration+0x2c8>)
 8004e3c:	f004 fb66 	bl	800950c <HAL_TIM_PWM_Start>
 8004e40:	e008      	b.n	8004e54 <BNO080_Calibration+0x198>

			} else {
				HAL_GPIO_WritePin(GPIOC,
 8004e42:	2200      	movs	r2, #0
 8004e44:	2107      	movs	r1, #7
 8004e46:	484e      	ldr	r0, [pc, #312]	@ (8004f80 <BNO080_Calibration+0x2c4>)
 8004e48:	f002 fd56 	bl	80078f8 <HAL_GPIO_WritePin>
				LED_Blue_Pin | LED_Green_Pin | LED_Red_Pin, 0);

				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8004e4c:	210c      	movs	r1, #12
 8004e4e:	484d      	ldr	r0, [pc, #308]	@ (8004f84 <BNO080_Calibration+0x2c8>)
 8004e50:	f004 fc24 	bl	800969c <HAL_TIM_PWM_Stop>
			}
		}

		Is_iBus_Received(); //Refreshes iBus Data for iBus.SwC
 8004e54:	f7ff fdc8 	bl	80049e8 <Is_iBus_Received>
		HAL_Delay(100);
 8004e58:	2064      	movs	r0, #100	@ 0x64
 8004e5a:	f001 fa67 	bl	800632c <HAL_Delay>
	while (iBus.SwC == 1500) {
 8004e5e:	4b4a      	ldr	r3, [pc, #296]	@ (8004f88 <BNO080_Calibration+0x2cc>)
 8004e60:	899b      	ldrh	r3, [r3, #12]
 8004e62:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004e66:	4293      	cmp	r3, r2
 8004e68:	f43f af3f 	beq.w	8004cea <BNO080_Calibration+0x2e>
	}

	//Ends the loop when iBus.SwC is not mid point
	//Turn the LED and buzzer off
	HAL_GPIO_WritePin(GPIOC, LED_Blue_Pin | LED_Green_Pin | LED_Red_Pin, 0);
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	2107      	movs	r1, #7
 8004e70:	4843      	ldr	r0, [pc, #268]	@ (8004f80 <BNO080_Calibration+0x2c4>)
 8004e72:	f002 fd41 	bl	80078f8 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8004e76:	210c      	movs	r1, #12
 8004e78:	4842      	ldr	r0, [pc, #264]	@ (8004f84 <BNO080_Calibration+0x2c8>)
 8004e7a:	f004 fc0f 	bl	800969c <HAL_TIM_PWM_Stop>

	//Saves the current dynamic calibration data (DCD) to memory
	//Sends command to get the latest calibration status
	BNO080_saveCalibration();
 8004e7e:	f7fc ff69 	bl	8001d54 <BNO080_saveCalibration>
	BNO080_requestCalibrationStatus();
 8004e82:	f7fc ff4b 	bl	8001d1c <BNO080_requestCalibrationStatus>

	//Wait for calibration response, timeout if no response
	int counter = 100;
 8004e86:	2364      	movs	r3, #100	@ 0x64
 8004e88:	627b      	str	r3, [r7, #36]	@ 0x24
	while (1) {
		if (--counter == 0)
 8004e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8c:	3b01      	subs	r3, #1
 8004e8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d02d      	beq.n	8004ef2 <BNO080_Calibration+0x236>
			break;
		if (BNO080_dataAvailable()) {
 8004e96:	f7fc fbaf 	bl	80015f8 <BNO080_dataAvailable>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d024      	beq.n	8004eea <BNO080_Calibration+0x22e>
			//The IMU can report many different things. We must wait
			//for the ME Calibration Response Status byte to go to zero
			if (BNO080_calibrationComplete() == 1) {
 8004ea0:	f7fc fe72 	bl	8001b88 <BNO080_calibrationComplete>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d11f      	bne.n	8004eea <BNO080_Calibration+0x22e>
				printf("\nCalibration data successfully stored\n");
 8004eaa:	4838      	ldr	r0, [pc, #224]	@ (8004f8c <BNO080_Calibration+0x2d0>)
 8004eac:	f007 fb0c 	bl	800c4c8 <puts>
				HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8004eb0:	210c      	movs	r1, #12
 8004eb2:	4834      	ldr	r0, [pc, #208]	@ (8004f84 <BNO080_Calibration+0x2c8>)
 8004eb4:	f004 fb2a 	bl	800950c <HAL_TIM_PWM_Start>
				TIM3->PSC = 2000;
 8004eb8:	4b35      	ldr	r3, [pc, #212]	@ (8004f90 <BNO080_Calibration+0x2d4>)
 8004eba:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004ebe:	629a      	str	r2, [r3, #40]	@ 0x28
				HAL_Delay(300);
 8004ec0:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004ec4:	f001 fa32 	bl	800632c <HAL_Delay>
				TIM3->PSC = 1500;
 8004ec8:	4b31      	ldr	r3, [pc, #196]	@ (8004f90 <BNO080_Calibration+0x2d4>)
 8004eca:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004ece:	629a      	str	r2, [r3, #40]	@ 0x28
				HAL_Delay(300);
 8004ed0:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004ed4:	f001 fa2a 	bl	800632c <HAL_Delay>
				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8004ed8:	210c      	movs	r1, #12
 8004eda:	482a      	ldr	r0, [pc, #168]	@ (8004f84 <BNO080_Calibration+0x2c8>)
 8004edc:	f004 fbde 	bl	800969c <HAL_TIM_PWM_Stop>
				HAL_Delay(1000);
 8004ee0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004ee4:	f001 fa22 	bl	800632c <HAL_Delay>
				break;
 8004ee8:	e004      	b.n	8004ef4 <BNO080_Calibration+0x238>
			}
		}
		HAL_Delay(10);
 8004eea:	200a      	movs	r0, #10
 8004eec:	f001 fa1e 	bl	800632c <HAL_Delay>
		if (--counter == 0)
 8004ef0:	e7cb      	b.n	8004e8a <BNO080_Calibration+0x1ce>
			break;
 8004ef2:	bf00      	nop
	}
	if (counter == 0) {
 8004ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d11e      	bne.n	8004f38 <BNO080_Calibration+0x27c>
		printf("\nCalibration data failed to store. Please try again.\n");
 8004efa:	4826      	ldr	r0, [pc, #152]	@ (8004f94 <BNO080_Calibration+0x2d8>)
 8004efc:	f007 fae4 	bl	800c4c8 <puts>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8004f00:	210c      	movs	r1, #12
 8004f02:	4820      	ldr	r0, [pc, #128]	@ (8004f84 <BNO080_Calibration+0x2c8>)
 8004f04:	f004 fb02 	bl	800950c <HAL_TIM_PWM_Start>
		TIM3->PSC = 1500;
 8004f08:	4b21      	ldr	r3, [pc, #132]	@ (8004f90 <BNO080_Calibration+0x2d4>)
 8004f0a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8004f0e:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(300);
 8004f10:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004f14:	f001 fa0a 	bl	800632c <HAL_Delay>
		TIM3->PSC = 2000;
 8004f18:	4b1d      	ldr	r3, [pc, #116]	@ (8004f90 <BNO080_Calibration+0x2d4>)
 8004f1a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004f1e:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_Delay(300);
 8004f20:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8004f24:	f001 fa02 	bl	800632c <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8004f28:	210c      	movs	r1, #12
 8004f2a:	4816      	ldr	r0, [pc, #88]	@ (8004f84 <BNO080_Calibration+0x2c8>)
 8004f2c:	f004 fbb6 	bl	800969c <HAL_TIM_PWM_Stop>
		HAL_Delay(1000);
 8004f30:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004f34:	f001 f9fa 	bl	800632c <HAL_Delay>
	//In general, calibration should be left on at all times. The BNO080
	//auto-calibrates and auto-records cal data roughly every 5 minutes

	//Resets BNO080 to disable Game Rotation Vector and Magnetometer
	//Enables Rotation Vector
	BNO080_Initialization();
 8004f38:	f7fc fac8 	bl	80014cc <BNO080_Initialization>
	BNO080_enableRotationVector(2500); //Send data update every 2.5ms (400Hz)
 8004f3c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8004f40:	f7fc fded 	bl	8001b1e <BNO080_enableRotationVector>
}
 8004f44:	bf00      	nop
 8004f46:	3728      	adds	r7, #40	@ 0x28
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f4e:	bf00      	nop
 8004f50:	0800f2e8 	.word	0x0800f2e8
 8004f54:	0800f334 	.word	0x0800f334
 8004f58:	0800f358 	.word	0x0800f358
 8004f5c:	0800f364 	.word	0x0800f364
 8004f60:	0800f370 	.word	0x0800f370
 8004f64:	0800f378 	.word	0x0800f378
 8004f68:	0800f380 	.word	0x0800f380
 8004f6c:	0800f388 	.word	0x0800f388
 8004f70:	0800f398 	.word	0x0800f398
 8004f74:	0800f3a4 	.word	0x0800f3a4
 8004f78:	0800f3a8 	.word	0x0800f3a8
 8004f7c:	0800f3b0 	.word	0x0800f3b0
 8004f80:	40020800 	.word	0x40020800
 8004f84:	20000540 	.word	0x20000540
 8004f88:	200002c0 	.word	0x200002c0
 8004f8c:	0800f3b8 	.word	0x0800f3b8
 8004f90:	40000400 	.word	0x40000400
 8004f94:	0800f3e0 	.word	0x0800f3e0

08004f98 <Encode_Msg_AHRS>:

void Encode_Msg_AHRS(uint8_t *telemetry_tx_buf) {
 8004f98:	b480      	push	{r7}
 8004f9a:	b085      	sub	sp, #20
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]

	telemetry_tx_buf[0] = 0x46;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2246      	movs	r2, #70	@ 0x46
 8004fa4:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[1] = 0x43;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	3301      	adds	r3, #1
 8004faa:	2243      	movs	r2, #67	@ 0x43
 8004fac:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[2] = 0x10;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	3302      	adds	r3, #2
 8004fb2:	2210      	movs	r2, #16
 8004fb4:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[3] = (short) (BNO080_Roll * 100);
 8004fb6:	4bae      	ldr	r3, [pc, #696]	@ (8005270 <Encode_Msg_AHRS+0x2d8>)
 8004fb8:	edd3 7a00 	vldr	s15, [r3]
 8004fbc:	ed9f 7aad 	vldr	s14, [pc, #692]	@ 8005274 <Encode_Msg_AHRS+0x2dc>
 8004fc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004fc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004fc8:	ee17 3a90 	vmov	r3, s15
 8004fcc:	b21a      	sxth	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	3303      	adds	r3, #3
 8004fd2:	b2d2      	uxtb	r2, r2
 8004fd4:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[4] = ((short) (BNO080_Roll * 100)) >> 8;
 8004fd6:	4ba6      	ldr	r3, [pc, #664]	@ (8005270 <Encode_Msg_AHRS+0x2d8>)
 8004fd8:	edd3 7a00 	vldr	s15, [r3]
 8004fdc:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 8005274 <Encode_Msg_AHRS+0x2dc>
 8004fe0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004fe4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004fe8:	ee17 3a90 	vmov	r3, s15
 8004fec:	b21b      	sxth	r3, r3
 8004fee:	121b      	asrs	r3, r3, #8
 8004ff0:	b21a      	sxth	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	3304      	adds	r3, #4
 8004ff6:	b2d2      	uxtb	r2, r2
 8004ff8:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[5] = (short) (BNO080_Pitch * 100);
 8004ffa:	4b9f      	ldr	r3, [pc, #636]	@ (8005278 <Encode_Msg_AHRS+0x2e0>)
 8004ffc:	edd3 7a00 	vldr	s15, [r3]
 8005000:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8005274 <Encode_Msg_AHRS+0x2dc>
 8005004:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005008:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800500c:	ee17 3a90 	vmov	r3, s15
 8005010:	b21a      	sxth	r2, r3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	3305      	adds	r3, #5
 8005016:	b2d2      	uxtb	r2, r2
 8005018:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[6] = ((short) (BNO080_Pitch * 100)) >> 8;
 800501a:	4b97      	ldr	r3, [pc, #604]	@ (8005278 <Encode_Msg_AHRS+0x2e0>)
 800501c:	edd3 7a00 	vldr	s15, [r3]
 8005020:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8005274 <Encode_Msg_AHRS+0x2dc>
 8005024:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005028:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800502c:	ee17 3a90 	vmov	r3, s15
 8005030:	b21b      	sxth	r3, r3
 8005032:	121b      	asrs	r3, r3, #8
 8005034:	b21a      	sxth	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	3306      	adds	r3, #6
 800503a:	b2d2      	uxtb	r2, r2
 800503c:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[7] = (unsigned short) (BNO080_Yaw * 100);
 800503e:	4b8f      	ldr	r3, [pc, #572]	@ (800527c <Encode_Msg_AHRS+0x2e4>)
 8005040:	edd3 7a00 	vldr	s15, [r3]
 8005044:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8005274 <Encode_Msg_AHRS+0x2dc>
 8005048:	ee67 7a87 	vmul.f32	s15, s15, s14
 800504c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005050:	ee17 3a90 	vmov	r3, s15
 8005054:	b29a      	uxth	r2, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	3307      	adds	r3, #7
 800505a:	b2d2      	uxtb	r2, r2
 800505c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[8] = ((unsigned short) (BNO080_Yaw * 100)) >> 8;
 800505e:	4b87      	ldr	r3, [pc, #540]	@ (800527c <Encode_Msg_AHRS+0x2e4>)
 8005060:	edd3 7a00 	vldr	s15, [r3]
 8005064:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8005274 <Encode_Msg_AHRS+0x2dc>
 8005068:	ee67 7a87 	vmul.f32	s15, s15, s14
 800506c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005070:	ee17 3a90 	vmov	r3, s15
 8005074:	b29b      	uxth	r3, r3
 8005076:	0a1b      	lsrs	r3, r3, #8
 8005078:	b29a      	uxth	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	3308      	adds	r3, #8
 800507e:	b2d2      	uxtb	r2, r2
 8005080:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[9] = (short) (LPS22HH.baroAltFilt * 10);
 8005082:	4b7f      	ldr	r3, [pc, #508]	@ (8005280 <Encode_Msg_AHRS+0x2e8>)
 8005084:	edd3 7a03 	vldr	s15, [r3, #12]
 8005088:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800508c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005090:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005094:	ee17 3a90 	vmov	r3, s15
 8005098:	b21a      	sxth	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	3309      	adds	r3, #9
 800509e:	b2d2      	uxtb	r2, r2
 80050a0:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[10] = ((short) (LPS22HH.baroAltFilt * 10)) >> 8;
 80050a2:	4b77      	ldr	r3, [pc, #476]	@ (8005280 <Encode_Msg_AHRS+0x2e8>)
 80050a4:	edd3 7a03 	vldr	s15, [r3, #12]
 80050a8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80050ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80050b4:	ee17 3a90 	vmov	r3, s15
 80050b8:	b21b      	sxth	r3, r3
 80050ba:	121b      	asrs	r3, r3, #8
 80050bc:	b21a      	sxth	r2, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	330a      	adds	r3, #10
 80050c2:	b2d2      	uxtb	r2, r2
 80050c4:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[11] = (short) ((iBus.RH - 1500) * 0.1f * 100);
 80050c6:	4b6f      	ldr	r3, [pc, #444]	@ (8005284 <Encode_Msg_AHRS+0x2ec>)
 80050c8:	881b      	ldrh	r3, [r3, #0]
 80050ca:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 80050ce:	ee07 3a90 	vmov	s15, r3
 80050d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80050d6:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8005288 <Encode_Msg_AHRS+0x2f0>
 80050da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050de:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8005274 <Encode_Msg_AHRS+0x2dc>
 80050e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80050e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80050ea:	ee17 3a90 	vmov	r3, s15
 80050ee:	b21a      	sxth	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	330b      	adds	r3, #11
 80050f4:	b2d2      	uxtb	r2, r2
 80050f6:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[12] = ((short) ((iBus.RH - 1500) * 0.1f * 100)) >> 8;
 80050f8:	4b62      	ldr	r3, [pc, #392]	@ (8005284 <Encode_Msg_AHRS+0x2ec>)
 80050fa:	881b      	ldrh	r3, [r3, #0]
 80050fc:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8005100:	ee07 3a90 	vmov	s15, r3
 8005104:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005108:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8005288 <Encode_Msg_AHRS+0x2f0>
 800510c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005110:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8005274 <Encode_Msg_AHRS+0x2dc>
 8005114:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005118:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800511c:	ee17 3a90 	vmov	r3, s15
 8005120:	b21b      	sxth	r3, r3
 8005122:	121b      	asrs	r3, r3, #8
 8005124:	b21a      	sxth	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	330c      	adds	r3, #12
 800512a:	b2d2      	uxtb	r2, r2
 800512c:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[13] = (short) ((iBus.RV - 1500) * 0.1f * 100);
 800512e:	4b55      	ldr	r3, [pc, #340]	@ (8005284 <Encode_Msg_AHRS+0x2ec>)
 8005130:	885b      	ldrh	r3, [r3, #2]
 8005132:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8005136:	ee07 3a90 	vmov	s15, r3
 800513a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800513e:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8005288 <Encode_Msg_AHRS+0x2f0>
 8005142:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005146:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8005274 <Encode_Msg_AHRS+0x2dc>
 800514a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800514e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005152:	ee17 3a90 	vmov	r3, s15
 8005156:	b21a      	sxth	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	330d      	adds	r3, #13
 800515c:	b2d2      	uxtb	r2, r2
 800515e:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[14] = ((short) ((iBus.RV - 1500) * 0.1f * 100)) >> 8;
 8005160:	4b48      	ldr	r3, [pc, #288]	@ (8005284 <Encode_Msg_AHRS+0x2ec>)
 8005162:	885b      	ldrh	r3, [r3, #2]
 8005164:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8005168:	ee07 3a90 	vmov	s15, r3
 800516c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005170:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8005288 <Encode_Msg_AHRS+0x2f0>
 8005174:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005178:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8005274 <Encode_Msg_AHRS+0x2dc>
 800517c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005180:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005184:	ee17 3a90 	vmov	r3, s15
 8005188:	b21b      	sxth	r3, r3
 800518a:	121b      	asrs	r3, r3, #8
 800518c:	b21a      	sxth	r2, r3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	330e      	adds	r3, #14
 8005192:	b2d2      	uxtb	r2, r2
 8005194:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[15] = (unsigned short) ((iBus.LH - 1000) * 0.36f * 100);
 8005196:	4b3b      	ldr	r3, [pc, #236]	@ (8005284 <Encode_Msg_AHRS+0x2ec>)
 8005198:	889b      	ldrh	r3, [r3, #4]
 800519a:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800519e:	ee07 3a90 	vmov	s15, r3
 80051a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051a6:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800528c <Encode_Msg_AHRS+0x2f4>
 80051aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051ae:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8005274 <Encode_Msg_AHRS+0x2dc>
 80051b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051ba:	ee17 3a90 	vmov	r3, s15
 80051be:	b29a      	uxth	r2, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	330f      	adds	r3, #15
 80051c4:	b2d2      	uxtb	r2, r2
 80051c6:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[16] = ((unsigned short) ((iBus.LH - 1000) * 0.36f * 100))
 80051c8:	4b2e      	ldr	r3, [pc, #184]	@ (8005284 <Encode_Msg_AHRS+0x2ec>)
 80051ca:	889b      	ldrh	r3, [r3, #4]
 80051cc:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80051d0:	ee07 3a90 	vmov	s15, r3
 80051d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051d8:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800528c <Encode_Msg_AHRS+0x2f4>
 80051dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051e0:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8005274 <Encode_Msg_AHRS+0x2dc>
 80051e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80051e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051ec:	ee17 3a90 	vmov	r3, s15
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	0a1b      	lsrs	r3, r3, #8
 80051f4:	b29a      	uxth	r2, r3
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	3310      	adds	r3, #16
 80051fa:	b2d2      	uxtb	r2, r2
 80051fc:	701a      	strb	r2, [r3, #0]
			>> 8;

	telemetry_tx_buf[17] = (short) iBus.LV * 10;
 80051fe:	4b21      	ldr	r3, [pc, #132]	@ (8005284 <Encode_Msg_AHRS+0x2ec>)
 8005200:	88db      	ldrh	r3, [r3, #6]
 8005202:	b2da      	uxtb	r2, r3
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	3311      	adds	r3, #17
 8005208:	4611      	mov	r1, r2
 800520a:	0089      	lsls	r1, r1, #2
 800520c:	440a      	add	r2, r1
 800520e:	0052      	lsls	r2, r2, #1
 8005210:	b2d2      	uxtb	r2, r2
 8005212:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[18] = ((short) (iBus.LV * 10)) >> 8;
 8005214:	4b1b      	ldr	r3, [pc, #108]	@ (8005284 <Encode_Msg_AHRS+0x2ec>)
 8005216:	88db      	ldrh	r3, [r3, #6]
 8005218:	461a      	mov	r2, r3
 800521a:	0092      	lsls	r2, r2, #2
 800521c:	4413      	add	r3, r2
 800521e:	005b      	lsls	r3, r3, #1
 8005220:	b29b      	uxth	r3, r3
 8005222:	b21b      	sxth	r3, r3
 8005224:	121b      	asrs	r3, r3, #8
 8005226:	b21a      	sxth	r2, r3
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	3312      	adds	r3, #18
 800522c:	b2d2      	uxtb	r2, r2
 800522e:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[19] = 0xff;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	3313      	adds	r3, #19
 8005234:	22ff      	movs	r2, #255	@ 0xff
 8005236:	701a      	strb	r2, [r3, #0]

	for (int i = 0; i < 19; i++)
 8005238:	2300      	movs	r3, #0
 800523a:	60fb      	str	r3, [r7, #12]
 800523c:	e00e      	b.n	800525c <Encode_Msg_AHRS+0x2c4>
		telemetry_tx_buf[19] = telemetry_tx_buf[19] - telemetry_tx_buf[i];
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	3313      	adds	r3, #19
 8005242:	7819      	ldrb	r1, [r3, #0]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	4413      	add	r3, r2
 800524a:	781a      	ldrb	r2, [r3, #0]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	3313      	adds	r3, #19
 8005250:	1a8a      	subs	r2, r1, r2
 8005252:	b2d2      	uxtb	r2, r2
 8005254:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 19; i++)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	3301      	adds	r3, #1
 800525a:	60fb      	str	r3, [r7, #12]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2b12      	cmp	r3, #18
 8005260:	dded      	ble.n	800523e <Encode_Msg_AHRS+0x2a6>

}
 8005262:	bf00      	nop
 8005264:	bf00      	nop
 8005266:	3714      	adds	r7, #20
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr
 8005270:	20000340 	.word	0x20000340
 8005274:	42c80000 	.word	0x42c80000
 8005278:	20000344 	.word	0x20000344
 800527c:	20000348 	.word	0x20000348
 8005280:	20000300 	.word	0x20000300
 8005284:	200002c0 	.word	0x200002c0
 8005288:	3dcccccd 	.word	0x3dcccccd
 800528c:	3eb851ec 	.word	0x3eb851ec

08005290 <Encode_Msg_GPS>:

void Encode_Msg_GPS(uint8_t *telemetry_tx_buf) {
 8005290:	b590      	push	{r4, r7, lr}
 8005292:	b085      	sub	sp, #20
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
	telemetry_tx_buf[0] = 0x46;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2246      	movs	r2, #70	@ 0x46
 800529c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[1] = 0x43;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	3301      	adds	r3, #1
 80052a2:	2243      	movs	r2, #67	@ 0x43
 80052a4:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[2] = 0x11;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	3302      	adds	r3, #2
 80052aa:	2211      	movs	r2, #17
 80052ac:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[3] = posllh.lat;
 80052ae:	4b54      	ldr	r3, [pc, #336]	@ (8005400 <Encode_Msg_GPS+0x170>)
 80052b0:	68da      	ldr	r2, [r3, #12]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	3303      	adds	r3, #3
 80052b6:	b2d2      	uxtb	r2, r2
 80052b8:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[4] = posllh.lat >> 8;
 80052ba:	4b51      	ldr	r3, [pc, #324]	@ (8005400 <Encode_Msg_GPS+0x170>)
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	121a      	asrs	r2, r3, #8
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	3304      	adds	r3, #4
 80052c4:	b2d2      	uxtb	r2, r2
 80052c6:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[5] = posllh.lat >> 16;
 80052c8:	4b4d      	ldr	r3, [pc, #308]	@ (8005400 <Encode_Msg_GPS+0x170>)
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	141a      	asrs	r2, r3, #16
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	3305      	adds	r3, #5
 80052d2:	b2d2      	uxtb	r2, r2
 80052d4:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[6] = posllh.lat >> 24;
 80052d6:	4b4a      	ldr	r3, [pc, #296]	@ (8005400 <Encode_Msg_GPS+0x170>)
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	161a      	asrs	r2, r3, #24
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	3306      	adds	r3, #6
 80052e0:	b2d2      	uxtb	r2, r2
 80052e2:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[7] = posllh.lon;
 80052e4:	4b46      	ldr	r3, [pc, #280]	@ (8005400 <Encode_Msg_GPS+0x170>)
 80052e6:	689a      	ldr	r2, [r3, #8]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	3307      	adds	r3, #7
 80052ec:	b2d2      	uxtb	r2, r2
 80052ee:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[8] = posllh.lon >> 8;
 80052f0:	4b43      	ldr	r3, [pc, #268]	@ (8005400 <Encode_Msg_GPS+0x170>)
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	121a      	asrs	r2, r3, #8
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	3308      	adds	r3, #8
 80052fa:	b2d2      	uxtb	r2, r2
 80052fc:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[9] = posllh.lon >> 16;
 80052fe:	4b40      	ldr	r3, [pc, #256]	@ (8005400 <Encode_Msg_GPS+0x170>)
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	141a      	asrs	r2, r3, #16
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	3309      	adds	r3, #9
 8005308:	b2d2      	uxtb	r2, r2
 800530a:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[10] = posllh.lon >> 24;
 800530c:	4b3c      	ldr	r3, [pc, #240]	@ (8005400 <Encode_Msg_GPS+0x170>)
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	161a      	asrs	r2, r3, #24
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	330a      	adds	r3, #10
 8005316:	b2d2      	uxtb	r2, r2
 8005318:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[11] = (unsigned short) (batVolt * 100);
 800531a:	4b3a      	ldr	r3, [pc, #232]	@ (8005404 <Encode_Msg_GPS+0x174>)
 800531c:	edd3 7a00 	vldr	s15, [r3]
 8005320:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8005408 <Encode_Msg_GPS+0x178>
 8005324:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005328:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800532c:	ee17 3a90 	vmov	r3, s15
 8005330:	b29a      	uxth	r2, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	330b      	adds	r3, #11
 8005336:	b2d2      	uxtb	r2, r2
 8005338:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[12] = ((unsigned short) (batVolt * 100)) >> 8;
 800533a:	4b32      	ldr	r3, [pc, #200]	@ (8005404 <Encode_Msg_GPS+0x174>)
 800533c:	edd3 7a00 	vldr	s15, [r3]
 8005340:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8005408 <Encode_Msg_GPS+0x178>
 8005344:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005348:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800534c:	ee17 3a90 	vmov	r3, s15
 8005350:	b29b      	uxth	r3, r3
 8005352:	0a1b      	lsrs	r3, r3, #8
 8005354:	b29a      	uxth	r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	330c      	adds	r3, #12
 800535a:	b2d2      	uxtb	r2, r2
 800535c:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[13] = iBus.SwA == 1000 ? 0 : 1;
 800535e:	4b2b      	ldr	r3, [pc, #172]	@ (800540c <Encode_Msg_GPS+0x17c>)
 8005360:	891b      	ldrh	r3, [r3, #8]
 8005362:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005366:	bf14      	ite	ne
 8005368:	2301      	movne	r3, #1
 800536a:	2300      	moveq	r3, #0
 800536c:	b2da      	uxtb	r2, r3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	330d      	adds	r3, #13
 8005372:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[14] = iBus.SwC == 1000 ? 0 : iBus.SwC == 1500 ? 1 : 2;
 8005374:	4b25      	ldr	r3, [pc, #148]	@ (800540c <Encode_Msg_GPS+0x17c>)
 8005376:	899b      	ldrh	r3, [r3, #12]
 8005378:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800537c:	d009      	beq.n	8005392 <Encode_Msg_GPS+0x102>
 800537e:	4b23      	ldr	r3, [pc, #140]	@ (800540c <Encode_Msg_GPS+0x17c>)
 8005380:	899b      	ldrh	r3, [r3, #12]
 8005382:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8005386:	4293      	cmp	r3, r2
 8005388:	d101      	bne.n	800538e <Encode_Msg_GPS+0xfe>
 800538a:	2301      	movs	r3, #1
 800538c:	e002      	b.n	8005394 <Encode_Msg_GPS+0x104>
 800538e:	2302      	movs	r3, #2
 8005390:	e000      	b.n	8005394 <Encode_Msg_GPS+0x104>
 8005392:	2300      	movs	r3, #0
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	320e      	adds	r2, #14
 8005398:	7013      	strb	r3, [r2, #0]

	telemetry_tx_buf[15] = iBus_isActiveFailsafe(&iBus);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f103 040f 	add.w	r4, r3, #15
 80053a0:	481a      	ldr	r0, [pc, #104]	@ (800540c <Encode_Msg_GPS+0x17c>)
 80053a2:	f7fc fe82 	bl	80020aa <iBus_isActiveFailsafe>
 80053a6:	4603      	mov	r3, r0
 80053a8:	7023      	strb	r3, [r4, #0]

	telemetry_tx_buf[16] = 0x00;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	3310      	adds	r3, #16
 80053ae:	2200      	movs	r2, #0
 80053b0:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[17] = 0x00;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	3311      	adds	r3, #17
 80053b6:	2200      	movs	r2, #0
 80053b8:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[18] = 0x00;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	3312      	adds	r3, #18
 80053be:	2200      	movs	r2, #0
 80053c0:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[19] = 0xff;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	3313      	adds	r3, #19
 80053c6:	22ff      	movs	r2, #255	@ 0xff
 80053c8:	701a      	strb	r2, [r3, #0]

	for (int i = 0; i < 19; i++)
 80053ca:	2300      	movs	r3, #0
 80053cc:	60fb      	str	r3, [r7, #12]
 80053ce:	e00e      	b.n	80053ee <Encode_Msg_GPS+0x15e>
		telemetry_tx_buf[19] = telemetry_tx_buf[19] - telemetry_tx_buf[i];
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	3313      	adds	r3, #19
 80053d4:	7819      	ldrb	r1, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	4413      	add	r3, r2
 80053dc:	781a      	ldrb	r2, [r3, #0]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	3313      	adds	r3, #19
 80053e2:	1a8a      	subs	r2, r1, r2
 80053e4:	b2d2      	uxtb	r2, r2
 80053e6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 19; i++)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	3301      	adds	r3, #1
 80053ec:	60fb      	str	r3, [r7, #12]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2b12      	cmp	r3, #18
 80053f2:	dded      	ble.n	80053d0 <Encode_Msg_GPS+0x140>

}
 80053f4:	bf00      	nop
 80053f6:	bf00      	nop
 80053f8:	3714      	adds	r7, #20
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd90      	pop	{r4, r7, pc}
 80053fe:	bf00      	nop
 8005400:	20000310 	.word	0x20000310
 8005404:	20000498 	.word	0x20000498
 8005408:	42c80000 	.word	0x42c80000
 800540c:	200002c0 	.word	0x200002c0

08005410 <Encode_Msg_PID_Gain>:

void Encode_Msg_PID_Gain(uint8_t *telemetry_tx_buf, uint8_t id, float p,
		float i, float d) {
 8005410:	b480      	push	{r7}
 8005412:	b089      	sub	sp, #36	@ 0x24
 8005414:	af00      	add	r7, sp, #0
 8005416:	6178      	str	r0, [r7, #20]
 8005418:	460b      	mov	r3, r1
 800541a:	ed87 0a03 	vstr	s0, [r7, #12]
 800541e:	edc7 0a02 	vstr	s1, [r7, #8]
 8005422:	ed87 1a01 	vstr	s2, [r7, #4]
 8005426:	74fb      	strb	r3, [r7, #19]
	telemetry_tx_buf[0] = 0x46;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	2246      	movs	r2, #70	@ 0x46
 800542c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[1] = 0x43;
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	3301      	adds	r3, #1
 8005432:	2243      	movs	r2, #67	@ 0x43
 8005434:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[2] = id;
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	3302      	adds	r3, #2
 800543a:	7cfa      	ldrb	r2, [r7, #19]
 800543c:	701a      	strb	r2, [r3, #0]

//	memcpy(&telemetry_tx_buf[3], &p, 4);
//	memcpy(&telemetry_tx_buf[7], &i, 4);
//	memcpy(&telemetry_tx_buf[11], &d, 4);

	*(float*) &telemetry_tx_buf[3] = p;
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	3303      	adds	r3, #3
 8005442:	68fa      	ldr	r2, [r7, #12]
 8005444:	601a      	str	r2, [r3, #0]
	*(float*) &telemetry_tx_buf[7] = i;
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	3307      	adds	r3, #7
 800544a:	68ba      	ldr	r2, [r7, #8]
 800544c:	601a      	str	r2, [r3, #0]
	*(float*) &telemetry_tx_buf[11] = d;
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	330b      	adds	r3, #11
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	601a      	str	r2, [r3, #0]

	telemetry_tx_buf[15] = 0x00;
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	330f      	adds	r3, #15
 800545a:	2200      	movs	r2, #0
 800545c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[16] = 0x00;
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	3310      	adds	r3, #16
 8005462:	2200      	movs	r2, #0
 8005464:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[17] = 0x00;
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	3311      	adds	r3, #17
 800546a:	2200      	movs	r2, #0
 800546c:	701a      	strb	r2, [r3, #0]
	telemetry_tx_buf[18] = 0x00;
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	3312      	adds	r3, #18
 8005472:	2200      	movs	r2, #0
 8005474:	701a      	strb	r2, [r3, #0]

	telemetry_tx_buf[19] = 0xff;
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	3313      	adds	r3, #19
 800547a:	22ff      	movs	r2, #255	@ 0xff
 800547c:	701a      	strb	r2, [r3, #0]

	for (int i = 0; i < 19; i++)
 800547e:	2300      	movs	r3, #0
 8005480:	61fb      	str	r3, [r7, #28]
 8005482:	e00e      	b.n	80054a2 <Encode_Msg_PID_Gain+0x92>
		telemetry_tx_buf[19] = telemetry_tx_buf[19] - telemetry_tx_buf[i];
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	3313      	adds	r3, #19
 8005488:	7819      	ldrb	r1, [r3, #0]
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	697a      	ldr	r2, [r7, #20]
 800548e:	4413      	add	r3, r2
 8005490:	781a      	ldrb	r2, [r3, #0]
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	3313      	adds	r3, #19
 8005496:	1a8a      	subs	r2, r1, r2
 8005498:	b2d2      	uxtb	r2, r2
 800549a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 19; i++)
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	3301      	adds	r3, #1
 80054a0:	61fb      	str	r3, [r7, #28]
 80054a2:	69fb      	ldr	r3, [r7, #28]
 80054a4:	2b12      	cmp	r3, #18
 80054a6:	dded      	ble.n	8005484 <Encode_Msg_PID_Gain+0x74>

}
 80054a8:	bf00      	nop
 80054aa:	bf00      	nop
 80054ac:	3724      	adds	r7, #36	@ 0x24
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr

080054b6 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80054b6:	b480      	push	{r7}
 80054b8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80054ba:	b672      	cpsid	i
}
 80054bc:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80054be:	bf00      	nop
 80054c0:	e7fd      	b.n	80054be <Error_Handler+0x8>

080054c2 <LL_SPI_SetStandard>:
{
 80054c2:	b480      	push	{r7}
 80054c4:	b083      	sub	sp, #12
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
 80054ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f023 0210 	bic.w	r2, r3, #16
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	431a      	orrs	r2, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	605a      	str	r2, [r3, #4]
}
 80054dc:	bf00      	nop
 80054de:	370c      	adds	r7, #12
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <LL_AHB1_GRP1_EnableClock>:
{
 80054e8:	b480      	push	{r7}
 80054ea:	b085      	sub	sp, #20
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80054f0:	4b08      	ldr	r3, [pc, #32]	@ (8005514 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80054f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054f4:	4907      	ldr	r1, [pc, #28]	@ (8005514 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	630b      	str	r3, [r1, #48]	@ 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80054fc:	4b05      	ldr	r3, [pc, #20]	@ (8005514 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80054fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4013      	ands	r3, r2
 8005504:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005506:	68fb      	ldr	r3, [r7, #12]
}
 8005508:	bf00      	nop
 800550a:	3714      	adds	r7, #20
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr
 8005514:	40023800 	.word	0x40023800

08005518 <LL_APB1_GRP1_EnableClock>:
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8005520:	4b08      	ldr	r3, [pc, #32]	@ (8005544 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005522:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005524:	4907      	ldr	r1, [pc, #28]	@ (8005544 <LL_APB1_GRP1_EnableClock+0x2c>)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	4313      	orrs	r3, r2
 800552a:	640b      	str	r3, [r1, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800552c:	4b05      	ldr	r3, [pc, #20]	@ (8005544 <LL_APB1_GRP1_EnableClock+0x2c>)
 800552e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4013      	ands	r3, r2
 8005534:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005536:	68fb      	ldr	r3, [r7, #12]
}
 8005538:	bf00      	nop
 800553a:	3714      	adds	r7, #20
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr
 8005544:	40023800 	.word	0x40023800

08005548 <LL_APB2_GRP1_EnableClock>:
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8005550:	4b08      	ldr	r3, [pc, #32]	@ (8005574 <LL_APB2_GRP1_EnableClock+0x2c>)
 8005552:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005554:	4907      	ldr	r1, [pc, #28]	@ (8005574 <LL_APB2_GRP1_EnableClock+0x2c>)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4313      	orrs	r3, r2
 800555a:	644b      	str	r3, [r1, #68]	@ 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800555c:	4b05      	ldr	r3, [pc, #20]	@ (8005574 <LL_APB2_GRP1_EnableClock+0x2c>)
 800555e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4013      	ands	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005566:	68fb      	ldr	r3, [r7, #12]
}
 8005568:	bf00      	nop
 800556a:	3714      	adds	r7, #20
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr
 8005574:	40023800 	.word	0x40023800

08005578 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b090      	sub	sp, #64	@ 0x40
 800557c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800557e:	f107 0318 	add.w	r3, r7, #24
 8005582:	2228      	movs	r2, #40	@ 0x28
 8005584:	2100      	movs	r1, #0
 8005586:	4618      	mov	r0, r3
 8005588:	f007 f87e 	bl	800c688 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800558c:	463b      	mov	r3, r7
 800558e:	2200      	movs	r2, #0
 8005590:	601a      	str	r2, [r3, #0]
 8005592:	605a      	str	r2, [r3, #4]
 8005594:	609a      	str	r2, [r3, #8]
 8005596:	60da      	str	r2, [r3, #12]
 8005598:	611a      	str	r2, [r3, #16]
 800559a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800559c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80055a0:	f7ff ffd2 	bl	8005548 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80055a4:	2001      	movs	r0, #1
 80055a6:	f7ff ff9f 	bl	80054e8 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80055aa:	23e0      	movs	r3, #224	@ 0xe0
 80055ac:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80055ae:	2302      	movs	r3, #2
 80055b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80055b2:	2303      	movs	r3, #3
 80055b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80055b6:	2300      	movs	r3, #0
 80055b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80055ba:	2300      	movs	r3, #0
 80055bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80055be:	2305      	movs	r3, #5
 80055c0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055c2:	463b      	mov	r3, r7
 80055c4:	4619      	mov	r1, r3
 80055c6:	4813      	ldr	r0, [pc, #76]	@ (8005614 <MX_SPI1_Init+0x9c>)
 80055c8:	f006 f907 	bl	800b7da <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80055cc:	2300      	movs	r3, #0
 80055ce:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80055d0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 80055d4:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80055d6:	2300      	movs	r3, #0
 80055d8:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 80055da:	2302      	movs	r3, #2
 80055dc:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 80055de:	2301      	movs	r3, #1
 80055e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80055e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80055e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 80055e8:	2310      	movs	r3, #16
 80055ea:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80055ec:	2300      	movs	r3, #0
 80055ee:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80055f0:	2300      	movs	r3, #0
 80055f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 80055f4:	230a      	movs	r3, #10
 80055f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80055f8:	f107 0318 	add.w	r3, r7, #24
 80055fc:	4619      	mov	r1, r3
 80055fe:	4806      	ldr	r0, [pc, #24]	@ (8005618 <MX_SPI1_Init+0xa0>)
 8005600:	f006 f98f 	bl	800b922 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8005604:	2100      	movs	r1, #0
 8005606:	4804      	ldr	r0, [pc, #16]	@ (8005618 <MX_SPI1_Init+0xa0>)
 8005608:	f7ff ff5b 	bl	80054c2 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800560c:	bf00      	nop
 800560e:	3740      	adds	r7, #64	@ 0x40
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	40020000 	.word	0x40020000
 8005618:	40013000 	.word	0x40013000

0800561c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b090      	sub	sp, #64	@ 0x40
 8005620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8005622:	f107 0318 	add.w	r3, r7, #24
 8005626:	2228      	movs	r2, #40	@ 0x28
 8005628:	2100      	movs	r1, #0
 800562a:	4618      	mov	r0, r3
 800562c:	f007 f82c 	bl	800c688 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005630:	463b      	mov	r3, r7
 8005632:	2200      	movs	r2, #0
 8005634:	601a      	str	r2, [r3, #0]
 8005636:	605a      	str	r2, [r3, #4]
 8005638:	609a      	str	r2, [r3, #8]
 800563a:	60da      	str	r2, [r3, #12]
 800563c:	611a      	str	r2, [r3, #16]
 800563e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8005640:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8005644:	f7ff ff68 	bl	8005518 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8005648:	2002      	movs	r0, #2
 800564a:	f7ff ff4d 	bl	80054e8 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 800564e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8005652:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005654:	2302      	movs	r3, #2
 8005656:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8005658:	2303      	movs	r3, #3
 800565a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800565c:	2300      	movs	r3, #0
 800565e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005660:	2300      	movs	r3, #0
 8005662:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8005664:	2305      	movs	r3, #5
 8005666:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005668:	463b      	mov	r3, r7
 800566a:	4619      	mov	r1, r3
 800566c:	4813      	ldr	r0, [pc, #76]	@ (80056bc <MX_SPI2_Init+0xa0>)
 800566e:	f006 f8b4 	bl	800b7da <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8005672:	2300      	movs	r3, #0
 8005674:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8005676:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800567a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 800567c:	2300      	movs	r3, #0
 800567e:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8005680:	2302      	movs	r3, #2
 8005682:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8005684:	2301      	movs	r3, #1
 8005686:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8005688:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800568c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 800568e:	2318      	movs	r3, #24
 8005690:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8005692:	2300      	movs	r3, #0
 8005694:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8005696:	2300      	movs	r3, #0
 8005698:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 800569a:	230a      	movs	r3, #10
 800569c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 800569e:	f107 0318 	add.w	r3, r7, #24
 80056a2:	4619      	mov	r1, r3
 80056a4:	4806      	ldr	r0, [pc, #24]	@ (80056c0 <MX_SPI2_Init+0xa4>)
 80056a6:	f006 f93c 	bl	800b922 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 80056aa:	2100      	movs	r1, #0
 80056ac:	4804      	ldr	r0, [pc, #16]	@ (80056c0 <MX_SPI2_Init+0xa4>)
 80056ae:	f7ff ff08 	bl	80054c2 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80056b2:	bf00      	nop
 80056b4:	3740      	adds	r7, #64	@ 0x40
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	40020400 	.word	0x40020400
 80056c0:	40003800 	.word	0x40003800

080056c4 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b090      	sub	sp, #64	@ 0x40
 80056c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80056ca:	f107 0318 	add.w	r3, r7, #24
 80056ce:	2228      	movs	r2, #40	@ 0x28
 80056d0:	2100      	movs	r1, #0
 80056d2:	4618      	mov	r0, r3
 80056d4:	f006 ffd8 	bl	800c688 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056d8:	463b      	mov	r3, r7
 80056da:	2200      	movs	r2, #0
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	605a      	str	r2, [r3, #4]
 80056e0:	609a      	str	r2, [r3, #8]
 80056e2:	60da      	str	r2, [r3, #12]
 80056e4:	611a      	str	r2, [r3, #16]
 80056e6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 80056e8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80056ec:	f7ff ff14 	bl	8005518 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80056f0:	2002      	movs	r0, #2
 80056f2:	f7ff fef9 	bl	80054e8 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PB3   ------> SPI3_SCK
  PB4   ------> SPI3_MISO
  PB5   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 80056f6:	2338      	movs	r3, #56	@ 0x38
 80056f8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80056fa:	2302      	movs	r3, #2
 80056fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80056fe:	2303      	movs	r3, #3
 8005700:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005702:	2300      	movs	r3, #0
 8005704:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005706:	2300      	movs	r3, #0
 8005708:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 800570a:	2306      	movs	r3, #6
 800570c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800570e:	463b      	mov	r3, r7
 8005710:	4619      	mov	r1, r3
 8005712:	4813      	ldr	r0, [pc, #76]	@ (8005760 <MX_SPI3_Init+0x9c>)
 8005714:	f006 f861 	bl	800b7da <LL_GPIO_Init>

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8005718:	2300      	movs	r3, #0
 800571a:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800571c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8005720:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8005722:	2300      	movs	r3, #0
 8005724:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8005726:	2302      	movs	r3, #2
 8005728:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800572a:	2301      	movs	r3, #1
 800572c:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800572e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005732:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8005734:	2308      	movs	r3, #8
 8005736:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8005738:	2300      	movs	r3, #0
 800573a:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800573c:	2300      	movs	r3, #0
 800573e:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8005740:	230a      	movs	r3, #10
 8005742:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8005744:	f107 0318 	add.w	r3, r7, #24
 8005748:	4619      	mov	r1, r3
 800574a:	4806      	ldr	r0, [pc, #24]	@ (8005764 <MX_SPI3_Init+0xa0>)
 800574c:	f006 f8e9 	bl	800b922 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8005750:	2100      	movs	r1, #0
 8005752:	4804      	ldr	r0, [pc, #16]	@ (8005764 <MX_SPI3_Init+0xa0>)
 8005754:	f7ff feb5 	bl	80054c2 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005758:	bf00      	nop
 800575a:	3740      	adds	r7, #64	@ 0x40
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	40020400 	.word	0x40020400
 8005764:	40003c00 	.word	0x40003c00

08005768 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800576e:	2300      	movs	r3, #0
 8005770:	607b      	str	r3, [r7, #4]
 8005772:	4b10      	ldr	r3, [pc, #64]	@ (80057b4 <HAL_MspInit+0x4c>)
 8005774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005776:	4a0f      	ldr	r2, [pc, #60]	@ (80057b4 <HAL_MspInit+0x4c>)
 8005778:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800577c:	6453      	str	r3, [r2, #68]	@ 0x44
 800577e:	4b0d      	ldr	r3, [pc, #52]	@ (80057b4 <HAL_MspInit+0x4c>)
 8005780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005782:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005786:	607b      	str	r3, [r7, #4]
 8005788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800578a:	2300      	movs	r3, #0
 800578c:	603b      	str	r3, [r7, #0]
 800578e:	4b09      	ldr	r3, [pc, #36]	@ (80057b4 <HAL_MspInit+0x4c>)
 8005790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005792:	4a08      	ldr	r2, [pc, #32]	@ (80057b4 <HAL_MspInit+0x4c>)
 8005794:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005798:	6413      	str	r3, [r2, #64]	@ 0x40
 800579a:	4b06      	ldr	r3, [pc, #24]	@ (80057b4 <HAL_MspInit+0x4c>)
 800579c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057a2:	603b      	str	r3, [r7, #0]
 80057a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80057a6:	bf00      	nop
 80057a8:	370c      	adds	r7, #12
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr
 80057b2:	bf00      	nop
 80057b4:	40023800 	.word	0x40023800

080057b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80057b8:	b480      	push	{r7}
 80057ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80057bc:	bf00      	nop
 80057be:	e7fd      	b.n	80057bc <NMI_Handler+0x4>

080057c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80057c0:	b480      	push	{r7}
 80057c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80057c4:	bf00      	nop
 80057c6:	e7fd      	b.n	80057c4 <HardFault_Handler+0x4>

080057c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80057c8:	b480      	push	{r7}
 80057ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80057cc:	bf00      	nop
 80057ce:	e7fd      	b.n	80057cc <MemManage_Handler+0x4>

080057d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80057d0:	b480      	push	{r7}
 80057d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80057d4:	bf00      	nop
 80057d6:	e7fd      	b.n	80057d4 <BusFault_Handler+0x4>

080057d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80057d8:	b480      	push	{r7}
 80057da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80057dc:	bf00      	nop
 80057de:	e7fd      	b.n	80057dc <UsageFault_Handler+0x4>

080057e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80057e0:	b480      	push	{r7}
 80057e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80057e4:	bf00      	nop
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr

080057ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80057ee:	b480      	push	{r7}
 80057f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80057f2:	bf00      	nop
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80057fc:	b480      	push	{r7}
 80057fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005800:	bf00      	nop
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr

0800580a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800580a:	b580      	push	{r7, lr}
 800580c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800580e:	f000 fd6d 	bl	80062ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005812:	bf00      	nop
 8005814:	bd80      	pop	{r7, pc}
	...

08005818 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800581c:	4802      	ldr	r0, [pc, #8]	@ (8005828 <USART1_IRQHandler+0x10>)
 800581e:	f004 ff3b 	bl	800a698 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005822:	bf00      	nop
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop
 8005828:	200006a8 	.word	0x200006a8

0800582c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8005830:	4802      	ldr	r0, [pc, #8]	@ (800583c <UART4_IRQHandler+0x10>)
 8005832:	f004 ff31 	bl	800a698 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8005836:	bf00      	nop
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	20000618 	.word	0x20000618

08005840 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8005844:	4802      	ldr	r0, [pc, #8]	@ (8005850 <UART5_IRQHandler+0x10>)
 8005846:	f004 ff27 	bl	800a698 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800584a:	bf00      	nop
 800584c:	bd80      	pop	{r7, pc}
 800584e:	bf00      	nop
 8005850:	20000660 	.word	0x20000660

08005854 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005858:	4812      	ldr	r0, [pc, #72]	@ (80058a4 <TIM7_IRQHandler+0x50>)
 800585a:	f003 ff8f 	bl	800977c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  static uint8_t tim7_20ms_count = 0;
  static uint8_t tim7_100ms_count = 0;

  tim7_20ms_count++;
 800585e:	4b12      	ldr	r3, [pc, #72]	@ (80058a8 <TIM7_IRQHandler+0x54>)
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	3301      	adds	r3, #1
 8005864:	b2da      	uxtb	r2, r3
 8005866:	4b10      	ldr	r3, [pc, #64]	@ (80058a8 <TIM7_IRQHandler+0x54>)
 8005868:	701a      	strb	r2, [r3, #0]
  tim7_100ms_count++;
 800586a:	4b10      	ldr	r3, [pc, #64]	@ (80058ac <TIM7_IRQHandler+0x58>)
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	3301      	adds	r3, #1
 8005870:	b2da      	uxtb	r2, r3
 8005872:	4b0e      	ldr	r3, [pc, #56]	@ (80058ac <TIM7_IRQHandler+0x58>)
 8005874:	701a      	strb	r2, [r3, #0]
  if(tim7_20ms_count ==20){
 8005876:	4b0c      	ldr	r3, [pc, #48]	@ (80058a8 <TIM7_IRQHandler+0x54>)
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	2b14      	cmp	r3, #20
 800587c:	d105      	bne.n	800588a <TIM7_IRQHandler+0x36>
	  tim7_20ms_count = 0;
 800587e:	4b0a      	ldr	r3, [pc, #40]	@ (80058a8 <TIM7_IRQHandler+0x54>)
 8005880:	2200      	movs	r2, #0
 8005882:	701a      	strb	r2, [r3, #0]
	  tim7_20ms_flag = 1;
 8005884:	4b0a      	ldr	r3, [pc, #40]	@ (80058b0 <TIM7_IRQHandler+0x5c>)
 8005886:	2201      	movs	r2, #1
 8005888:	701a      	strb	r2, [r3, #0]
  }

  if(tim7_100ms_count==100){
 800588a:	4b08      	ldr	r3, [pc, #32]	@ (80058ac <TIM7_IRQHandler+0x58>)
 800588c:	781b      	ldrb	r3, [r3, #0]
 800588e:	2b64      	cmp	r3, #100	@ 0x64
 8005890:	d105      	bne.n	800589e <TIM7_IRQHandler+0x4a>
	  tim7_100ms_count = 0;
 8005892:	4b06      	ldr	r3, [pc, #24]	@ (80058ac <TIM7_IRQHandler+0x58>)
 8005894:	2200      	movs	r2, #0
 8005896:	701a      	strb	r2, [r3, #0]
	  tim7_100ms_flag =1;
 8005898:	4b06      	ldr	r3, [pc, #24]	@ (80058b4 <TIM7_IRQHandler+0x60>)
 800589a:	2201      	movs	r2, #1
 800589c:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END TIM7_IRQn 1 */
}
 800589e:	bf00      	nop
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	200005d0 	.word	0x200005d0
 80058a8:	2000053a 	.word	0x2000053a
 80058ac:	2000053b 	.word	0x2000053b
 80058b0:	20000535 	.word	0x20000535
 80058b4:	20000536 	.word	0x20000536

080058b8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80058bc:	4802      	ldr	r0, [pc, #8]	@ (80058c8 <DMA2_Stream0_IRQHandler+0x10>)
 80058be:	f001 fc15 	bl	80070ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80058c2:	bf00      	nop
 80058c4:	bd80      	pop	{r7, pc}
 80058c6:	bf00      	nop
 80058c8:	20000394 	.word	0x20000394

080058cc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80058d0:	4802      	ldr	r0, [pc, #8]	@ (80058dc <USART6_IRQHandler+0x10>)
 80058d2:	f004 fee1 	bl	800a698 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80058d6:	bf00      	nop
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	200006f0 	.word	0x200006f0

080058e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80058e0:	b480      	push	{r7}
 80058e2:	af00      	add	r7, sp, #0
  return 1;
 80058e4:	2301      	movs	r3, #1
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <_kill>:

int _kill(int pid, int sig)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b082      	sub	sp, #8
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80058fa:	f006 ff17 	bl	800c72c <__errno>
 80058fe:	4603      	mov	r3, r0
 8005900:	2216      	movs	r2, #22
 8005902:	601a      	str	r2, [r3, #0]
  return -1;
 8005904:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005908:	4618      	mov	r0, r3
 800590a:	3708      	adds	r7, #8
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <_exit>:

void _exit (int status)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b082      	sub	sp, #8
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005918:	f04f 31ff 	mov.w	r1, #4294967295
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7ff ffe7 	bl	80058f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005922:	bf00      	nop
 8005924:	e7fd      	b.n	8005922 <_exit+0x12>

08005926 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005926:	b580      	push	{r7, lr}
 8005928:	b086      	sub	sp, #24
 800592a:	af00      	add	r7, sp, #0
 800592c:	60f8      	str	r0, [r7, #12]
 800592e:	60b9      	str	r1, [r7, #8]
 8005930:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005932:	2300      	movs	r3, #0
 8005934:	617b      	str	r3, [r7, #20]
 8005936:	e00a      	b.n	800594e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005938:	f3af 8000 	nop.w
 800593c:	4601      	mov	r1, r0
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	1c5a      	adds	r2, r3, #1
 8005942:	60ba      	str	r2, [r7, #8]
 8005944:	b2ca      	uxtb	r2, r1
 8005946:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	3301      	adds	r3, #1
 800594c:	617b      	str	r3, [r7, #20]
 800594e:	697a      	ldr	r2, [r7, #20]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	429a      	cmp	r2, r3
 8005954:	dbf0      	blt.n	8005938 <_read+0x12>
  }

  return len;
 8005956:	687b      	ldr	r3, [r7, #4]
}
 8005958:	4618      	mov	r0, r3
 800595a:	3718      	adds	r7, #24
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <_close>:
  }
  return len;
}

int _close(int file)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005968:	f04f 33ff 	mov.w	r3, #4294967295
}
 800596c:	4618      	mov	r0, r3
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005988:	605a      	str	r2, [r3, #4]
  return 0;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	370c      	adds	r7, #12
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr

08005998 <_isatty>:

int _isatty(int file)
{
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80059a0:	2301      	movs	r3, #1
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	370c      	adds	r7, #12
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr

080059ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80059ae:	b480      	push	{r7}
 80059b0:	b085      	sub	sp, #20
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	60f8      	str	r0, [r7, #12]
 80059b6:	60b9      	str	r1, [r7, #8]
 80059b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80059ba:	2300      	movs	r3, #0
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3714      	adds	r7, #20
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr

080059c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b086      	sub	sp, #24
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80059d0:	4a14      	ldr	r2, [pc, #80]	@ (8005a24 <_sbrk+0x5c>)
 80059d2:	4b15      	ldr	r3, [pc, #84]	@ (8005a28 <_sbrk+0x60>)
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80059dc:	4b13      	ldr	r3, [pc, #76]	@ (8005a2c <_sbrk+0x64>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d102      	bne.n	80059ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80059e4:	4b11      	ldr	r3, [pc, #68]	@ (8005a2c <_sbrk+0x64>)
 80059e6:	4a12      	ldr	r2, [pc, #72]	@ (8005a30 <_sbrk+0x68>)
 80059e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80059ea:	4b10      	ldr	r3, [pc, #64]	@ (8005a2c <_sbrk+0x64>)
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4413      	add	r3, r2
 80059f2:	693a      	ldr	r2, [r7, #16]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d207      	bcs.n	8005a08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80059f8:	f006 fe98 	bl	800c72c <__errno>
 80059fc:	4603      	mov	r3, r0
 80059fe:	220c      	movs	r2, #12
 8005a00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005a02:	f04f 33ff 	mov.w	r3, #4294967295
 8005a06:	e009      	b.n	8005a1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005a08:	4b08      	ldr	r3, [pc, #32]	@ (8005a2c <_sbrk+0x64>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005a0e:	4b07      	ldr	r3, [pc, #28]	@ (8005a2c <_sbrk+0x64>)
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4413      	add	r3, r2
 8005a16:	4a05      	ldr	r2, [pc, #20]	@ (8005a2c <_sbrk+0x64>)
 8005a18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3718      	adds	r7, #24
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	20020000 	.word	0x20020000
 8005a28:	00000400 	.word	0x00000400
 8005a2c:	2000053c 	.word	0x2000053c
 8005a30:	20000888 	.word	0x20000888

08005a34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005a34:	b480      	push	{r7}
 8005a36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005a38:	4b06      	ldr	r3, [pc, #24]	@ (8005a54 <SystemInit+0x20>)
 8005a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a3e:	4a05      	ldr	r2, [pc, #20]	@ (8005a54 <SystemInit+0x20>)
 8005a40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005a44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005a48:	bf00      	nop
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
 8005a52:	bf00      	nop
 8005a54:	e000ed00 	.word	0xe000ed00

08005a58 <MX_TIM3_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim7;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b08e      	sub	sp, #56	@ 0x38
 8005a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005a5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005a62:	2200      	movs	r2, #0
 8005a64:	601a      	str	r2, [r3, #0]
 8005a66:	605a      	str	r2, [r3, #4]
 8005a68:	609a      	str	r2, [r3, #8]
 8005a6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a6c:	f107 0320 	add.w	r3, r7, #32
 8005a70:	2200      	movs	r2, #0
 8005a72:	601a      	str	r2, [r3, #0]
 8005a74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005a76:	1d3b      	adds	r3, r7, #4
 8005a78:	2200      	movs	r2, #0
 8005a7a:	601a      	str	r2, [r3, #0]
 8005a7c:	605a      	str	r2, [r3, #4]
 8005a7e:	609a      	str	r2, [r3, #8]
 8005a80:	60da      	str	r2, [r3, #12]
 8005a82:	611a      	str	r2, [r3, #16]
 8005a84:	615a      	str	r2, [r3, #20]
 8005a86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005a88:	4b2c      	ldr	r3, [pc, #176]	@ (8005b3c <MX_TIM3_Init+0xe4>)
 8005a8a:	4a2d      	ldr	r2, [pc, #180]	@ (8005b40 <MX_TIM3_Init+0xe8>)
 8005a8c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 8005a8e:	4b2b      	ldr	r3, [pc, #172]	@ (8005b3c <MX_TIM3_Init+0xe4>)
 8005a90:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005a94:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a96:	4b29      	ldr	r3, [pc, #164]	@ (8005b3c <MX_TIM3_Init+0xe4>)
 8005a98:	2200      	movs	r2, #0
 8005a9a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 21-1;
 8005a9c:	4b27      	ldr	r3, [pc, #156]	@ (8005b3c <MX_TIM3_Init+0xe4>)
 8005a9e:	2214      	movs	r2, #20
 8005aa0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005aa2:	4b26      	ldr	r3, [pc, #152]	@ (8005b3c <MX_TIM3_Init+0xe4>)
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005aa8:	4b24      	ldr	r3, [pc, #144]	@ (8005b3c <MX_TIM3_Init+0xe4>)
 8005aaa:	2280      	movs	r2, #128	@ 0x80
 8005aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005aae:	4823      	ldr	r0, [pc, #140]	@ (8005b3c <MX_TIM3_Init+0xe4>)
 8005ab0:	f003 fc12 	bl	80092d8 <HAL_TIM_Base_Init>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8005aba:	f7ff fcfc 	bl	80054b6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005abe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005ac4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005ac8:	4619      	mov	r1, r3
 8005aca:	481c      	ldr	r0, [pc, #112]	@ (8005b3c <MX_TIM3_Init+0xe4>)
 8005acc:	f004 f808 	bl	8009ae0 <HAL_TIM_ConfigClockSource>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d001      	beq.n	8005ada <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8005ad6:	f7ff fcee 	bl	80054b6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005ada:	4818      	ldr	r0, [pc, #96]	@ (8005b3c <MX_TIM3_Init+0xe4>)
 8005adc:	f003 fcbc 	bl	8009458 <HAL_TIM_PWM_Init>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d001      	beq.n	8005aea <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8005ae6:	f7ff fce6 	bl	80054b6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005aea:	2300      	movs	r3, #0
 8005aec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005aee:	2300      	movs	r3, #0
 8005af0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005af2:	f107 0320 	add.w	r3, r7, #32
 8005af6:	4619      	mov	r1, r3
 8005af8:	4810      	ldr	r0, [pc, #64]	@ (8005b3c <MX_TIM3_Init+0xe4>)
 8005afa:	f004 fc07 	bl	800a30c <HAL_TIMEx_MasterConfigSynchronization>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d001      	beq.n	8005b08 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8005b04:	f7ff fcd7 	bl	80054b6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005b08:	2360      	movs	r3, #96	@ 0x60
 8005b0a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 11-1;
 8005b0c:	230a      	movs	r3, #10
 8005b0e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005b10:	2300      	movs	r3, #0
 8005b12:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8005b14:	2304      	movs	r3, #4
 8005b16:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005b18:	1d3b      	adds	r3, r7, #4
 8005b1a:	220c      	movs	r2, #12
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	4807      	ldr	r0, [pc, #28]	@ (8005b3c <MX_TIM3_Init+0xe4>)
 8005b20:	f003 ff1c 	bl	800995c <HAL_TIM_PWM_ConfigChannel>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d001      	beq.n	8005b2e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8005b2a:	f7ff fcc4 	bl	80054b6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005b2e:	4803      	ldr	r0, [pc, #12]	@ (8005b3c <MX_TIM3_Init+0xe4>)
 8005b30:	f000 f92e 	bl	8005d90 <HAL_TIM_MspPostInit>

}
 8005b34:	bf00      	nop
 8005b36:	3738      	adds	r7, #56	@ 0x38
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	20000540 	.word	0x20000540
 8005b40:	40000400 	.word	0x40000400

08005b44 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b08e      	sub	sp, #56	@ 0x38
 8005b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005b4a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005b4e:	2200      	movs	r2, #0
 8005b50:	601a      	str	r2, [r3, #0]
 8005b52:	605a      	str	r2, [r3, #4]
 8005b54:	609a      	str	r2, [r3, #8]
 8005b56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b58:	f107 0320 	add.w	r3, r7, #32
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	601a      	str	r2, [r3, #0]
 8005b60:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005b62:	1d3b      	adds	r3, r7, #4
 8005b64:	2200      	movs	r2, #0
 8005b66:	601a      	str	r2, [r3, #0]
 8005b68:	605a      	str	r2, [r3, #4]
 8005b6a:	609a      	str	r2, [r3, #8]
 8005b6c:	60da      	str	r2, [r3, #12]
 8005b6e:	611a      	str	r2, [r3, #16]
 8005b70:	615a      	str	r2, [r3, #20]
 8005b72:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8005b74:	4b3f      	ldr	r3, [pc, #252]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005b76:	4a40      	ldr	r2, [pc, #256]	@ (8005c78 <MX_TIM5_Init+0x134>)
 8005b78:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8005b7a:	4b3e      	ldr	r3, [pc, #248]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b80:	4b3c      	ldr	r3, [pc, #240]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005b82:	2200      	movs	r2, #0
 8005b84:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 42000-1;
 8005b86:	4b3b      	ldr	r3, [pc, #236]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005b88:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8005b8c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b8e:	4b39      	ldr	r3, [pc, #228]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005b90:	2200      	movs	r2, #0
 8005b92:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005b94:	4b37      	ldr	r3, [pc, #220]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005b96:	2280      	movs	r2, #128	@ 0x80
 8005b98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005b9a:	4836      	ldr	r0, [pc, #216]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005b9c:	f003 fb9c 	bl	80092d8 <HAL_TIM_Base_Init>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d001      	beq.n	8005baa <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8005ba6:	f7ff fc86 	bl	80054b6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005baa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005bae:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005bb0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005bb4:	4619      	mov	r1, r3
 8005bb6:	482f      	ldr	r0, [pc, #188]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005bb8:	f003 ff92 	bl	8009ae0 <HAL_TIM_ConfigClockSource>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d001      	beq.n	8005bc6 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8005bc2:	f7ff fc78 	bl	80054b6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8005bc6:	482b      	ldr	r0, [pc, #172]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005bc8:	f003 fc46 	bl	8009458 <HAL_TIM_PWM_Init>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d001      	beq.n	8005bd6 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8005bd2:	f7ff fc70 	bl	80054b6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005bde:	f107 0320 	add.w	r3, r7, #32
 8005be2:	4619      	mov	r1, r3
 8005be4:	4823      	ldr	r0, [pc, #140]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005be6:	f004 fb91 	bl	800a30c <HAL_TIMEx_MasterConfigSynchronization>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d001      	beq.n	8005bf4 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8005bf0:	f7ff fc61 	bl	80054b6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005bf4:	2360      	movs	r3, #96	@ 0x60
 8005bf6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8005c00:	2304      	movs	r3, #4
 8005c02:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005c04:	1d3b      	adds	r3, r7, #4
 8005c06:	2200      	movs	r2, #0
 8005c08:	4619      	mov	r1, r3
 8005c0a:	481a      	ldr	r0, [pc, #104]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005c0c:	f003 fea6 	bl	800995c <HAL_TIM_PWM_ConfigChannel>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d001      	beq.n	8005c1a <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8005c16:	f7ff fc4e 	bl	80054b6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005c1a:	1d3b      	adds	r3, r7, #4
 8005c1c:	2204      	movs	r2, #4
 8005c1e:	4619      	mov	r1, r3
 8005c20:	4814      	ldr	r0, [pc, #80]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005c22:	f003 fe9b 	bl	800995c <HAL_TIM_PWM_ConfigChannel>
 8005c26:	4603      	mov	r3, r0
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d001      	beq.n	8005c30 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 8005c2c:	f7ff fc43 	bl	80054b6 <Error_Handler>
  }
  sConfigOC.Pulse = 31500-1;
 8005c30:	f647 330b 	movw	r3, #31499	@ 0x7b0b
 8005c34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005c36:	1d3b      	adds	r3, r7, #4
 8005c38:	2208      	movs	r2, #8
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	480d      	ldr	r0, [pc, #52]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005c3e:	f003 fe8d 	bl	800995c <HAL_TIM_PWM_ConfigChannel>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d001      	beq.n	8005c4c <MX_TIM5_Init+0x108>
  {
    Error_Handler();
 8005c48:	f7ff fc35 	bl	80054b6 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005c50:	1d3b      	adds	r3, r7, #4
 8005c52:	220c      	movs	r2, #12
 8005c54:	4619      	mov	r1, r3
 8005c56:	4807      	ldr	r0, [pc, #28]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005c58:	f003 fe80 	bl	800995c <HAL_TIM_PWM_ConfigChannel>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d001      	beq.n	8005c66 <MX_TIM5_Init+0x122>
  {
    Error_Handler();
 8005c62:	f7ff fc28 	bl	80054b6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8005c66:	4803      	ldr	r0, [pc, #12]	@ (8005c74 <MX_TIM5_Init+0x130>)
 8005c68:	f000 f892 	bl	8005d90 <HAL_TIM_MspPostInit>

}
 8005c6c:	bf00      	nop
 8005c6e:	3738      	adds	r7, #56	@ 0x38
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}
 8005c74:	20000588 	.word	0x20000588
 8005c78:	40000c00 	.word	0x40000c00

08005c7c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b082      	sub	sp, #8
 8005c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c82:	463b      	mov	r3, r7
 8005c84:	2200      	movs	r2, #0
 8005c86:	601a      	str	r2, [r3, #0]
 8005c88:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8005c8a:	4b15      	ldr	r3, [pc, #84]	@ (8005ce0 <MX_TIM7_Init+0x64>)
 8005c8c:	4a15      	ldr	r2, [pc, #84]	@ (8005ce4 <MX_TIM7_Init+0x68>)
 8005c8e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 42000-1;
 8005c90:	4b13      	ldr	r3, [pc, #76]	@ (8005ce0 <MX_TIM7_Init+0x64>)
 8005c92:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8005c96:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c98:	4b11      	ldr	r3, [pc, #68]	@ (8005ce0 <MX_TIM7_Init+0x64>)
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 2-1;
 8005c9e:	4b10      	ldr	r3, [pc, #64]	@ (8005ce0 <MX_TIM7_Init+0x64>)
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8005ce0 <MX_TIM7_Init+0x64>)
 8005ca6:	2280      	movs	r2, #128	@ 0x80
 8005ca8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005caa:	480d      	ldr	r0, [pc, #52]	@ (8005ce0 <MX_TIM7_Init+0x64>)
 8005cac:	f003 fb14 	bl	80092d8 <HAL_TIM_Base_Init>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d001      	beq.n	8005cba <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8005cb6:	f7ff fbfe 	bl	80054b6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005cc2:	463b      	mov	r3, r7
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	4806      	ldr	r0, [pc, #24]	@ (8005ce0 <MX_TIM7_Init+0x64>)
 8005cc8:	f004 fb20 	bl	800a30c <HAL_TIMEx_MasterConfigSynchronization>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d001      	beq.n	8005cd6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8005cd2:	f7ff fbf0 	bl	80054b6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005cd6:	bf00      	nop
 8005cd8:	3708      	adds	r7, #8
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	200005d0 	.word	0x200005d0
 8005ce4:	40001400 	.word	0x40001400

08005ce8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b086      	sub	sp, #24
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a22      	ldr	r2, [pc, #136]	@ (8005d80 <HAL_TIM_Base_MspInit+0x98>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d10e      	bne.n	8005d18 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	617b      	str	r3, [r7, #20]
 8005cfe:	4b21      	ldr	r3, [pc, #132]	@ (8005d84 <HAL_TIM_Base_MspInit+0x9c>)
 8005d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d02:	4a20      	ldr	r2, [pc, #128]	@ (8005d84 <HAL_TIM_Base_MspInit+0x9c>)
 8005d04:	f043 0302 	orr.w	r3, r3, #2
 8005d08:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8005d84 <HAL_TIM_Base_MspInit+0x9c>)
 8005d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0e:	f003 0302 	and.w	r3, r3, #2
 8005d12:	617b      	str	r3, [r7, #20]
 8005d14:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8005d16:	e02e      	b.n	8005d76 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM5)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a1a      	ldr	r2, [pc, #104]	@ (8005d88 <HAL_TIM_Base_MspInit+0xa0>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d10e      	bne.n	8005d40 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005d22:	2300      	movs	r3, #0
 8005d24:	613b      	str	r3, [r7, #16]
 8005d26:	4b17      	ldr	r3, [pc, #92]	@ (8005d84 <HAL_TIM_Base_MspInit+0x9c>)
 8005d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d2a:	4a16      	ldr	r2, [pc, #88]	@ (8005d84 <HAL_TIM_Base_MspInit+0x9c>)
 8005d2c:	f043 0308 	orr.w	r3, r3, #8
 8005d30:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d32:	4b14      	ldr	r3, [pc, #80]	@ (8005d84 <HAL_TIM_Base_MspInit+0x9c>)
 8005d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d36:	f003 0308 	and.w	r3, r3, #8
 8005d3a:	613b      	str	r3, [r7, #16]
 8005d3c:	693b      	ldr	r3, [r7, #16]
}
 8005d3e:	e01a      	b.n	8005d76 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM7)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a11      	ldr	r2, [pc, #68]	@ (8005d8c <HAL_TIM_Base_MspInit+0xa4>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d115      	bne.n	8005d76 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	60fb      	str	r3, [r7, #12]
 8005d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005d84 <HAL_TIM_Base_MspInit+0x9c>)
 8005d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d52:	4a0c      	ldr	r2, [pc, #48]	@ (8005d84 <HAL_TIM_Base_MspInit+0x9c>)
 8005d54:	f043 0320 	orr.w	r3, r3, #32
 8005d58:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8005d84 <HAL_TIM_Base_MspInit+0x9c>)
 8005d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5e:	f003 0320 	and.w	r3, r3, #32
 8005d62:	60fb      	str	r3, [r7, #12]
 8005d64:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005d66:	2200      	movs	r2, #0
 8005d68:	2100      	movs	r1, #0
 8005d6a:	2037      	movs	r0, #55	@ 0x37
 8005d6c:	f000 ffef 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005d70:	2037      	movs	r0, #55	@ 0x37
 8005d72:	f001 f808 	bl	8006d86 <HAL_NVIC_EnableIRQ>
}
 8005d76:	bf00      	nop
 8005d78:	3718      	adds	r7, #24
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	40000400 	.word	0x40000400
 8005d84:	40023800 	.word	0x40023800
 8005d88:	40000c00 	.word	0x40000c00
 8005d8c:	40001400 	.word	0x40001400

08005d90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b08a      	sub	sp, #40	@ 0x28
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d98:	f107 0314 	add.w	r3, r7, #20
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	601a      	str	r2, [r3, #0]
 8005da0:	605a      	str	r2, [r3, #4]
 8005da2:	609a      	str	r2, [r3, #8]
 8005da4:	60da      	str	r2, [r3, #12]
 8005da6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a24      	ldr	r2, [pc, #144]	@ (8005e40 <HAL_TIM_MspPostInit+0xb0>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d11e      	bne.n	8005df0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005db2:	2300      	movs	r3, #0
 8005db4:	613b      	str	r3, [r7, #16]
 8005db6:	4b23      	ldr	r3, [pc, #140]	@ (8005e44 <HAL_TIM_MspPostInit+0xb4>)
 8005db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dba:	4a22      	ldr	r2, [pc, #136]	@ (8005e44 <HAL_TIM_MspPostInit+0xb4>)
 8005dbc:	f043 0302 	orr.w	r3, r3, #2
 8005dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8005dc2:	4b20      	ldr	r3, [pc, #128]	@ (8005e44 <HAL_TIM_MspPostInit+0xb4>)
 8005dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	613b      	str	r3, [r7, #16]
 8005dcc:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005dce:	2302      	movs	r3, #2
 8005dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005dd2:	2302      	movs	r3, #2
 8005dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005dde:	2302      	movs	r3, #2
 8005de0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005de2:	f107 0314 	add.w	r3, r7, #20
 8005de6:	4619      	mov	r1, r3
 8005de8:	4817      	ldr	r0, [pc, #92]	@ (8005e48 <HAL_TIM_MspPostInit+0xb8>)
 8005dea:	f001 fbe9 	bl	80075c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8005dee:	e022      	b.n	8005e36 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM5)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a15      	ldr	r2, [pc, #84]	@ (8005e4c <HAL_TIM_MspPostInit+0xbc>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d11d      	bne.n	8005e36 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	60fb      	str	r3, [r7, #12]
 8005dfe:	4b11      	ldr	r3, [pc, #68]	@ (8005e44 <HAL_TIM_MspPostInit+0xb4>)
 8005e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e02:	4a10      	ldr	r2, [pc, #64]	@ (8005e44 <HAL_TIM_MspPostInit+0xb4>)
 8005e04:	f043 0301 	orr.w	r3, r3, #1
 8005e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8005e44 <HAL_TIM_MspPostInit+0xb4>)
 8005e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	60fb      	str	r3, [r7, #12]
 8005e14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005e16:	230f      	movs	r3, #15
 8005e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e1a:	2302      	movs	r3, #2
 8005e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e22:	2300      	movs	r3, #0
 8005e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8005e26:	2302      	movs	r3, #2
 8005e28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e2a:	f107 0314 	add.w	r3, r7, #20
 8005e2e:	4619      	mov	r1, r3
 8005e30:	4807      	ldr	r0, [pc, #28]	@ (8005e50 <HAL_TIM_MspPostInit+0xc0>)
 8005e32:	f001 fbc5 	bl	80075c0 <HAL_GPIO_Init>
}
 8005e36:	bf00      	nop
 8005e38:	3728      	adds	r7, #40	@ 0x28
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	40000400 	.word	0x40000400
 8005e44:	40023800 	.word	0x40023800
 8005e48:	40020400 	.word	0x40020400
 8005e4c:	40000c00 	.word	0x40000c00
 8005e50:	40020000 	.word	0x40020000

08005e54 <MX_UART4_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart6;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8005e58:	4b11      	ldr	r3, [pc, #68]	@ (8005ea0 <MX_UART4_Init+0x4c>)
 8005e5a:	4a12      	ldr	r2, [pc, #72]	@ (8005ea4 <MX_UART4_Init+0x50>)
 8005e5c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8005e5e:	4b10      	ldr	r3, [pc, #64]	@ (8005ea0 <MX_UART4_Init+0x4c>)
 8005e60:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8005e64:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8005e66:	4b0e      	ldr	r3, [pc, #56]	@ (8005ea0 <MX_UART4_Init+0x4c>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8005e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ea0 <MX_UART4_Init+0x4c>)
 8005e6e:	2200      	movs	r2, #0
 8005e70:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8005e72:	4b0b      	ldr	r3, [pc, #44]	@ (8005ea0 <MX_UART4_Init+0x4c>)
 8005e74:	2200      	movs	r2, #0
 8005e76:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8005e78:	4b09      	ldr	r3, [pc, #36]	@ (8005ea0 <MX_UART4_Init+0x4c>)
 8005e7a:	220c      	movs	r2, #12
 8005e7c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e7e:	4b08      	ldr	r3, [pc, #32]	@ (8005ea0 <MX_UART4_Init+0x4c>)
 8005e80:	2200      	movs	r2, #0
 8005e82:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8005e84:	4b06      	ldr	r3, [pc, #24]	@ (8005ea0 <MX_UART4_Init+0x4c>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8005e8a:	4805      	ldr	r0, [pc, #20]	@ (8005ea0 <MX_UART4_Init+0x4c>)
 8005e8c:	f004 face 	bl	800a42c <HAL_UART_Init>
 8005e90:	4603      	mov	r3, r0
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d001      	beq.n	8005e9a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8005e96:	f7ff fb0e 	bl	80054b6 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8005e9a:	bf00      	nop
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	20000618 	.word	0x20000618
 8005ea4:	40004c00 	.word	0x40004c00

08005ea8 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8005eac:	4b11      	ldr	r3, [pc, #68]	@ (8005ef4 <MX_UART5_Init+0x4c>)
 8005eae:	4a12      	ldr	r2, [pc, #72]	@ (8005ef8 <MX_UART5_Init+0x50>)
 8005eb0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8005eb2:	4b10      	ldr	r3, [pc, #64]	@ (8005ef4 <MX_UART5_Init+0x4c>)
 8005eb4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005eb8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8005eba:	4b0e      	ldr	r3, [pc, #56]	@ (8005ef4 <MX_UART5_Init+0x4c>)
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8005ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ef4 <MX_UART5_Init+0x4c>)
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8005ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8005ef4 <MX_UART5_Init+0x4c>)
 8005ec8:	2200      	movs	r2, #0
 8005eca:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_RX;
 8005ecc:	4b09      	ldr	r3, [pc, #36]	@ (8005ef4 <MX_UART5_Init+0x4c>)
 8005ece:	2204      	movs	r2, #4
 8005ed0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005ed2:	4b08      	ldr	r3, [pc, #32]	@ (8005ef4 <MX_UART5_Init+0x4c>)
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ed8:	4b06      	ldr	r3, [pc, #24]	@ (8005ef4 <MX_UART5_Init+0x4c>)
 8005eda:	2200      	movs	r2, #0
 8005edc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8005ede:	4805      	ldr	r0, [pc, #20]	@ (8005ef4 <MX_UART5_Init+0x4c>)
 8005ee0:	f004 faa4 	bl	800a42c <HAL_UART_Init>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d001      	beq.n	8005eee <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8005eea:	f7ff fae4 	bl	80054b6 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8005eee:	bf00      	nop
 8005ef0:	bd80      	pop	{r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	20000660 	.word	0x20000660
 8005ef8:	40005000 	.word	0x40005000

08005efc <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005f00:	4b11      	ldr	r3, [pc, #68]	@ (8005f48 <MX_USART1_UART_Init+0x4c>)
 8005f02:	4a12      	ldr	r2, [pc, #72]	@ (8005f4c <MX_USART1_UART_Init+0x50>)
 8005f04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005f06:	4b10      	ldr	r3, [pc, #64]	@ (8005f48 <MX_USART1_UART_Init+0x4c>)
 8005f08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005f0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8005f48 <MX_USART1_UART_Init+0x4c>)
 8005f10:	2200      	movs	r2, #0
 8005f12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005f14:	4b0c      	ldr	r3, [pc, #48]	@ (8005f48 <MX_USART1_UART_Init+0x4c>)
 8005f16:	2200      	movs	r2, #0
 8005f18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8005f48 <MX_USART1_UART_Init+0x4c>)
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005f20:	4b09      	ldr	r3, [pc, #36]	@ (8005f48 <MX_USART1_UART_Init+0x4c>)
 8005f22:	220c      	movs	r2, #12
 8005f24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f26:	4b08      	ldr	r3, [pc, #32]	@ (8005f48 <MX_USART1_UART_Init+0x4c>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f2c:	4b06      	ldr	r3, [pc, #24]	@ (8005f48 <MX_USART1_UART_Init+0x4c>)
 8005f2e:	2200      	movs	r2, #0
 8005f30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005f32:	4805      	ldr	r0, [pc, #20]	@ (8005f48 <MX_USART1_UART_Init+0x4c>)
 8005f34:	f004 fa7a 	bl	800a42c <HAL_UART_Init>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d001      	beq.n	8005f42 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005f3e:	f7ff faba 	bl	80054b6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005f42:	bf00      	nop
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	200006a8 	.word	0x200006a8
 8005f4c:	40011000 	.word	0x40011000

08005f50 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005f54:	4b11      	ldr	r3, [pc, #68]	@ (8005f9c <MX_USART6_UART_Init+0x4c>)
 8005f56:	4a12      	ldr	r2, [pc, #72]	@ (8005fa0 <MX_USART6_UART_Init+0x50>)
 8005f58:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8005f5a:	4b10      	ldr	r3, [pc, #64]	@ (8005f9c <MX_USART6_UART_Init+0x4c>)
 8005f5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005f60:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8005f62:	4b0e      	ldr	r3, [pc, #56]	@ (8005f9c <MX_USART6_UART_Init+0x4c>)
 8005f64:	2200      	movs	r2, #0
 8005f66:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005f68:	4b0c      	ldr	r3, [pc, #48]	@ (8005f9c <MX_USART6_UART_Init+0x4c>)
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f9c <MX_USART6_UART_Init+0x4c>)
 8005f70:	2200      	movs	r2, #0
 8005f72:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005f74:	4b09      	ldr	r3, [pc, #36]	@ (8005f9c <MX_USART6_UART_Init+0x4c>)
 8005f76:	220c      	movs	r2, #12
 8005f78:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f7a:	4b08      	ldr	r3, [pc, #32]	@ (8005f9c <MX_USART6_UART_Init+0x4c>)
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f80:	4b06      	ldr	r3, [pc, #24]	@ (8005f9c <MX_USART6_UART_Init+0x4c>)
 8005f82:	2200      	movs	r2, #0
 8005f84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8005f86:	4805      	ldr	r0, [pc, #20]	@ (8005f9c <MX_USART6_UART_Init+0x4c>)
 8005f88:	f004 fa50 	bl	800a42c <HAL_UART_Init>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d001      	beq.n	8005f96 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8005f92:	f7ff fa90 	bl	80054b6 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8005f96:	bf00      	nop
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	200006f0 	.word	0x200006f0
 8005fa0:	40011400 	.word	0x40011400

08005fa4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b090      	sub	sp, #64	@ 0x40
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	601a      	str	r2, [r3, #0]
 8005fb4:	605a      	str	r2, [r3, #4]
 8005fb6:	609a      	str	r2, [r3, #8]
 8005fb8:	60da      	str	r2, [r3, #12]
 8005fba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a84      	ldr	r2, [pc, #528]	@ (80061d4 <HAL_UART_MspInit+0x230>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d135      	bne.n	8006032 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fca:	4b83      	ldr	r3, [pc, #524]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8005fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fce:	4a82      	ldr	r2, [pc, #520]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8005fd0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005fd6:	4b80      	ldr	r3, [pc, #512]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8005fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fda:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005fde:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fe6:	4b7c      	ldr	r3, [pc, #496]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8005fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fea:	4a7b      	ldr	r2, [pc, #492]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8005fec:	f043 0304 	orr.w	r3, r3, #4
 8005ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ff2:	4b79      	ldr	r3, [pc, #484]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8005ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ff6:	f003 0304 	and.w	r3, r3, #4
 8005ffa:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 8005ffe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006002:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006004:	2302      	movs	r3, #2
 8006006:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006008:	2300      	movs	r3, #0
 800600a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800600c:	2303      	movs	r3, #3
 800600e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8006010:	2308      	movs	r3, #8
 8006012:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006014:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006018:	4619      	mov	r1, r3
 800601a:	4870      	ldr	r0, [pc, #448]	@ (80061dc <HAL_UART_MspInit+0x238>)
 800601c:	f001 fad0 	bl	80075c0 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8006020:	2200      	movs	r2, #0
 8006022:	2100      	movs	r1, #0
 8006024:	2034      	movs	r0, #52	@ 0x34
 8006026:	f000 fe92 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800602a:	2034      	movs	r0, #52	@ 0x34
 800602c:	f000 feab 	bl	8006d86 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8006030:	e0cc      	b.n	80061cc <HAL_UART_MspInit+0x228>
  else if(uartHandle->Instance==UART5)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a6a      	ldr	r2, [pc, #424]	@ (80061e0 <HAL_UART_MspInit+0x23c>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d153      	bne.n	80060e4 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 800603c:	2300      	movs	r3, #0
 800603e:	623b      	str	r3, [r7, #32]
 8006040:	4b65      	ldr	r3, [pc, #404]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8006042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006044:	4a64      	ldr	r2, [pc, #400]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8006046:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800604a:	6413      	str	r3, [r2, #64]	@ 0x40
 800604c:	4b62      	ldr	r3, [pc, #392]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 800604e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006050:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006054:	623b      	str	r3, [r7, #32]
 8006056:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006058:	2300      	movs	r3, #0
 800605a:	61fb      	str	r3, [r7, #28]
 800605c:	4b5e      	ldr	r3, [pc, #376]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 800605e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006060:	4a5d      	ldr	r2, [pc, #372]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8006062:	f043 0304 	orr.w	r3, r3, #4
 8006066:	6313      	str	r3, [r2, #48]	@ 0x30
 8006068:	4b5b      	ldr	r3, [pc, #364]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 800606a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800606c:	f003 0304 	and.w	r3, r3, #4
 8006070:	61fb      	str	r3, [r7, #28]
 8006072:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006074:	2300      	movs	r3, #0
 8006076:	61bb      	str	r3, [r7, #24]
 8006078:	4b57      	ldr	r3, [pc, #348]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 800607a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800607c:	4a56      	ldr	r2, [pc, #344]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 800607e:	f043 0308 	orr.w	r3, r3, #8
 8006082:	6313      	str	r3, [r2, #48]	@ 0x30
 8006084:	4b54      	ldr	r3, [pc, #336]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8006086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006088:	f003 0308 	and.w	r3, r3, #8
 800608c:	61bb      	str	r3, [r7, #24]
 800608e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006090:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006094:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006096:	2302      	movs	r3, #2
 8006098:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800609a:	2300      	movs	r3, #0
 800609c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800609e:	2303      	movs	r3, #3
 80060a0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80060a2:	2308      	movs	r3, #8
 80060a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80060a6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80060aa:	4619      	mov	r1, r3
 80060ac:	484b      	ldr	r0, [pc, #300]	@ (80061dc <HAL_UART_MspInit+0x238>)
 80060ae:	f001 fa87 	bl	80075c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80060b2:	2304      	movs	r3, #4
 80060b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060b6:	2302      	movs	r3, #2
 80060b8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060ba:	2300      	movs	r3, #0
 80060bc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80060be:	2303      	movs	r3, #3
 80060c0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80060c2:	2308      	movs	r3, #8
 80060c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80060c6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80060ca:	4619      	mov	r1, r3
 80060cc:	4845      	ldr	r0, [pc, #276]	@ (80061e4 <HAL_UART_MspInit+0x240>)
 80060ce:	f001 fa77 	bl	80075c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80060d2:	2200      	movs	r2, #0
 80060d4:	2100      	movs	r1, #0
 80060d6:	2035      	movs	r0, #53	@ 0x35
 80060d8:	f000 fe39 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80060dc:	2035      	movs	r0, #53	@ 0x35
 80060de:	f000 fe52 	bl	8006d86 <HAL_NVIC_EnableIRQ>
}
 80060e2:	e073      	b.n	80061cc <HAL_UART_MspInit+0x228>
  else if(uartHandle->Instance==USART1)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a3f      	ldr	r2, [pc, #252]	@ (80061e8 <HAL_UART_MspInit+0x244>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d135      	bne.n	800615a <HAL_UART_MspInit+0x1b6>
    __HAL_RCC_USART1_CLK_ENABLE();
 80060ee:	2300      	movs	r3, #0
 80060f0:	617b      	str	r3, [r7, #20]
 80060f2:	4b39      	ldr	r3, [pc, #228]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 80060f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060f6:	4a38      	ldr	r2, [pc, #224]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 80060f8:	f043 0310 	orr.w	r3, r3, #16
 80060fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80060fe:	4b36      	ldr	r3, [pc, #216]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8006100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006102:	f003 0310 	and.w	r3, r3, #16
 8006106:	617b      	str	r3, [r7, #20]
 8006108:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800610a:	2300      	movs	r3, #0
 800610c:	613b      	str	r3, [r7, #16]
 800610e:	4b32      	ldr	r3, [pc, #200]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8006110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006112:	4a31      	ldr	r2, [pc, #196]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8006114:	f043 0301 	orr.w	r3, r3, #1
 8006118:	6313      	str	r3, [r2, #48]	@ 0x30
 800611a:	4b2f      	ldr	r3, [pc, #188]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 800611c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	613b      	str	r3, [r7, #16]
 8006124:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006126:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800612a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800612c:	2302      	movs	r3, #2
 800612e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006130:	2300      	movs	r3, #0
 8006132:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006134:	2303      	movs	r3, #3
 8006136:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006138:	2307      	movs	r3, #7
 800613a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800613c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8006140:	4619      	mov	r1, r3
 8006142:	482a      	ldr	r0, [pc, #168]	@ (80061ec <HAL_UART_MspInit+0x248>)
 8006144:	f001 fa3c 	bl	80075c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006148:	2200      	movs	r2, #0
 800614a:	2100      	movs	r1, #0
 800614c:	2025      	movs	r0, #37	@ 0x25
 800614e:	f000 fdfe 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006152:	2025      	movs	r0, #37	@ 0x25
 8006154:	f000 fe17 	bl	8006d86 <HAL_NVIC_EnableIRQ>
}
 8006158:	e038      	b.n	80061cc <HAL_UART_MspInit+0x228>
  else if(uartHandle->Instance==USART6)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a24      	ldr	r2, [pc, #144]	@ (80061f0 <HAL_UART_MspInit+0x24c>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d133      	bne.n	80061cc <HAL_UART_MspInit+0x228>
    __HAL_RCC_USART6_CLK_ENABLE();
 8006164:	2300      	movs	r3, #0
 8006166:	60fb      	str	r3, [r7, #12]
 8006168:	4b1b      	ldr	r3, [pc, #108]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 800616a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800616c:	4a1a      	ldr	r2, [pc, #104]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 800616e:	f043 0320 	orr.w	r3, r3, #32
 8006172:	6453      	str	r3, [r2, #68]	@ 0x44
 8006174:	4b18      	ldr	r3, [pc, #96]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8006176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006178:	f003 0320 	and.w	r3, r3, #32
 800617c:	60fb      	str	r3, [r7, #12]
 800617e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006180:	2300      	movs	r3, #0
 8006182:	60bb      	str	r3, [r7, #8]
 8006184:	4b14      	ldr	r3, [pc, #80]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8006186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006188:	4a13      	ldr	r2, [pc, #76]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 800618a:	f043 0304 	orr.w	r3, r3, #4
 800618e:	6313      	str	r3, [r2, #48]	@ 0x30
 8006190:	4b11      	ldr	r3, [pc, #68]	@ (80061d8 <HAL_UART_MspInit+0x234>)
 8006192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006194:	f003 0304 	and.w	r3, r3, #4
 8006198:	60bb      	str	r3, [r7, #8]
 800619a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800619c:	23c0      	movs	r3, #192	@ 0xc0
 800619e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061a0:	2302      	movs	r3, #2
 80061a2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061a4:	2300      	movs	r3, #0
 80061a6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80061a8:	2303      	movs	r3, #3
 80061aa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80061ac:	2308      	movs	r3, #8
 80061ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80061b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80061b4:	4619      	mov	r1, r3
 80061b6:	4809      	ldr	r0, [pc, #36]	@ (80061dc <HAL_UART_MspInit+0x238>)
 80061b8:	f001 fa02 	bl	80075c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80061bc:	2200      	movs	r2, #0
 80061be:	2100      	movs	r1, #0
 80061c0:	2047      	movs	r0, #71	@ 0x47
 80061c2:	f000 fdc4 	bl	8006d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80061c6:	2047      	movs	r0, #71	@ 0x47
 80061c8:	f000 fddd 	bl	8006d86 <HAL_NVIC_EnableIRQ>
}
 80061cc:	bf00      	nop
 80061ce:	3740      	adds	r7, #64	@ 0x40
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}
 80061d4:	40004c00 	.word	0x40004c00
 80061d8:	40023800 	.word	0x40023800
 80061dc:	40020800 	.word	0x40020800
 80061e0:	40005000 	.word	0x40005000
 80061e4:	40020c00 	.word	0x40020c00
 80061e8:	40011000 	.word	0x40011000
 80061ec:	40020000 	.word	0x40020000
 80061f0:	40011400 	.word	0x40011400

080061f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80061f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800622c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80061f8:	f7ff fc1c 	bl	8005a34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80061fc:	480c      	ldr	r0, [pc, #48]	@ (8006230 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80061fe:	490d      	ldr	r1, [pc, #52]	@ (8006234 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006200:	4a0d      	ldr	r2, [pc, #52]	@ (8006238 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006202:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006204:	e002      	b.n	800620c <LoopCopyDataInit>

08006206 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006206:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006208:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800620a:	3304      	adds	r3, #4

0800620c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800620c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800620e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006210:	d3f9      	bcc.n	8006206 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006212:	4a0a      	ldr	r2, [pc, #40]	@ (800623c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006214:	4c0a      	ldr	r4, [pc, #40]	@ (8006240 <LoopFillZerobss+0x22>)
  movs r3, #0
 8006216:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006218:	e001      	b.n	800621e <LoopFillZerobss>

0800621a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800621a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800621c:	3204      	adds	r2, #4

0800621e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800621e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006220:	d3fb      	bcc.n	800621a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8006222:	f006 fa89 	bl	800c738 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006226:	f7fd f9b3 	bl	8003590 <main>
  bx  lr    
 800622a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800622c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006230:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006234:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8006238:	0800f860 	.word	0x0800f860
  ldr r2, =_sbss
 800623c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8006240:	20000888 	.word	0x20000888

08006244 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006244:	e7fe      	b.n	8006244 <ADC_IRQHandler>
	...

08006248 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800624c:	4b0e      	ldr	r3, [pc, #56]	@ (8006288 <HAL_Init+0x40>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a0d      	ldr	r2, [pc, #52]	@ (8006288 <HAL_Init+0x40>)
 8006252:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006256:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006258:	4b0b      	ldr	r3, [pc, #44]	@ (8006288 <HAL_Init+0x40>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a0a      	ldr	r2, [pc, #40]	@ (8006288 <HAL_Init+0x40>)
 800625e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006262:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006264:	4b08      	ldr	r3, [pc, #32]	@ (8006288 <HAL_Init+0x40>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a07      	ldr	r2, [pc, #28]	@ (8006288 <HAL_Init+0x40>)
 800626a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800626e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006270:	2003      	movs	r0, #3
 8006272:	f000 fd61 	bl	8006d38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006276:	200f      	movs	r0, #15
 8006278:	f000 f808 	bl	800628c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800627c:	f7ff fa74 	bl	8005768 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006280:	2300      	movs	r3, #0
}
 8006282:	4618      	mov	r0, r3
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	40023c00 	.word	0x40023c00

0800628c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b082      	sub	sp, #8
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006294:	4b12      	ldr	r3, [pc, #72]	@ (80062e0 <HAL_InitTick+0x54>)
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	4b12      	ldr	r3, [pc, #72]	@ (80062e4 <HAL_InitTick+0x58>)
 800629a:	781b      	ldrb	r3, [r3, #0]
 800629c:	4619      	mov	r1, r3
 800629e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80062a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80062a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80062aa:	4618      	mov	r0, r3
 80062ac:	f000 fd79 	bl	8006da2 <HAL_SYSTICK_Config>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d001      	beq.n	80062ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e00e      	b.n	80062d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2b0f      	cmp	r3, #15
 80062be:	d80a      	bhi.n	80062d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80062c0:	2200      	movs	r2, #0
 80062c2:	6879      	ldr	r1, [r7, #4]
 80062c4:	f04f 30ff 	mov.w	r0, #4294967295
 80062c8:	f000 fd41 	bl	8006d4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80062cc:	4a06      	ldr	r2, [pc, #24]	@ (80062e8 <HAL_InitTick+0x5c>)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80062d2:	2300      	movs	r3, #0
 80062d4:	e000      	b.n	80062d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3708      	adds	r7, #8
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	20000004 	.word	0x20000004
 80062e4:	2000000c 	.word	0x2000000c
 80062e8:	20000008 	.word	0x20000008

080062ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80062ec:	b480      	push	{r7}
 80062ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80062f0:	4b06      	ldr	r3, [pc, #24]	@ (800630c <HAL_IncTick+0x20>)
 80062f2:	781b      	ldrb	r3, [r3, #0]
 80062f4:	461a      	mov	r2, r3
 80062f6:	4b06      	ldr	r3, [pc, #24]	@ (8006310 <HAL_IncTick+0x24>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4413      	add	r3, r2
 80062fc:	4a04      	ldr	r2, [pc, #16]	@ (8006310 <HAL_IncTick+0x24>)
 80062fe:	6013      	str	r3, [r2, #0]
}
 8006300:	bf00      	nop
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	2000000c 	.word	0x2000000c
 8006310:	20000738 	.word	0x20000738

08006314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006314:	b480      	push	{r7}
 8006316:	af00      	add	r7, sp, #0
  return uwTick;
 8006318:	4b03      	ldr	r3, [pc, #12]	@ (8006328 <HAL_GetTick+0x14>)
 800631a:	681b      	ldr	r3, [r3, #0]
}
 800631c:	4618      	mov	r0, r3
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	20000738 	.word	0x20000738

0800632c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006334:	f7ff ffee 	bl	8006314 <HAL_GetTick>
 8006338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006344:	d005      	beq.n	8006352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006346:	4b0a      	ldr	r3, [pc, #40]	@ (8006370 <HAL_Delay+0x44>)
 8006348:	781b      	ldrb	r3, [r3, #0]
 800634a:	461a      	mov	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	4413      	add	r3, r2
 8006350:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006352:	bf00      	nop
 8006354:	f7ff ffde 	bl	8006314 <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	68fa      	ldr	r2, [r7, #12]
 8006360:	429a      	cmp	r2, r3
 8006362:	d8f7      	bhi.n	8006354 <HAL_Delay+0x28>
  {
  }
}
 8006364:	bf00      	nop
 8006366:	bf00      	nop
 8006368:	3710      	adds	r7, #16
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}
 800636e:	bf00      	nop
 8006370:	2000000c 	.word	0x2000000c

08006374 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800637c:	2300      	movs	r3, #0
 800637e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d101      	bne.n	800638a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e033      	b.n	80063f2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800638e:	2b00      	cmp	r3, #0
 8006390:	d109      	bne.n	80063a6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f7fc ff20 	bl	80031d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063aa:	f003 0310 	and.w	r3, r3, #16
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d118      	bne.n	80063e4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063b6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80063ba:	f023 0302 	bic.w	r3, r3, #2
 80063be:	f043 0202 	orr.w	r2, r3, #2
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 fa68 	bl	800689c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063d6:	f023 0303 	bic.w	r3, r3, #3
 80063da:	f043 0201 	orr.w	r2, r3, #1
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	641a      	str	r2, [r3, #64]	@ 0x40
 80063e2:	e001      	b.n	80063e8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80063f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
	...

080063fc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b086      	sub	sp, #24
 8006400:	af00      	add	r7, sp, #0
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	60b9      	str	r1, [r7, #8]
 8006406:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006408:	2300      	movs	r3, #0
 800640a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006412:	2b01      	cmp	r3, #1
 8006414:	d101      	bne.n	800641a <HAL_ADC_Start_DMA+0x1e>
 8006416:	2302      	movs	r3, #2
 8006418:	e0e9      	b.n	80065ee <HAL_ADC_Start_DMA+0x1f2>
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2201      	movs	r2, #1
 800641e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	f003 0301 	and.w	r3, r3, #1
 800642c:	2b01      	cmp	r3, #1
 800642e:	d018      	beq.n	8006462 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	689a      	ldr	r2, [r3, #8]
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f042 0201 	orr.w	r2, r2, #1
 800643e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006440:	4b6d      	ldr	r3, [pc, #436]	@ (80065f8 <HAL_ADC_Start_DMA+0x1fc>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a6d      	ldr	r2, [pc, #436]	@ (80065fc <HAL_ADC_Start_DMA+0x200>)
 8006446:	fba2 2303 	umull	r2, r3, r2, r3
 800644a:	0c9a      	lsrs	r2, r3, #18
 800644c:	4613      	mov	r3, r2
 800644e:	005b      	lsls	r3, r3, #1
 8006450:	4413      	add	r3, r2
 8006452:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8006454:	e002      	b.n	800645c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	3b01      	subs	r3, #1
 800645a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d1f9      	bne.n	8006456 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800646c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006470:	d107      	bne.n	8006482 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	689a      	ldr	r2, [r3, #8]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006480:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	f003 0301 	and.w	r3, r3, #1
 800648c:	2b01      	cmp	r3, #1
 800648e:	f040 80a1 	bne.w	80065d4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006496:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800649a:	f023 0301 	bic.w	r3, r3, #1
 800649e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d007      	beq.n	80064c4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064b8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80064bc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064d0:	d106      	bne.n	80064e0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064d6:	f023 0206 	bic.w	r2, r3, #6
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	645a      	str	r2, [r3, #68]	@ 0x44
 80064de:	e002      	b.n	80064e6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2200      	movs	r2, #0
 80064e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2200      	movs	r2, #0
 80064ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80064ee:	4b44      	ldr	r3, [pc, #272]	@ (8006600 <HAL_ADC_Start_DMA+0x204>)
 80064f0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f6:	4a43      	ldr	r2, [pc, #268]	@ (8006604 <HAL_ADC_Start_DMA+0x208>)
 80064f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064fe:	4a42      	ldr	r2, [pc, #264]	@ (8006608 <HAL_ADC_Start_DMA+0x20c>)
 8006500:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006506:	4a41      	ldr	r2, [pc, #260]	@ (800660c <HAL_ADC_Start_DMA+0x210>)
 8006508:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8006512:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	685a      	ldr	r2, [r3, #4]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8006522:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689a      	ldr	r2, [r3, #8]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006532:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	334c      	adds	r3, #76	@ 0x4c
 800653e:	4619      	mov	r1, r3
 8006540:	68ba      	ldr	r2, [r7, #8]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f000 fce8 	bl	8006f18 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	f003 031f 	and.w	r3, r3, #31
 8006550:	2b00      	cmp	r3, #0
 8006552:	d12a      	bne.n	80065aa <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a2d      	ldr	r2, [pc, #180]	@ (8006610 <HAL_ADC_Start_DMA+0x214>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d015      	beq.n	800658a <HAL_ADC_Start_DMA+0x18e>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a2c      	ldr	r2, [pc, #176]	@ (8006614 <HAL_ADC_Start_DMA+0x218>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d105      	bne.n	8006574 <HAL_ADC_Start_DMA+0x178>
 8006568:	4b25      	ldr	r3, [pc, #148]	@ (8006600 <HAL_ADC_Start_DMA+0x204>)
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	f003 031f 	and.w	r3, r3, #31
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00a      	beq.n	800658a <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a27      	ldr	r2, [pc, #156]	@ (8006618 <HAL_ADC_Start_DMA+0x21c>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d136      	bne.n	80065ec <HAL_ADC_Start_DMA+0x1f0>
 800657e:	4b20      	ldr	r3, [pc, #128]	@ (8006600 <HAL_ADC_Start_DMA+0x204>)
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	f003 0310 	and.w	r3, r3, #16
 8006586:	2b00      	cmp	r3, #0
 8006588:	d130      	bne.n	80065ec <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006594:	2b00      	cmp	r3, #0
 8006596:	d129      	bne.n	80065ec <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	689a      	ldr	r2, [r3, #8]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80065a6:	609a      	str	r2, [r3, #8]
 80065a8:	e020      	b.n	80065ec <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a18      	ldr	r2, [pc, #96]	@ (8006610 <HAL_ADC_Start_DMA+0x214>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d11b      	bne.n	80065ec <HAL_ADC_Start_DMA+0x1f0>
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d114      	bne.n	80065ec <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	689a      	ldr	r2, [r3, #8]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80065d0:	609a      	str	r2, [r3, #8]
 80065d2:	e00b      	b.n	80065ec <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d8:	f043 0210 	orr.w	r2, r3, #16
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065e4:	f043 0201 	orr.w	r2, r3, #1
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80065ec:	2300      	movs	r3, #0
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3718      	adds	r7, #24
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	20000004 	.word	0x20000004
 80065fc:	431bde83 	.word	0x431bde83
 8006600:	40012300 	.word	0x40012300
 8006604:	08006a95 	.word	0x08006a95
 8006608:	08006b4f 	.word	0x08006b4f
 800660c:	08006b6b 	.word	0x08006b6b
 8006610:	40012000 	.word	0x40012000
 8006614:	40012100 	.word	0x40012100
 8006618:	40012200 	.word	0x40012200

0800661c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8006624:	bf00      	nop
 8006626:	370c      	adds	r7, #12
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8006638:	bf00      	nop
 800663a:	370c      	adds	r7, #12
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr

08006644 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006644:	b480      	push	{r7}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800664c:	bf00      	nop
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006658:	b480      	push	{r7}
 800665a:	b085      	sub	sp, #20
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006662:	2300      	movs	r3, #0
 8006664:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800666c:	2b01      	cmp	r3, #1
 800666e:	d101      	bne.n	8006674 <HAL_ADC_ConfigChannel+0x1c>
 8006670:	2302      	movs	r3, #2
 8006672:	e105      	b.n	8006880 <HAL_ADC_ConfigChannel+0x228>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2b09      	cmp	r3, #9
 8006682:	d925      	bls.n	80066d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	68d9      	ldr	r1, [r3, #12]
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	b29b      	uxth	r3, r3
 8006690:	461a      	mov	r2, r3
 8006692:	4613      	mov	r3, r2
 8006694:	005b      	lsls	r3, r3, #1
 8006696:	4413      	add	r3, r2
 8006698:	3b1e      	subs	r3, #30
 800669a:	2207      	movs	r2, #7
 800669c:	fa02 f303 	lsl.w	r3, r2, r3
 80066a0:	43da      	mvns	r2, r3
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	400a      	ands	r2, r1
 80066a8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68d9      	ldr	r1, [r3, #12]
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	689a      	ldr	r2, [r3, #8]
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	4618      	mov	r0, r3
 80066bc:	4603      	mov	r3, r0
 80066be:	005b      	lsls	r3, r3, #1
 80066c0:	4403      	add	r3, r0
 80066c2:	3b1e      	subs	r3, #30
 80066c4:	409a      	lsls	r2, r3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	430a      	orrs	r2, r1
 80066cc:	60da      	str	r2, [r3, #12]
 80066ce:	e022      	b.n	8006716 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6919      	ldr	r1, [r3, #16]
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	b29b      	uxth	r3, r3
 80066dc:	461a      	mov	r2, r3
 80066de:	4613      	mov	r3, r2
 80066e0:	005b      	lsls	r3, r3, #1
 80066e2:	4413      	add	r3, r2
 80066e4:	2207      	movs	r2, #7
 80066e6:	fa02 f303 	lsl.w	r3, r2, r3
 80066ea:	43da      	mvns	r2, r3
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	400a      	ands	r2, r1
 80066f2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	6919      	ldr	r1, [r3, #16]
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	689a      	ldr	r2, [r3, #8]
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	b29b      	uxth	r3, r3
 8006704:	4618      	mov	r0, r3
 8006706:	4603      	mov	r3, r0
 8006708:	005b      	lsls	r3, r3, #1
 800670a:	4403      	add	r3, r0
 800670c:	409a      	lsls	r2, r3
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	2b06      	cmp	r3, #6
 800671c:	d824      	bhi.n	8006768 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	685a      	ldr	r2, [r3, #4]
 8006728:	4613      	mov	r3, r2
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	4413      	add	r3, r2
 800672e:	3b05      	subs	r3, #5
 8006730:	221f      	movs	r2, #31
 8006732:	fa02 f303 	lsl.w	r3, r2, r3
 8006736:	43da      	mvns	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	400a      	ands	r2, r1
 800673e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	b29b      	uxth	r3, r3
 800674c:	4618      	mov	r0, r3
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	685a      	ldr	r2, [r3, #4]
 8006752:	4613      	mov	r3, r2
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	4413      	add	r3, r2
 8006758:	3b05      	subs	r3, #5
 800675a:	fa00 f203 	lsl.w	r2, r0, r3
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	430a      	orrs	r2, r1
 8006764:	635a      	str	r2, [r3, #52]	@ 0x34
 8006766:	e04c      	b.n	8006802 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	2b0c      	cmp	r3, #12
 800676e:	d824      	bhi.n	80067ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	685a      	ldr	r2, [r3, #4]
 800677a:	4613      	mov	r3, r2
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	4413      	add	r3, r2
 8006780:	3b23      	subs	r3, #35	@ 0x23
 8006782:	221f      	movs	r2, #31
 8006784:	fa02 f303 	lsl.w	r3, r2, r3
 8006788:	43da      	mvns	r2, r3
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	400a      	ands	r2, r1
 8006790:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	b29b      	uxth	r3, r3
 800679e:	4618      	mov	r0, r3
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	685a      	ldr	r2, [r3, #4]
 80067a4:	4613      	mov	r3, r2
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	4413      	add	r3, r2
 80067aa:	3b23      	subs	r3, #35	@ 0x23
 80067ac:	fa00 f203 	lsl.w	r2, r0, r3
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	430a      	orrs	r2, r1
 80067b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80067b8:	e023      	b.n	8006802 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	685a      	ldr	r2, [r3, #4]
 80067c4:	4613      	mov	r3, r2
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	4413      	add	r3, r2
 80067ca:	3b41      	subs	r3, #65	@ 0x41
 80067cc:	221f      	movs	r2, #31
 80067ce:	fa02 f303 	lsl.w	r3, r2, r3
 80067d2:	43da      	mvns	r2, r3
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	400a      	ands	r2, r1
 80067da:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	4618      	mov	r0, r3
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	685a      	ldr	r2, [r3, #4]
 80067ee:	4613      	mov	r3, r2
 80067f0:	009b      	lsls	r3, r3, #2
 80067f2:	4413      	add	r3, r2
 80067f4:	3b41      	subs	r3, #65	@ 0x41
 80067f6:	fa00 f203 	lsl.w	r2, r0, r3
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	430a      	orrs	r2, r1
 8006800:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006802:	4b22      	ldr	r3, [pc, #136]	@ (800688c <HAL_ADC_ConfigChannel+0x234>)
 8006804:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a21      	ldr	r2, [pc, #132]	@ (8006890 <HAL_ADC_ConfigChannel+0x238>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d109      	bne.n	8006824 <HAL_ADC_ConfigChannel+0x1cc>
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2b12      	cmp	r3, #18
 8006816:	d105      	bne.n	8006824 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a19      	ldr	r2, [pc, #100]	@ (8006890 <HAL_ADC_ConfigChannel+0x238>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d123      	bne.n	8006876 <HAL_ADC_ConfigChannel+0x21e>
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	2b10      	cmp	r3, #16
 8006834:	d003      	beq.n	800683e <HAL_ADC_ConfigChannel+0x1e6>
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	2b11      	cmp	r3, #17
 800683c:	d11b      	bne.n	8006876 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2b10      	cmp	r3, #16
 8006850:	d111      	bne.n	8006876 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006852:	4b10      	ldr	r3, [pc, #64]	@ (8006894 <HAL_ADC_ConfigChannel+0x23c>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a10      	ldr	r2, [pc, #64]	@ (8006898 <HAL_ADC_ConfigChannel+0x240>)
 8006858:	fba2 2303 	umull	r2, r3, r2, r3
 800685c:	0c9a      	lsrs	r2, r3, #18
 800685e:	4613      	mov	r3, r2
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	4413      	add	r3, r2
 8006864:	005b      	lsls	r3, r3, #1
 8006866:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006868:	e002      	b.n	8006870 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	3b01      	subs	r3, #1
 800686e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d1f9      	bne.n	800686a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800687e:	2300      	movs	r3, #0
}
 8006880:	4618      	mov	r0, r3
 8006882:	3714      	adds	r7, #20
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr
 800688c:	40012300 	.word	0x40012300
 8006890:	40012000 	.word	0x40012000
 8006894:	20000004 	.word	0x20000004
 8006898:	431bde83 	.word	0x431bde83

0800689c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800689c:	b480      	push	{r7}
 800689e:	b085      	sub	sp, #20
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80068a4:	4b79      	ldr	r3, [pc, #484]	@ (8006a8c <ADC_Init+0x1f0>)
 80068a6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	685a      	ldr	r2, [r3, #4]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	431a      	orrs	r2, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	685a      	ldr	r2, [r3, #4]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	6859      	ldr	r1, [r3, #4]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	691b      	ldr	r3, [r3, #16]
 80068dc:	021a      	lsls	r2, r3, #8
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	430a      	orrs	r2, r1
 80068e4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80068f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	6859      	ldr	r1, [r3, #4]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	689a      	ldr	r2, [r3, #8]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	430a      	orrs	r2, r1
 8006906:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	689a      	ldr	r2, [r3, #8]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006916:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	6899      	ldr	r1, [r3, #8]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	68da      	ldr	r2, [r3, #12]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	430a      	orrs	r2, r1
 8006928:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692e:	4a58      	ldr	r2, [pc, #352]	@ (8006a90 <ADC_Init+0x1f4>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d022      	beq.n	800697a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	689a      	ldr	r2, [r3, #8]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006942:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	6899      	ldr	r1, [r3, #8]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	430a      	orrs	r2, r1
 8006954:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	689a      	ldr	r2, [r3, #8]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006964:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	6899      	ldr	r1, [r3, #8]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	430a      	orrs	r2, r1
 8006976:	609a      	str	r2, [r3, #8]
 8006978:	e00f      	b.n	800699a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	689a      	ldr	r2, [r3, #8]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006988:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	689a      	ldr	r2, [r3, #8]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006998:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	689a      	ldr	r2, [r3, #8]
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f022 0202 	bic.w	r2, r2, #2
 80069a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	6899      	ldr	r1, [r3, #8]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	7e1b      	ldrb	r3, [r3, #24]
 80069b4:	005a      	lsls	r2, r3, #1
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	430a      	orrs	r2, r1
 80069bc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d01b      	beq.n	8006a00 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	685a      	ldr	r2, [r3, #4]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80069d6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	685a      	ldr	r2, [r3, #4]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80069e6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6859      	ldr	r1, [r3, #4]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069f2:	3b01      	subs	r3, #1
 80069f4:	035a      	lsls	r2, r3, #13
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	430a      	orrs	r2, r1
 80069fc:	605a      	str	r2, [r3, #4]
 80069fe:	e007      	b.n	8006a10 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	685a      	ldr	r2, [r3, #4]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a0e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006a1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	69db      	ldr	r3, [r3, #28]
 8006a2a:	3b01      	subs	r3, #1
 8006a2c:	051a      	lsls	r2, r3, #20
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	430a      	orrs	r2, r1
 8006a34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	689a      	ldr	r2, [r3, #8]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006a44:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	6899      	ldr	r1, [r3, #8]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006a52:	025a      	lsls	r2, r3, #9
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	430a      	orrs	r2, r1
 8006a5a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	689a      	ldr	r2, [r3, #8]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6899      	ldr	r1, [r3, #8]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	695b      	ldr	r3, [r3, #20]
 8006a76:	029a      	lsls	r2, r3, #10
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	430a      	orrs	r2, r1
 8006a7e:	609a      	str	r2, [r3, #8]
}
 8006a80:	bf00      	nop
 8006a82:	3714      	adds	r7, #20
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr
 8006a8c:	40012300 	.word	0x40012300
 8006a90:	0f000001 	.word	0x0f000001

08006a94 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aa0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aa6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d13c      	bne.n	8006b28 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d12b      	bne.n	8006b20 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d127      	bne.n	8006b20 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ad6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d006      	beq.n	8006aec <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d119      	bne.n	8006b20 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	685a      	ldr	r2, [r3, #4]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f022 0220 	bic.w	r2, r2, #32
 8006afa:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d105      	bne.n	8006b20 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b18:	f043 0201 	orr.w	r2, r3, #1
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006b20:	68f8      	ldr	r0, [r7, #12]
 8006b22:	f7ff fd7b 	bl	800661c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006b26:	e00e      	b.n	8006b46 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b2c:	f003 0310 	and.w	r3, r3, #16
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d003      	beq.n	8006b3c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006b34:	68f8      	ldr	r0, [r7, #12]
 8006b36:	f7ff fd85 	bl	8006644 <HAL_ADC_ErrorCallback>
}
 8006b3a:	e004      	b.n	8006b46 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	4798      	blx	r3
}
 8006b46:	bf00      	nop
 8006b48:	3710      	adds	r7, #16
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}

08006b4e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006b4e:	b580      	push	{r7, lr}
 8006b50:	b084      	sub	sp, #16
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b5a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006b5c:	68f8      	ldr	r0, [r7, #12]
 8006b5e:	f7ff fd67 	bl	8006630 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006b62:	bf00      	nop
 8006b64:	3710      	adds	r7, #16
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}

08006b6a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b6a:	b580      	push	{r7, lr}
 8006b6c:	b084      	sub	sp, #16
 8006b6e:	af00      	add	r7, sp, #0
 8006b70:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b76:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2240      	movs	r2, #64	@ 0x40
 8006b7c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b82:	f043 0204 	orr.w	r2, r3, #4
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	f7ff fd5a 	bl	8006644 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006b90:	bf00      	nop
 8006b92:	3710      	adds	r7, #16
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}

08006b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f003 0307 	and.w	r3, r3, #7
 8006ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8006bdc <__NVIC_SetPriorityGrouping+0x44>)
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006bae:	68ba      	ldr	r2, [r7, #8]
 8006bb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006bb4:	4013      	ands	r3, r2
 8006bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006bc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006bc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006bca:	4a04      	ldr	r2, [pc, #16]	@ (8006bdc <__NVIC_SetPriorityGrouping+0x44>)
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	60d3      	str	r3, [r2, #12]
}
 8006bd0:	bf00      	nop
 8006bd2:	3714      	adds	r7, #20
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr
 8006bdc:	e000ed00 	.word	0xe000ed00

08006be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006be0:	b480      	push	{r7}
 8006be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006be4:	4b04      	ldr	r3, [pc, #16]	@ (8006bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	0a1b      	lsrs	r3, r3, #8
 8006bea:	f003 0307 	and.w	r3, r3, #7
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr
 8006bf8:	e000ed00 	.word	0xe000ed00

08006bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	4603      	mov	r3, r0
 8006c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	db0b      	blt.n	8006c26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006c0e:	79fb      	ldrb	r3, [r7, #7]
 8006c10:	f003 021f 	and.w	r2, r3, #31
 8006c14:	4907      	ldr	r1, [pc, #28]	@ (8006c34 <__NVIC_EnableIRQ+0x38>)
 8006c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c1a:	095b      	lsrs	r3, r3, #5
 8006c1c:	2001      	movs	r0, #1
 8006c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8006c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006c26:	bf00      	nop
 8006c28:	370c      	adds	r7, #12
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop
 8006c34:	e000e100 	.word	0xe000e100

08006c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b083      	sub	sp, #12
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	4603      	mov	r3, r0
 8006c40:	6039      	str	r1, [r7, #0]
 8006c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	db0a      	blt.n	8006c62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	b2da      	uxtb	r2, r3
 8006c50:	490c      	ldr	r1, [pc, #48]	@ (8006c84 <__NVIC_SetPriority+0x4c>)
 8006c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c56:	0112      	lsls	r2, r2, #4
 8006c58:	b2d2      	uxtb	r2, r2
 8006c5a:	440b      	add	r3, r1
 8006c5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006c60:	e00a      	b.n	8006c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	b2da      	uxtb	r2, r3
 8006c66:	4908      	ldr	r1, [pc, #32]	@ (8006c88 <__NVIC_SetPriority+0x50>)
 8006c68:	79fb      	ldrb	r3, [r7, #7]
 8006c6a:	f003 030f 	and.w	r3, r3, #15
 8006c6e:	3b04      	subs	r3, #4
 8006c70:	0112      	lsls	r2, r2, #4
 8006c72:	b2d2      	uxtb	r2, r2
 8006c74:	440b      	add	r3, r1
 8006c76:	761a      	strb	r2, [r3, #24]
}
 8006c78:	bf00      	nop
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr
 8006c84:	e000e100 	.word	0xe000e100
 8006c88:	e000ed00 	.word	0xe000ed00

08006c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b089      	sub	sp, #36	@ 0x24
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	60b9      	str	r1, [r7, #8]
 8006c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f003 0307 	and.w	r3, r3, #7
 8006c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ca0:	69fb      	ldr	r3, [r7, #28]
 8006ca2:	f1c3 0307 	rsb	r3, r3, #7
 8006ca6:	2b04      	cmp	r3, #4
 8006ca8:	bf28      	it	cs
 8006caa:	2304      	movcs	r3, #4
 8006cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	3304      	adds	r3, #4
 8006cb2:	2b06      	cmp	r3, #6
 8006cb4:	d902      	bls.n	8006cbc <NVIC_EncodePriority+0x30>
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	3b03      	subs	r3, #3
 8006cba:	e000      	b.n	8006cbe <NVIC_EncodePriority+0x32>
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8006cc4:	69bb      	ldr	r3, [r7, #24]
 8006cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cca:	43da      	mvns	r2, r3
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	401a      	ands	r2, r3
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006cd4:	f04f 31ff 	mov.w	r1, #4294967295
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	fa01 f303 	lsl.w	r3, r1, r3
 8006cde:	43d9      	mvns	r1, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ce4:	4313      	orrs	r3, r2
         );
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3724      	adds	r7, #36	@ 0x24
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr
	...

08006cf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	3b01      	subs	r3, #1
 8006d00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d04:	d301      	bcc.n	8006d0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006d06:	2301      	movs	r3, #1
 8006d08:	e00f      	b.n	8006d2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8006d34 <SysTick_Config+0x40>)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006d12:	210f      	movs	r1, #15
 8006d14:	f04f 30ff 	mov.w	r0, #4294967295
 8006d18:	f7ff ff8e 	bl	8006c38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006d1c:	4b05      	ldr	r3, [pc, #20]	@ (8006d34 <SysTick_Config+0x40>)
 8006d1e:	2200      	movs	r2, #0
 8006d20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d22:	4b04      	ldr	r3, [pc, #16]	@ (8006d34 <SysTick_Config+0x40>)
 8006d24:	2207      	movs	r2, #7
 8006d26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3708      	adds	r7, #8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
 8006d32:	bf00      	nop
 8006d34:	e000e010 	.word	0xe000e010

08006d38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b082      	sub	sp, #8
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f7ff ff29 	bl	8006b98 <__NVIC_SetPriorityGrouping>
}
 8006d46:	bf00      	nop
 8006d48:	3708      	adds	r7, #8
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}

08006d4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006d4e:	b580      	push	{r7, lr}
 8006d50:	b086      	sub	sp, #24
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	4603      	mov	r3, r0
 8006d56:	60b9      	str	r1, [r7, #8]
 8006d58:	607a      	str	r2, [r7, #4]
 8006d5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006d60:	f7ff ff3e 	bl	8006be0 <__NVIC_GetPriorityGrouping>
 8006d64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	68b9      	ldr	r1, [r7, #8]
 8006d6a:	6978      	ldr	r0, [r7, #20]
 8006d6c:	f7ff ff8e 	bl	8006c8c <NVIC_EncodePriority>
 8006d70:	4602      	mov	r2, r0
 8006d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d76:	4611      	mov	r1, r2
 8006d78:	4618      	mov	r0, r3
 8006d7a:	f7ff ff5d 	bl	8006c38 <__NVIC_SetPriority>
}
 8006d7e:	bf00      	nop
 8006d80:	3718      	adds	r7, #24
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}

08006d86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d86:	b580      	push	{r7, lr}
 8006d88:	b082      	sub	sp, #8
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d94:	4618      	mov	r0, r3
 8006d96:	f7ff ff31 	bl	8006bfc <__NVIC_EnableIRQ>
}
 8006d9a:	bf00      	nop
 8006d9c:	3708      	adds	r7, #8
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}

08006da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006da2:	b580      	push	{r7, lr}
 8006da4:	b082      	sub	sp, #8
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f7ff ffa2 	bl	8006cf4 <SysTick_Config>
 8006db0:	4603      	mov	r3, r0
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3708      	adds	r7, #8
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
	...

08006dbc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b086      	sub	sp, #24
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006dc8:	f7ff faa4 	bl	8006314 <HAL_GetTick>
 8006dcc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d101      	bne.n	8006dd8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e099      	b.n	8006f0c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2202      	movs	r2, #2
 8006ddc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2200      	movs	r2, #0
 8006de4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f022 0201 	bic.w	r2, r2, #1
 8006df6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006df8:	e00f      	b.n	8006e1a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006dfa:	f7ff fa8b 	bl	8006314 <HAL_GetTick>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	1ad3      	subs	r3, r2, r3
 8006e04:	2b05      	cmp	r3, #5
 8006e06:	d908      	bls.n	8006e1a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2220      	movs	r2, #32
 8006e0c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2203      	movs	r2, #3
 8006e12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006e16:	2303      	movs	r3, #3
 8006e18:	e078      	b.n	8006f0c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f003 0301 	and.w	r3, r3, #1
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d1e8      	bne.n	8006dfa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006e30:	697a      	ldr	r2, [r7, #20]
 8006e32:	4b38      	ldr	r3, [pc, #224]	@ (8006f14 <HAL_DMA_Init+0x158>)
 8006e34:	4013      	ands	r3, r2
 8006e36:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	685a      	ldr	r2, [r3, #4]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006e46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006e52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	699b      	ldr	r3, [r3, #24]
 8006e58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006e5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6a1b      	ldr	r3, [r3, #32]
 8006e64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006e66:	697a      	ldr	r2, [r7, #20]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e70:	2b04      	cmp	r3, #4
 8006e72:	d107      	bne.n	8006e84 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	697a      	ldr	r2, [r7, #20]
 8006e8a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	695b      	ldr	r3, [r3, #20]
 8006e92:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	f023 0307 	bic.w	r3, r3, #7
 8006e9a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ea0:	697a      	ldr	r2, [r7, #20]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eaa:	2b04      	cmp	r3, #4
 8006eac:	d117      	bne.n	8006ede <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb2:	697a      	ldr	r2, [r7, #20]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d00e      	beq.n	8006ede <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 fb01 	bl	80074c8 <DMA_CheckFifoParam>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d008      	beq.n	8006ede <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2240      	movs	r2, #64	@ 0x40
 8006ed0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006eda:	2301      	movs	r3, #1
 8006edc:	e016      	b.n	8006f0c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	697a      	ldr	r2, [r7, #20]
 8006ee4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 fab8 	bl	800745c <DMA_CalcBaseAndBitshift>
 8006eec:	4603      	mov	r3, r0
 8006eee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ef4:	223f      	movs	r2, #63	@ 0x3f
 8006ef6:	409a      	lsls	r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2200      	movs	r2, #0
 8006f00:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2201      	movs	r2, #1
 8006f06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006f0a:	2300      	movs	r3, #0
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3718      	adds	r7, #24
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	f010803f 	.word	0xf010803f

08006f18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b086      	sub	sp, #24
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	607a      	str	r2, [r7, #4]
 8006f24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f26:	2300      	movs	r3, #0
 8006f28:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f2e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d101      	bne.n	8006f3e <HAL_DMA_Start_IT+0x26>
 8006f3a:	2302      	movs	r3, #2
 8006f3c:	e040      	b.n	8006fc0 <HAL_DMA_Start_IT+0xa8>
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d12f      	bne.n	8006fb2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2202      	movs	r2, #2
 8006f56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	68b9      	ldr	r1, [r7, #8]
 8006f66:	68f8      	ldr	r0, [r7, #12]
 8006f68:	f000 fa4a 	bl	8007400 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f70:	223f      	movs	r2, #63	@ 0x3f
 8006f72:	409a      	lsls	r2, r3
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f042 0216 	orr.w	r2, r2, #22
 8006f86:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d007      	beq.n	8006fa0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f042 0208 	orr.w	r2, r2, #8
 8006f9e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f042 0201 	orr.w	r2, r2, #1
 8006fae:	601a      	str	r2, [r3, #0]
 8006fb0:	e005      	b.n	8006fbe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006fba:	2302      	movs	r3, #2
 8006fbc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006fbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3718      	adds	r7, #24
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fd4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006fd6:	f7ff f99d 	bl	8006314 <HAL_GetTick>
 8006fda:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	2b02      	cmp	r3, #2
 8006fe6:	d008      	beq.n	8006ffa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2280      	movs	r2, #128	@ 0x80
 8006fec:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e052      	b.n	80070a0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f022 0216 	bic.w	r2, r2, #22
 8007008:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	695a      	ldr	r2, [r3, #20]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007018:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800701e:	2b00      	cmp	r3, #0
 8007020:	d103      	bne.n	800702a <HAL_DMA_Abort+0x62>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007026:	2b00      	cmp	r3, #0
 8007028:	d007      	beq.n	800703a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f022 0208 	bic.w	r2, r2, #8
 8007038:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f022 0201 	bic.w	r2, r2, #1
 8007048:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800704a:	e013      	b.n	8007074 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800704c:	f7ff f962 	bl	8006314 <HAL_GetTick>
 8007050:	4602      	mov	r2, r0
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	1ad3      	subs	r3, r2, r3
 8007056:	2b05      	cmp	r3, #5
 8007058:	d90c      	bls.n	8007074 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2220      	movs	r2, #32
 800705e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2203      	movs	r2, #3
 8007064:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8007070:	2303      	movs	r3, #3
 8007072:	e015      	b.n	80070a0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f003 0301 	and.w	r3, r3, #1
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1e4      	bne.n	800704c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007086:	223f      	movs	r2, #63	@ 0x3f
 8007088:	409a      	lsls	r2, r3
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800709e:	2300      	movs	r3, #0
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	d004      	beq.n	80070c6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2280      	movs	r2, #128	@ 0x80
 80070c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e00c      	b.n	80070e0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2205      	movs	r2, #5
 80070ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f022 0201 	bic.w	r2, r2, #1
 80070dc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80070de:	2300      	movs	r3, #0
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	370c      	adds	r7, #12
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr

080070ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b086      	sub	sp, #24
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80070f4:	2300      	movs	r3, #0
 80070f6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80070f8:	4b8e      	ldr	r3, [pc, #568]	@ (8007334 <HAL_DMA_IRQHandler+0x248>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a8e      	ldr	r2, [pc, #568]	@ (8007338 <HAL_DMA_IRQHandler+0x24c>)
 80070fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007102:	0a9b      	lsrs	r3, r3, #10
 8007104:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800710a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800710c:	693b      	ldr	r3, [r7, #16]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007116:	2208      	movs	r2, #8
 8007118:	409a      	lsls	r2, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	4013      	ands	r3, r2
 800711e:	2b00      	cmp	r3, #0
 8007120:	d01a      	beq.n	8007158 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f003 0304 	and.w	r3, r3, #4
 800712c:	2b00      	cmp	r3, #0
 800712e:	d013      	beq.n	8007158 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f022 0204 	bic.w	r2, r2, #4
 800713e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007144:	2208      	movs	r2, #8
 8007146:	409a      	lsls	r2, r3
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007150:	f043 0201 	orr.w	r2, r3, #1
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800715c:	2201      	movs	r2, #1
 800715e:	409a      	lsls	r2, r3
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	4013      	ands	r3, r2
 8007164:	2b00      	cmp	r3, #0
 8007166:	d012      	beq.n	800718e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	695b      	ldr	r3, [r3, #20]
 800716e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007172:	2b00      	cmp	r3, #0
 8007174:	d00b      	beq.n	800718e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800717a:	2201      	movs	r2, #1
 800717c:	409a      	lsls	r2, r3
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007186:	f043 0202 	orr.w	r2, r3, #2
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007192:	2204      	movs	r2, #4
 8007194:	409a      	lsls	r2, r3
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	4013      	ands	r3, r2
 800719a:	2b00      	cmp	r3, #0
 800719c:	d012      	beq.n	80071c4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f003 0302 	and.w	r3, r3, #2
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d00b      	beq.n	80071c4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071b0:	2204      	movs	r2, #4
 80071b2:	409a      	lsls	r2, r3
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071bc:	f043 0204 	orr.w	r2, r3, #4
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071c8:	2210      	movs	r2, #16
 80071ca:	409a      	lsls	r2, r3
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	4013      	ands	r3, r2
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d043      	beq.n	800725c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f003 0308 	and.w	r3, r3, #8
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d03c      	beq.n	800725c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071e6:	2210      	movs	r2, #16
 80071e8:	409a      	lsls	r2, r3
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d018      	beq.n	800722e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007206:	2b00      	cmp	r3, #0
 8007208:	d108      	bne.n	800721c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800720e:	2b00      	cmp	r3, #0
 8007210:	d024      	beq.n	800725c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	4798      	blx	r3
 800721a:	e01f      	b.n	800725c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007220:	2b00      	cmp	r3, #0
 8007222:	d01b      	beq.n	800725c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	4798      	blx	r3
 800722c:	e016      	b.n	800725c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007238:	2b00      	cmp	r3, #0
 800723a:	d107      	bne.n	800724c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f022 0208 	bic.w	r2, r2, #8
 800724a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007250:	2b00      	cmp	r3, #0
 8007252:	d003      	beq.n	800725c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007260:	2220      	movs	r2, #32
 8007262:	409a      	lsls	r2, r3
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	4013      	ands	r3, r2
 8007268:	2b00      	cmp	r3, #0
 800726a:	f000 808f 	beq.w	800738c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 0310 	and.w	r3, r3, #16
 8007278:	2b00      	cmp	r3, #0
 800727a:	f000 8087 	beq.w	800738c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007282:	2220      	movs	r2, #32
 8007284:	409a      	lsls	r2, r3
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007290:	b2db      	uxtb	r3, r3
 8007292:	2b05      	cmp	r3, #5
 8007294:	d136      	bne.n	8007304 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f022 0216 	bic.w	r2, r2, #22
 80072a4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	695a      	ldr	r2, [r3, #20]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80072b4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d103      	bne.n	80072c6 <HAL_DMA_IRQHandler+0x1da>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d007      	beq.n	80072d6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f022 0208 	bic.w	r2, r2, #8
 80072d4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072da:	223f      	movs	r2, #63	@ 0x3f
 80072dc:	409a      	lsls	r2, r3
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d07e      	beq.n	80073f8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	4798      	blx	r3
        }
        return;
 8007302:	e079      	b.n	80073f8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800730e:	2b00      	cmp	r3, #0
 8007310:	d01d      	beq.n	800734e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800731c:	2b00      	cmp	r3, #0
 800731e:	d10d      	bne.n	800733c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007324:	2b00      	cmp	r3, #0
 8007326:	d031      	beq.n	800738c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	4798      	blx	r3
 8007330:	e02c      	b.n	800738c <HAL_DMA_IRQHandler+0x2a0>
 8007332:	bf00      	nop
 8007334:	20000004 	.word	0x20000004
 8007338:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007340:	2b00      	cmp	r3, #0
 8007342:	d023      	beq.n	800738c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	4798      	blx	r3
 800734c:	e01e      	b.n	800738c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007358:	2b00      	cmp	r3, #0
 800735a:	d10f      	bne.n	800737c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f022 0210 	bic.w	r2, r2, #16
 800736a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007380:	2b00      	cmp	r3, #0
 8007382:	d003      	beq.n	800738c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007390:	2b00      	cmp	r3, #0
 8007392:	d032      	beq.n	80073fa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007398:	f003 0301 	and.w	r3, r3, #1
 800739c:	2b00      	cmp	r3, #0
 800739e:	d022      	beq.n	80073e6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2205      	movs	r2, #5
 80073a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f022 0201 	bic.w	r2, r2, #1
 80073b6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	3301      	adds	r3, #1
 80073bc:	60bb      	str	r3, [r7, #8]
 80073be:	697a      	ldr	r2, [r7, #20]
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d307      	bcc.n	80073d4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f003 0301 	and.w	r3, r3, #1
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1f2      	bne.n	80073b8 <HAL_DMA_IRQHandler+0x2cc>
 80073d2:	e000      	b.n	80073d6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80073d4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2201      	movs	r2, #1
 80073da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d005      	beq.n	80073fa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	4798      	blx	r3
 80073f6:	e000      	b.n	80073fa <HAL_DMA_IRQHandler+0x30e>
        return;
 80073f8:	bf00      	nop
    }
  }
}
 80073fa:	3718      	adds	r7, #24
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}

08007400 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007400:	b480      	push	{r7}
 8007402:	b085      	sub	sp, #20
 8007404:	af00      	add	r7, sp, #0
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	60b9      	str	r1, [r7, #8]
 800740a:	607a      	str	r2, [r7, #4]
 800740c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800741c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	683a      	ldr	r2, [r7, #0]
 8007424:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	689b      	ldr	r3, [r3, #8]
 800742a:	2b40      	cmp	r3, #64	@ 0x40
 800742c:	d108      	bne.n	8007440 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	687a      	ldr	r2, [r7, #4]
 8007434:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68ba      	ldr	r2, [r7, #8]
 800743c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800743e:	e007      	b.n	8007450 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68ba      	ldr	r2, [r7, #8]
 8007446:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	60da      	str	r2, [r3, #12]
}
 8007450:	bf00      	nop
 8007452:	3714      	adds	r7, #20
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	b2db      	uxtb	r3, r3
 800746a:	3b10      	subs	r3, #16
 800746c:	4a14      	ldr	r2, [pc, #80]	@ (80074c0 <DMA_CalcBaseAndBitshift+0x64>)
 800746e:	fba2 2303 	umull	r2, r3, r2, r3
 8007472:	091b      	lsrs	r3, r3, #4
 8007474:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007476:	4a13      	ldr	r2, [pc, #76]	@ (80074c4 <DMA_CalcBaseAndBitshift+0x68>)
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	4413      	add	r3, r2
 800747c:	781b      	ldrb	r3, [r3, #0]
 800747e:	461a      	mov	r2, r3
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2b03      	cmp	r3, #3
 8007488:	d909      	bls.n	800749e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007492:	f023 0303 	bic.w	r3, r3, #3
 8007496:	1d1a      	adds	r2, r3, #4
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	659a      	str	r2, [r3, #88]	@ 0x58
 800749c:	e007      	b.n	80074ae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80074a6:	f023 0303 	bic.w	r3, r3, #3
 80074aa:	687a      	ldr	r2, [r7, #4]
 80074ac:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3714      	adds	r7, #20
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr
 80074be:	bf00      	nop
 80074c0:	aaaaaaab 	.word	0xaaaaaaab
 80074c4:	0800f484 	.word	0x0800f484

080074c8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074d0:	2300      	movs	r3, #0
 80074d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074d8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	699b      	ldr	r3, [r3, #24]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d11f      	bne.n	8007522 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	2b03      	cmp	r3, #3
 80074e6:	d856      	bhi.n	8007596 <DMA_CheckFifoParam+0xce>
 80074e8:	a201      	add	r2, pc, #4	@ (adr r2, 80074f0 <DMA_CheckFifoParam+0x28>)
 80074ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ee:	bf00      	nop
 80074f0:	08007501 	.word	0x08007501
 80074f4:	08007513 	.word	0x08007513
 80074f8:	08007501 	.word	0x08007501
 80074fc:	08007597 	.word	0x08007597
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007504:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007508:	2b00      	cmp	r3, #0
 800750a:	d046      	beq.n	800759a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800750c:	2301      	movs	r3, #1
 800750e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007510:	e043      	b.n	800759a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007516:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800751a:	d140      	bne.n	800759e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007520:	e03d      	b.n	800759e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800752a:	d121      	bne.n	8007570 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	2b03      	cmp	r3, #3
 8007530:	d837      	bhi.n	80075a2 <DMA_CheckFifoParam+0xda>
 8007532:	a201      	add	r2, pc, #4	@ (adr r2, 8007538 <DMA_CheckFifoParam+0x70>)
 8007534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007538:	08007549 	.word	0x08007549
 800753c:	0800754f 	.word	0x0800754f
 8007540:	08007549 	.word	0x08007549
 8007544:	08007561 	.word	0x08007561
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007548:	2301      	movs	r3, #1
 800754a:	73fb      	strb	r3, [r7, #15]
      break;
 800754c:	e030      	b.n	80075b0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007552:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007556:	2b00      	cmp	r3, #0
 8007558:	d025      	beq.n	80075a6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800755e:	e022      	b.n	80075a6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007564:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007568:	d11f      	bne.n	80075aa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800756e:	e01c      	b.n	80075aa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	2b02      	cmp	r3, #2
 8007574:	d903      	bls.n	800757e <DMA_CheckFifoParam+0xb6>
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	2b03      	cmp	r3, #3
 800757a:	d003      	beq.n	8007584 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800757c:	e018      	b.n	80075b0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	73fb      	strb	r3, [r7, #15]
      break;
 8007582:	e015      	b.n	80075b0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007588:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00e      	beq.n	80075ae <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	73fb      	strb	r3, [r7, #15]
      break;
 8007594:	e00b      	b.n	80075ae <DMA_CheckFifoParam+0xe6>
      break;
 8007596:	bf00      	nop
 8007598:	e00a      	b.n	80075b0 <DMA_CheckFifoParam+0xe8>
      break;
 800759a:	bf00      	nop
 800759c:	e008      	b.n	80075b0 <DMA_CheckFifoParam+0xe8>
      break;
 800759e:	bf00      	nop
 80075a0:	e006      	b.n	80075b0 <DMA_CheckFifoParam+0xe8>
      break;
 80075a2:	bf00      	nop
 80075a4:	e004      	b.n	80075b0 <DMA_CheckFifoParam+0xe8>
      break;
 80075a6:	bf00      	nop
 80075a8:	e002      	b.n	80075b0 <DMA_CheckFifoParam+0xe8>
      break;   
 80075aa:	bf00      	nop
 80075ac:	e000      	b.n	80075b0 <DMA_CheckFifoParam+0xe8>
      break;
 80075ae:	bf00      	nop
    }
  } 
  
  return status; 
 80075b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3714      	adds	r7, #20
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop

080075c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b089      	sub	sp, #36	@ 0x24
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80075ca:	2300      	movs	r3, #0
 80075cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80075ce:	2300      	movs	r3, #0
 80075d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80075d2:	2300      	movs	r3, #0
 80075d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80075d6:	2300      	movs	r3, #0
 80075d8:	61fb      	str	r3, [r7, #28]
 80075da:	e16b      	b.n	80078b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80075dc:	2201      	movs	r2, #1
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	fa02 f303 	lsl.w	r3, r2, r3
 80075e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	697a      	ldr	r2, [r7, #20]
 80075ec:	4013      	ands	r3, r2
 80075ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80075f0:	693a      	ldr	r2, [r7, #16]
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	429a      	cmp	r2, r3
 80075f6:	f040 815a 	bne.w	80078ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	f003 0303 	and.w	r3, r3, #3
 8007602:	2b01      	cmp	r3, #1
 8007604:	d005      	beq.n	8007612 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800760e:	2b02      	cmp	r3, #2
 8007610:	d130      	bne.n	8007674 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007618:	69fb      	ldr	r3, [r7, #28]
 800761a:	005b      	lsls	r3, r3, #1
 800761c:	2203      	movs	r2, #3
 800761e:	fa02 f303 	lsl.w	r3, r2, r3
 8007622:	43db      	mvns	r3, r3
 8007624:	69ba      	ldr	r2, [r7, #24]
 8007626:	4013      	ands	r3, r2
 8007628:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	68da      	ldr	r2, [r3, #12]
 800762e:	69fb      	ldr	r3, [r7, #28]
 8007630:	005b      	lsls	r3, r3, #1
 8007632:	fa02 f303 	lsl.w	r3, r2, r3
 8007636:	69ba      	ldr	r2, [r7, #24]
 8007638:	4313      	orrs	r3, r2
 800763a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	69ba      	ldr	r2, [r7, #24]
 8007640:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007648:	2201      	movs	r2, #1
 800764a:	69fb      	ldr	r3, [r7, #28]
 800764c:	fa02 f303 	lsl.w	r3, r2, r3
 8007650:	43db      	mvns	r3, r3
 8007652:	69ba      	ldr	r2, [r7, #24]
 8007654:	4013      	ands	r3, r2
 8007656:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	091b      	lsrs	r3, r3, #4
 800765e:	f003 0201 	and.w	r2, r3, #1
 8007662:	69fb      	ldr	r3, [r7, #28]
 8007664:	fa02 f303 	lsl.w	r3, r2, r3
 8007668:	69ba      	ldr	r2, [r7, #24]
 800766a:	4313      	orrs	r3, r2
 800766c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	69ba      	ldr	r2, [r7, #24]
 8007672:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	f003 0303 	and.w	r3, r3, #3
 800767c:	2b03      	cmp	r3, #3
 800767e:	d017      	beq.n	80076b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007686:	69fb      	ldr	r3, [r7, #28]
 8007688:	005b      	lsls	r3, r3, #1
 800768a:	2203      	movs	r2, #3
 800768c:	fa02 f303 	lsl.w	r3, r2, r3
 8007690:	43db      	mvns	r3, r3
 8007692:	69ba      	ldr	r2, [r7, #24]
 8007694:	4013      	ands	r3, r2
 8007696:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	689a      	ldr	r2, [r3, #8]
 800769c:	69fb      	ldr	r3, [r7, #28]
 800769e:	005b      	lsls	r3, r3, #1
 80076a0:	fa02 f303 	lsl.w	r3, r2, r3
 80076a4:	69ba      	ldr	r2, [r7, #24]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	69ba      	ldr	r2, [r7, #24]
 80076ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	f003 0303 	and.w	r3, r3, #3
 80076b8:	2b02      	cmp	r3, #2
 80076ba:	d123      	bne.n	8007704 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	08da      	lsrs	r2, r3, #3
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	3208      	adds	r2, #8
 80076c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80076ca:	69fb      	ldr	r3, [r7, #28]
 80076cc:	f003 0307 	and.w	r3, r3, #7
 80076d0:	009b      	lsls	r3, r3, #2
 80076d2:	220f      	movs	r2, #15
 80076d4:	fa02 f303 	lsl.w	r3, r2, r3
 80076d8:	43db      	mvns	r3, r3
 80076da:	69ba      	ldr	r2, [r7, #24]
 80076dc:	4013      	ands	r3, r2
 80076de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	691a      	ldr	r2, [r3, #16]
 80076e4:	69fb      	ldr	r3, [r7, #28]
 80076e6:	f003 0307 	and.w	r3, r3, #7
 80076ea:	009b      	lsls	r3, r3, #2
 80076ec:	fa02 f303 	lsl.w	r3, r2, r3
 80076f0:	69ba      	ldr	r2, [r7, #24]
 80076f2:	4313      	orrs	r3, r2
 80076f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80076f6:	69fb      	ldr	r3, [r7, #28]
 80076f8:	08da      	lsrs	r2, r3, #3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	3208      	adds	r2, #8
 80076fe:	69b9      	ldr	r1, [r7, #24]
 8007700:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800770a:	69fb      	ldr	r3, [r7, #28]
 800770c:	005b      	lsls	r3, r3, #1
 800770e:	2203      	movs	r2, #3
 8007710:	fa02 f303 	lsl.w	r3, r2, r3
 8007714:	43db      	mvns	r3, r3
 8007716:	69ba      	ldr	r2, [r7, #24]
 8007718:	4013      	ands	r3, r2
 800771a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	f003 0203 	and.w	r2, r3, #3
 8007724:	69fb      	ldr	r3, [r7, #28]
 8007726:	005b      	lsls	r3, r3, #1
 8007728:	fa02 f303 	lsl.w	r3, r2, r3
 800772c:	69ba      	ldr	r2, [r7, #24]
 800772e:	4313      	orrs	r3, r2
 8007730:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	69ba      	ldr	r2, [r7, #24]
 8007736:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007740:	2b00      	cmp	r3, #0
 8007742:	f000 80b4 	beq.w	80078ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007746:	2300      	movs	r3, #0
 8007748:	60fb      	str	r3, [r7, #12]
 800774a:	4b60      	ldr	r3, [pc, #384]	@ (80078cc <HAL_GPIO_Init+0x30c>)
 800774c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800774e:	4a5f      	ldr	r2, [pc, #380]	@ (80078cc <HAL_GPIO_Init+0x30c>)
 8007750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007754:	6453      	str	r3, [r2, #68]	@ 0x44
 8007756:	4b5d      	ldr	r3, [pc, #372]	@ (80078cc <HAL_GPIO_Init+0x30c>)
 8007758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800775a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800775e:	60fb      	str	r3, [r7, #12]
 8007760:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007762:	4a5b      	ldr	r2, [pc, #364]	@ (80078d0 <HAL_GPIO_Init+0x310>)
 8007764:	69fb      	ldr	r3, [r7, #28]
 8007766:	089b      	lsrs	r3, r3, #2
 8007768:	3302      	adds	r3, #2
 800776a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800776e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007770:	69fb      	ldr	r3, [r7, #28]
 8007772:	f003 0303 	and.w	r3, r3, #3
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	220f      	movs	r2, #15
 800777a:	fa02 f303 	lsl.w	r3, r2, r3
 800777e:	43db      	mvns	r3, r3
 8007780:	69ba      	ldr	r2, [r7, #24]
 8007782:	4013      	ands	r3, r2
 8007784:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	4a52      	ldr	r2, [pc, #328]	@ (80078d4 <HAL_GPIO_Init+0x314>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d02b      	beq.n	80077e6 <HAL_GPIO_Init+0x226>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a51      	ldr	r2, [pc, #324]	@ (80078d8 <HAL_GPIO_Init+0x318>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d025      	beq.n	80077e2 <HAL_GPIO_Init+0x222>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	4a50      	ldr	r2, [pc, #320]	@ (80078dc <HAL_GPIO_Init+0x31c>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d01f      	beq.n	80077de <HAL_GPIO_Init+0x21e>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	4a4f      	ldr	r2, [pc, #316]	@ (80078e0 <HAL_GPIO_Init+0x320>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d019      	beq.n	80077da <HAL_GPIO_Init+0x21a>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	4a4e      	ldr	r2, [pc, #312]	@ (80078e4 <HAL_GPIO_Init+0x324>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d013      	beq.n	80077d6 <HAL_GPIO_Init+0x216>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	4a4d      	ldr	r2, [pc, #308]	@ (80078e8 <HAL_GPIO_Init+0x328>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d00d      	beq.n	80077d2 <HAL_GPIO_Init+0x212>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4a4c      	ldr	r2, [pc, #304]	@ (80078ec <HAL_GPIO_Init+0x32c>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d007      	beq.n	80077ce <HAL_GPIO_Init+0x20e>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	4a4b      	ldr	r2, [pc, #300]	@ (80078f0 <HAL_GPIO_Init+0x330>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d101      	bne.n	80077ca <HAL_GPIO_Init+0x20a>
 80077c6:	2307      	movs	r3, #7
 80077c8:	e00e      	b.n	80077e8 <HAL_GPIO_Init+0x228>
 80077ca:	2308      	movs	r3, #8
 80077cc:	e00c      	b.n	80077e8 <HAL_GPIO_Init+0x228>
 80077ce:	2306      	movs	r3, #6
 80077d0:	e00a      	b.n	80077e8 <HAL_GPIO_Init+0x228>
 80077d2:	2305      	movs	r3, #5
 80077d4:	e008      	b.n	80077e8 <HAL_GPIO_Init+0x228>
 80077d6:	2304      	movs	r3, #4
 80077d8:	e006      	b.n	80077e8 <HAL_GPIO_Init+0x228>
 80077da:	2303      	movs	r3, #3
 80077dc:	e004      	b.n	80077e8 <HAL_GPIO_Init+0x228>
 80077de:	2302      	movs	r3, #2
 80077e0:	e002      	b.n	80077e8 <HAL_GPIO_Init+0x228>
 80077e2:	2301      	movs	r3, #1
 80077e4:	e000      	b.n	80077e8 <HAL_GPIO_Init+0x228>
 80077e6:	2300      	movs	r3, #0
 80077e8:	69fa      	ldr	r2, [r7, #28]
 80077ea:	f002 0203 	and.w	r2, r2, #3
 80077ee:	0092      	lsls	r2, r2, #2
 80077f0:	4093      	lsls	r3, r2
 80077f2:	69ba      	ldr	r2, [r7, #24]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80077f8:	4935      	ldr	r1, [pc, #212]	@ (80078d0 <HAL_GPIO_Init+0x310>)
 80077fa:	69fb      	ldr	r3, [r7, #28]
 80077fc:	089b      	lsrs	r3, r3, #2
 80077fe:	3302      	adds	r3, #2
 8007800:	69ba      	ldr	r2, [r7, #24]
 8007802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007806:	4b3b      	ldr	r3, [pc, #236]	@ (80078f4 <HAL_GPIO_Init+0x334>)
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	43db      	mvns	r3, r3
 8007810:	69ba      	ldr	r2, [r7, #24]
 8007812:	4013      	ands	r3, r2
 8007814:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800781e:	2b00      	cmp	r3, #0
 8007820:	d003      	beq.n	800782a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007822:	69ba      	ldr	r2, [r7, #24]
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	4313      	orrs	r3, r2
 8007828:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800782a:	4a32      	ldr	r2, [pc, #200]	@ (80078f4 <HAL_GPIO_Init+0x334>)
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007830:	4b30      	ldr	r3, [pc, #192]	@ (80078f4 <HAL_GPIO_Init+0x334>)
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007836:	693b      	ldr	r3, [r7, #16]
 8007838:	43db      	mvns	r3, r3
 800783a:	69ba      	ldr	r2, [r7, #24]
 800783c:	4013      	ands	r3, r2
 800783e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007848:	2b00      	cmp	r3, #0
 800784a:	d003      	beq.n	8007854 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800784c:	69ba      	ldr	r2, [r7, #24]
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	4313      	orrs	r3, r2
 8007852:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007854:	4a27      	ldr	r2, [pc, #156]	@ (80078f4 <HAL_GPIO_Init+0x334>)
 8007856:	69bb      	ldr	r3, [r7, #24]
 8007858:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800785a:	4b26      	ldr	r3, [pc, #152]	@ (80078f4 <HAL_GPIO_Init+0x334>)
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	43db      	mvns	r3, r3
 8007864:	69ba      	ldr	r2, [r7, #24]
 8007866:	4013      	ands	r3, r2
 8007868:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007872:	2b00      	cmp	r3, #0
 8007874:	d003      	beq.n	800787e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007876:	69ba      	ldr	r2, [r7, #24]
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	4313      	orrs	r3, r2
 800787c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800787e:	4a1d      	ldr	r2, [pc, #116]	@ (80078f4 <HAL_GPIO_Init+0x334>)
 8007880:	69bb      	ldr	r3, [r7, #24]
 8007882:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007884:	4b1b      	ldr	r3, [pc, #108]	@ (80078f4 <HAL_GPIO_Init+0x334>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	43db      	mvns	r3, r3
 800788e:	69ba      	ldr	r2, [r7, #24]
 8007890:	4013      	ands	r3, r2
 8007892:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800789c:	2b00      	cmp	r3, #0
 800789e:	d003      	beq.n	80078a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80078a0:	69ba      	ldr	r2, [r7, #24]
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80078a8:	4a12      	ldr	r2, [pc, #72]	@ (80078f4 <HAL_GPIO_Init+0x334>)
 80078aa:	69bb      	ldr	r3, [r7, #24]
 80078ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80078ae:	69fb      	ldr	r3, [r7, #28]
 80078b0:	3301      	adds	r3, #1
 80078b2:	61fb      	str	r3, [r7, #28]
 80078b4:	69fb      	ldr	r3, [r7, #28]
 80078b6:	2b0f      	cmp	r3, #15
 80078b8:	f67f ae90 	bls.w	80075dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80078bc:	bf00      	nop
 80078be:	bf00      	nop
 80078c0:	3724      	adds	r7, #36	@ 0x24
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr
 80078ca:	bf00      	nop
 80078cc:	40023800 	.word	0x40023800
 80078d0:	40013800 	.word	0x40013800
 80078d4:	40020000 	.word	0x40020000
 80078d8:	40020400 	.word	0x40020400
 80078dc:	40020800 	.word	0x40020800
 80078e0:	40020c00 	.word	0x40020c00
 80078e4:	40021000 	.word	0x40021000
 80078e8:	40021400 	.word	0x40021400
 80078ec:	40021800 	.word	0x40021800
 80078f0:	40021c00 	.word	0x40021c00
 80078f4:	40013c00 	.word	0x40013c00

080078f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	460b      	mov	r3, r1
 8007902:	807b      	strh	r3, [r7, #2]
 8007904:	4613      	mov	r3, r2
 8007906:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007908:	787b      	ldrb	r3, [r7, #1]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d003      	beq.n	8007916 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800790e:	887a      	ldrh	r2, [r7, #2]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007914:	e003      	b.n	800791e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007916:	887b      	ldrh	r3, [r7, #2]
 8007918:	041a      	lsls	r2, r3, #16
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	619a      	str	r2, [r3, #24]
}
 800791e:	bf00      	nop
 8007920:	370c      	adds	r7, #12
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800792a:	b480      	push	{r7}
 800792c:	b085      	sub	sp, #20
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
 8007932:	460b      	mov	r3, r1
 8007934:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	695b      	ldr	r3, [r3, #20]
 800793a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800793c:	887a      	ldrh	r2, [r7, #2]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	4013      	ands	r3, r2
 8007942:	041a      	lsls	r2, r3, #16
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	43d9      	mvns	r1, r3
 8007948:	887b      	ldrh	r3, [r7, #2]
 800794a:	400b      	ands	r3, r1
 800794c:	431a      	orrs	r2, r3
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	619a      	str	r2, [r3, #24]
}
 8007952:	bf00      	nop
 8007954:	3714      	adds	r7, #20
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
	...

08007960 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d101      	bne.n	8007972 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	e12b      	b.n	8007bca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007978:	b2db      	uxtb	r3, r3
 800797a:	2b00      	cmp	r3, #0
 800797c:	d106      	bne.n	800798c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f7fb fda6 	bl	80034d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2224      	movs	r2, #36	@ 0x24
 8007990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	681a      	ldr	r2, [r3, #0]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f022 0201 	bic.w	r2, r2, #1
 80079a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80079b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80079c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80079c4:	f001 fc60 	bl	8009288 <HAL_RCC_GetPCLK1Freq>
 80079c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	685b      	ldr	r3, [r3, #4]
 80079ce:	4a81      	ldr	r2, [pc, #516]	@ (8007bd4 <HAL_I2C_Init+0x274>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d807      	bhi.n	80079e4 <HAL_I2C_Init+0x84>
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	4a80      	ldr	r2, [pc, #512]	@ (8007bd8 <HAL_I2C_Init+0x278>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	bf94      	ite	ls
 80079dc:	2301      	movls	r3, #1
 80079de:	2300      	movhi	r3, #0
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	e006      	b.n	80079f2 <HAL_I2C_Init+0x92>
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	4a7d      	ldr	r2, [pc, #500]	@ (8007bdc <HAL_I2C_Init+0x27c>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	bf94      	ite	ls
 80079ec:	2301      	movls	r3, #1
 80079ee:	2300      	movhi	r3, #0
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d001      	beq.n	80079fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80079f6:	2301      	movs	r3, #1
 80079f8:	e0e7      	b.n	8007bca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	4a78      	ldr	r2, [pc, #480]	@ (8007be0 <HAL_I2C_Init+0x280>)
 80079fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007a02:	0c9b      	lsrs	r3, r3, #18
 8007a04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	68ba      	ldr	r2, [r7, #8]
 8007a16:	430a      	orrs	r2, r1
 8007a18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	6a1b      	ldr	r3, [r3, #32]
 8007a20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	4a6a      	ldr	r2, [pc, #424]	@ (8007bd4 <HAL_I2C_Init+0x274>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d802      	bhi.n	8007a34 <HAL_I2C_Init+0xd4>
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	3301      	adds	r3, #1
 8007a32:	e009      	b.n	8007a48 <HAL_I2C_Init+0xe8>
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007a3a:	fb02 f303 	mul.w	r3, r2, r3
 8007a3e:	4a69      	ldr	r2, [pc, #420]	@ (8007be4 <HAL_I2C_Init+0x284>)
 8007a40:	fba2 2303 	umull	r2, r3, r2, r3
 8007a44:	099b      	lsrs	r3, r3, #6
 8007a46:	3301      	adds	r3, #1
 8007a48:	687a      	ldr	r2, [r7, #4]
 8007a4a:	6812      	ldr	r2, [r2, #0]
 8007a4c:	430b      	orrs	r3, r1
 8007a4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	69db      	ldr	r3, [r3, #28]
 8007a56:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007a5a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	495c      	ldr	r1, [pc, #368]	@ (8007bd4 <HAL_I2C_Init+0x274>)
 8007a64:	428b      	cmp	r3, r1
 8007a66:	d819      	bhi.n	8007a9c <HAL_I2C_Init+0x13c>
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	1e59      	subs	r1, r3, #1
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	005b      	lsls	r3, r3, #1
 8007a72:	fbb1 f3f3 	udiv	r3, r1, r3
 8007a76:	1c59      	adds	r1, r3, #1
 8007a78:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007a7c:	400b      	ands	r3, r1
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d00a      	beq.n	8007a98 <HAL_I2C_Init+0x138>
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	1e59      	subs	r1, r3, #1
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	005b      	lsls	r3, r3, #1
 8007a8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007a90:	3301      	adds	r3, #1
 8007a92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a96:	e051      	b.n	8007b3c <HAL_I2C_Init+0x1dc>
 8007a98:	2304      	movs	r3, #4
 8007a9a:	e04f      	b.n	8007b3c <HAL_I2C_Init+0x1dc>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d111      	bne.n	8007ac8 <HAL_I2C_Init+0x168>
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	1e58      	subs	r0, r3, #1
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6859      	ldr	r1, [r3, #4]
 8007aac:	460b      	mov	r3, r1
 8007aae:	005b      	lsls	r3, r3, #1
 8007ab0:	440b      	add	r3, r1
 8007ab2:	fbb0 f3f3 	udiv	r3, r0, r3
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	bf0c      	ite	eq
 8007ac0:	2301      	moveq	r3, #1
 8007ac2:	2300      	movne	r3, #0
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	e012      	b.n	8007aee <HAL_I2C_Init+0x18e>
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	1e58      	subs	r0, r3, #1
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6859      	ldr	r1, [r3, #4]
 8007ad0:	460b      	mov	r3, r1
 8007ad2:	009b      	lsls	r3, r3, #2
 8007ad4:	440b      	add	r3, r1
 8007ad6:	0099      	lsls	r1, r3, #2
 8007ad8:	440b      	add	r3, r1
 8007ada:	fbb0 f3f3 	udiv	r3, r0, r3
 8007ade:	3301      	adds	r3, #1
 8007ae0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	bf0c      	ite	eq
 8007ae8:	2301      	moveq	r3, #1
 8007aea:	2300      	movne	r3, #0
 8007aec:	b2db      	uxtb	r3, r3
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d001      	beq.n	8007af6 <HAL_I2C_Init+0x196>
 8007af2:	2301      	movs	r3, #1
 8007af4:	e022      	b.n	8007b3c <HAL_I2C_Init+0x1dc>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d10e      	bne.n	8007b1c <HAL_I2C_Init+0x1bc>
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	1e58      	subs	r0, r3, #1
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6859      	ldr	r1, [r3, #4]
 8007b06:	460b      	mov	r3, r1
 8007b08:	005b      	lsls	r3, r3, #1
 8007b0a:	440b      	add	r3, r1
 8007b0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b10:	3301      	adds	r3, #1
 8007b12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b1a:	e00f      	b.n	8007b3c <HAL_I2C_Init+0x1dc>
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	1e58      	subs	r0, r3, #1
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6859      	ldr	r1, [r3, #4]
 8007b24:	460b      	mov	r3, r1
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	440b      	add	r3, r1
 8007b2a:	0099      	lsls	r1, r3, #2
 8007b2c:	440b      	add	r3, r1
 8007b2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b32:	3301      	adds	r3, #1
 8007b34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007b3c:	6879      	ldr	r1, [r7, #4]
 8007b3e:	6809      	ldr	r1, [r1, #0]
 8007b40:	4313      	orrs	r3, r2
 8007b42:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	69da      	ldr	r2, [r3, #28]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a1b      	ldr	r3, [r3, #32]
 8007b56:	431a      	orrs	r2, r3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	430a      	orrs	r2, r1
 8007b5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007b6a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	6911      	ldr	r1, [r2, #16]
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	68d2      	ldr	r2, [r2, #12]
 8007b76:	4311      	orrs	r1, r2
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	6812      	ldr	r2, [r2, #0]
 8007b7c:	430b      	orrs	r3, r1
 8007b7e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	68db      	ldr	r3, [r3, #12]
 8007b86:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	695a      	ldr	r2, [r3, #20]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	699b      	ldr	r3, [r3, #24]
 8007b92:	431a      	orrs	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	430a      	orrs	r2, r1
 8007b9a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	681a      	ldr	r2, [r3, #0]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f042 0201 	orr.w	r2, r2, #1
 8007baa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2220      	movs	r2, #32
 8007bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007bc8:	2300      	movs	r3, #0
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	000186a0 	.word	0x000186a0
 8007bd8:	001e847f 	.word	0x001e847f
 8007bdc:	003d08ff 	.word	0x003d08ff
 8007be0:	431bde83 	.word	0x431bde83
 8007be4:	10624dd3 	.word	0x10624dd3

08007be8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b088      	sub	sp, #32
 8007bec:	af02      	add	r7, sp, #8
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	4608      	mov	r0, r1
 8007bf2:	4611      	mov	r1, r2
 8007bf4:	461a      	mov	r2, r3
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	817b      	strh	r3, [r7, #10]
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	813b      	strh	r3, [r7, #8]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007c02:	f7fe fb87 	bl	8006314 <HAL_GetTick>
 8007c06:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c0e:	b2db      	uxtb	r3, r3
 8007c10:	2b20      	cmp	r3, #32
 8007c12:	f040 80d9 	bne.w	8007dc8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	9300      	str	r3, [sp, #0]
 8007c1a:	2319      	movs	r3, #25
 8007c1c:	2201      	movs	r2, #1
 8007c1e:	496d      	ldr	r1, [pc, #436]	@ (8007dd4 <HAL_I2C_Mem_Write+0x1ec>)
 8007c20:	68f8      	ldr	r0, [r7, #12]
 8007c22:	f000 fc8b 	bl	800853c <I2C_WaitOnFlagUntilTimeout>
 8007c26:	4603      	mov	r3, r0
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d001      	beq.n	8007c30 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	e0cc      	b.n	8007dca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d101      	bne.n	8007c3e <HAL_I2C_Mem_Write+0x56>
 8007c3a:	2302      	movs	r3, #2
 8007c3c:	e0c5      	b.n	8007dca <HAL_I2C_Mem_Write+0x1e2>
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2201      	movs	r2, #1
 8007c42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f003 0301 	and.w	r3, r3, #1
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d007      	beq.n	8007c64 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f042 0201 	orr.w	r2, r2, #1
 8007c62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	681a      	ldr	r2, [r3, #0]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2221      	movs	r2, #33	@ 0x21
 8007c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2240      	movs	r2, #64	@ 0x40
 8007c80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2200      	movs	r2, #0
 8007c88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	6a3a      	ldr	r2, [r7, #32]
 8007c8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007c94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c9a:	b29a      	uxth	r2, r3
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	4a4d      	ldr	r2, [pc, #308]	@ (8007dd8 <HAL_I2C_Mem_Write+0x1f0>)
 8007ca4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007ca6:	88f8      	ldrh	r0, [r7, #6]
 8007ca8:	893a      	ldrh	r2, [r7, #8]
 8007caa:	8979      	ldrh	r1, [r7, #10]
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	9301      	str	r3, [sp, #4]
 8007cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb2:	9300      	str	r3, [sp, #0]
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	68f8      	ldr	r0, [r7, #12]
 8007cb8:	f000 fac2 	bl	8008240 <I2C_RequestMemoryWrite>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d052      	beq.n	8007d68 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e081      	b.n	8007dca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007cc6:	697a      	ldr	r2, [r7, #20]
 8007cc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cca:	68f8      	ldr	r0, [r7, #12]
 8007ccc:	f000 fd50 	bl	8008770 <I2C_WaitOnTXEFlagUntilTimeout>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d00d      	beq.n	8007cf2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cda:	2b04      	cmp	r3, #4
 8007cdc:	d107      	bne.n	8007cee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007cec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e06b      	b.n	8007dca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf6:	781a      	ldrb	r2, [r3, #0]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d02:	1c5a      	adds	r2, r3, #1
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d0c:	3b01      	subs	r3, #1
 8007d0e:	b29a      	uxth	r2, r3
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	b29a      	uxth	r2, r3
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	695b      	ldr	r3, [r3, #20]
 8007d28:	f003 0304 	and.w	r3, r3, #4
 8007d2c:	2b04      	cmp	r3, #4
 8007d2e:	d11b      	bne.n	8007d68 <HAL_I2C_Mem_Write+0x180>
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d017      	beq.n	8007d68 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d3c:	781a      	ldrb	r2, [r3, #0]
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d48:	1c5a      	adds	r2, r3, #1
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d52:	3b01      	subs	r3, #1
 8007d54:	b29a      	uxth	r2, r3
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	3b01      	subs	r3, #1
 8007d62:	b29a      	uxth	r2, r3
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d1aa      	bne.n	8007cc6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d70:	697a      	ldr	r2, [r7, #20]
 8007d72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d74:	68f8      	ldr	r0, [r7, #12]
 8007d76:	f000 fd43 	bl	8008800 <I2C_WaitOnBTFFlagUntilTimeout>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d00d      	beq.n	8007d9c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d84:	2b04      	cmp	r3, #4
 8007d86:	d107      	bne.n	8007d98 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d96:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e016      	b.n	8007dca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007daa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2220      	movs	r2, #32
 8007db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	e000      	b.n	8007dca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007dc8:	2302      	movs	r3, #2
  }
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3718      	adds	r7, #24
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}
 8007dd2:	bf00      	nop
 8007dd4:	00100002 	.word	0x00100002
 8007dd8:	ffff0000 	.word	0xffff0000

08007ddc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b08c      	sub	sp, #48	@ 0x30
 8007de0:	af02      	add	r7, sp, #8
 8007de2:	60f8      	str	r0, [r7, #12]
 8007de4:	4608      	mov	r0, r1
 8007de6:	4611      	mov	r1, r2
 8007de8:	461a      	mov	r2, r3
 8007dea:	4603      	mov	r3, r0
 8007dec:	817b      	strh	r3, [r7, #10]
 8007dee:	460b      	mov	r3, r1
 8007df0:	813b      	strh	r3, [r7, #8]
 8007df2:	4613      	mov	r3, r2
 8007df4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007df6:	f7fe fa8d 	bl	8006314 <HAL_GetTick>
 8007dfa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	2b20      	cmp	r3, #32
 8007e06:	f040 8214 	bne.w	8008232 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0c:	9300      	str	r3, [sp, #0]
 8007e0e:	2319      	movs	r3, #25
 8007e10:	2201      	movs	r2, #1
 8007e12:	497b      	ldr	r1, [pc, #492]	@ (8008000 <HAL_I2C_Mem_Read+0x224>)
 8007e14:	68f8      	ldr	r0, [r7, #12]
 8007e16:	f000 fb91 	bl	800853c <I2C_WaitOnFlagUntilTimeout>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d001      	beq.n	8007e24 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007e20:	2302      	movs	r3, #2
 8007e22:	e207      	b.n	8008234 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d101      	bne.n	8007e32 <HAL_I2C_Mem_Read+0x56>
 8007e2e:	2302      	movs	r3, #2
 8007e30:	e200      	b.n	8008234 <HAL_I2C_Mem_Read+0x458>
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2201      	movs	r2, #1
 8007e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f003 0301 	and.w	r3, r3, #1
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d007      	beq.n	8007e58 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f042 0201 	orr.w	r2, r2, #1
 8007e56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007e66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2222      	movs	r2, #34	@ 0x22
 8007e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2240      	movs	r2, #64	@ 0x40
 8007e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007e88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e8e:	b29a      	uxth	r2, r3
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	4a5b      	ldr	r2, [pc, #364]	@ (8008004 <HAL_I2C_Mem_Read+0x228>)
 8007e98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007e9a:	88f8      	ldrh	r0, [r7, #6]
 8007e9c:	893a      	ldrh	r2, [r7, #8]
 8007e9e:	8979      	ldrh	r1, [r7, #10]
 8007ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea2:	9301      	str	r3, [sp, #4]
 8007ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ea6:	9300      	str	r3, [sp, #0]
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	68f8      	ldr	r0, [r7, #12]
 8007eac:	f000 fa5e 	bl	800836c <I2C_RequestMemoryRead>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d001      	beq.n	8007eba <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e1bc      	b.n	8008234 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d113      	bne.n	8007eea <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	623b      	str	r3, [r7, #32]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	695b      	ldr	r3, [r3, #20]
 8007ecc:	623b      	str	r3, [r7, #32]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	699b      	ldr	r3, [r3, #24]
 8007ed4:	623b      	str	r3, [r7, #32]
 8007ed6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	681a      	ldr	r2, [r3, #0]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ee6:	601a      	str	r2, [r3, #0]
 8007ee8:	e190      	b.n	800820c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d11b      	bne.n	8007f2a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	681a      	ldr	r2, [r3, #0]
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f02:	2300      	movs	r3, #0
 8007f04:	61fb      	str	r3, [r7, #28]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	695b      	ldr	r3, [r3, #20]
 8007f0c:	61fb      	str	r3, [r7, #28]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	699b      	ldr	r3, [r3, #24]
 8007f14:	61fb      	str	r3, [r7, #28]
 8007f16:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f26:	601a      	str	r2, [r3, #0]
 8007f28:	e170      	b.n	800820c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f2e:	2b02      	cmp	r3, #2
 8007f30:	d11b      	bne.n	8007f6a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f40:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f52:	2300      	movs	r3, #0
 8007f54:	61bb      	str	r3, [r7, #24]
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	695b      	ldr	r3, [r3, #20]
 8007f5c:	61bb      	str	r3, [r7, #24]
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	699b      	ldr	r3, [r3, #24]
 8007f64:	61bb      	str	r3, [r7, #24]
 8007f66:	69bb      	ldr	r3, [r7, #24]
 8007f68:	e150      	b.n	800820c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	617b      	str	r3, [r7, #20]
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	695b      	ldr	r3, [r3, #20]
 8007f74:	617b      	str	r3, [r7, #20]
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	699b      	ldr	r3, [r3, #24]
 8007f7c:	617b      	str	r3, [r7, #20]
 8007f7e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007f80:	e144      	b.n	800820c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f86:	2b03      	cmp	r3, #3
 8007f88:	f200 80f1 	bhi.w	800816e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d123      	bne.n	8007fdc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f96:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007f98:	68f8      	ldr	r0, [r7, #12]
 8007f9a:	f000 fc79 	bl	8008890 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d001      	beq.n	8007fa8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e145      	b.n	8008234 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	691a      	ldr	r2, [r3, #16]
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb2:	b2d2      	uxtb	r2, r2
 8007fb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fba:	1c5a      	adds	r2, r3, #1
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fc4:	3b01      	subs	r3, #1
 8007fc6:	b29a      	uxth	r2, r3
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	3b01      	subs	r3, #1
 8007fd4:	b29a      	uxth	r2, r3
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007fda:	e117      	b.n	800820c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fe0:	2b02      	cmp	r3, #2
 8007fe2:	d14e      	bne.n	8008082 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe6:	9300      	str	r3, [sp, #0]
 8007fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fea:	2200      	movs	r2, #0
 8007fec:	4906      	ldr	r1, [pc, #24]	@ (8008008 <HAL_I2C_Mem_Read+0x22c>)
 8007fee:	68f8      	ldr	r0, [r7, #12]
 8007ff0:	f000 faa4 	bl	800853c <I2C_WaitOnFlagUntilTimeout>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d008      	beq.n	800800c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	e11a      	b.n	8008234 <HAL_I2C_Mem_Read+0x458>
 8007ffe:	bf00      	nop
 8008000:	00100002 	.word	0x00100002
 8008004:	ffff0000 	.word	0xffff0000
 8008008:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800801a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	691a      	ldr	r2, [r3, #16]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008026:	b2d2      	uxtb	r2, r2
 8008028:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800802e:	1c5a      	adds	r2, r3, #1
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008038:	3b01      	subs	r3, #1
 800803a:	b29a      	uxth	r2, r3
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008044:	b29b      	uxth	r3, r3
 8008046:	3b01      	subs	r3, #1
 8008048:	b29a      	uxth	r2, r3
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	691a      	ldr	r2, [r3, #16]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008058:	b2d2      	uxtb	r2, r2
 800805a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008060:	1c5a      	adds	r2, r3, #1
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800806a:	3b01      	subs	r3, #1
 800806c:	b29a      	uxth	r2, r3
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008076:	b29b      	uxth	r3, r3
 8008078:	3b01      	subs	r3, #1
 800807a:	b29a      	uxth	r2, r3
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008080:	e0c4      	b.n	800820c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008084:	9300      	str	r3, [sp, #0]
 8008086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008088:	2200      	movs	r2, #0
 800808a:	496c      	ldr	r1, [pc, #432]	@ (800823c <HAL_I2C_Mem_Read+0x460>)
 800808c:	68f8      	ldr	r0, [r7, #12]
 800808e:	f000 fa55 	bl	800853c <I2C_WaitOnFlagUntilTimeout>
 8008092:	4603      	mov	r3, r0
 8008094:	2b00      	cmp	r3, #0
 8008096:	d001      	beq.n	800809c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008098:	2301      	movs	r3, #1
 800809a:	e0cb      	b.n	8008234 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80080aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	691a      	ldr	r2, [r3, #16]
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080b6:	b2d2      	uxtb	r2, r2
 80080b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080be:	1c5a      	adds	r2, r3, #1
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080c8:	3b01      	subs	r3, #1
 80080ca:	b29a      	uxth	r2, r3
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080d4:	b29b      	uxth	r3, r3
 80080d6:	3b01      	subs	r3, #1
 80080d8:	b29a      	uxth	r2, r3
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80080de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e0:	9300      	str	r3, [sp, #0]
 80080e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e4:	2200      	movs	r2, #0
 80080e6:	4955      	ldr	r1, [pc, #340]	@ (800823c <HAL_I2C_Mem_Read+0x460>)
 80080e8:	68f8      	ldr	r0, [r7, #12]
 80080ea:	f000 fa27 	bl	800853c <I2C_WaitOnFlagUntilTimeout>
 80080ee:	4603      	mov	r3, r0
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d001      	beq.n	80080f8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	e09d      	b.n	8008234 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	681a      	ldr	r2, [r3, #0]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008106:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	691a      	ldr	r2, [r3, #16]
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008112:	b2d2      	uxtb	r2, r2
 8008114:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800811a:	1c5a      	adds	r2, r3, #1
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008124:	3b01      	subs	r3, #1
 8008126:	b29a      	uxth	r2, r3
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008130:	b29b      	uxth	r3, r3
 8008132:	3b01      	subs	r3, #1
 8008134:	b29a      	uxth	r2, r3
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	691a      	ldr	r2, [r3, #16]
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008144:	b2d2      	uxtb	r2, r2
 8008146:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800814c:	1c5a      	adds	r2, r3, #1
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008156:	3b01      	subs	r3, #1
 8008158:	b29a      	uxth	r2, r3
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008162:	b29b      	uxth	r3, r3
 8008164:	3b01      	subs	r3, #1
 8008166:	b29a      	uxth	r2, r3
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800816c:	e04e      	b.n	800820c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800816e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008170:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008172:	68f8      	ldr	r0, [r7, #12]
 8008174:	f000 fb8c 	bl	8008890 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d001      	beq.n	8008182 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800817e:	2301      	movs	r3, #1
 8008180:	e058      	b.n	8008234 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	691a      	ldr	r2, [r3, #16]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800818c:	b2d2      	uxtb	r2, r2
 800818e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008194:	1c5a      	adds	r2, r3, #1
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800819e:	3b01      	subs	r3, #1
 80081a0:	b29a      	uxth	r2, r3
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	3b01      	subs	r3, #1
 80081ae:	b29a      	uxth	r2, r3
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	695b      	ldr	r3, [r3, #20]
 80081ba:	f003 0304 	and.w	r3, r3, #4
 80081be:	2b04      	cmp	r3, #4
 80081c0:	d124      	bne.n	800820c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081c6:	2b03      	cmp	r3, #3
 80081c8:	d107      	bne.n	80081da <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	681a      	ldr	r2, [r3, #0]
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80081d8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	691a      	ldr	r2, [r3, #16]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081e4:	b2d2      	uxtb	r2, r2
 80081e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ec:	1c5a      	adds	r2, r3, #1
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081f6:	3b01      	subs	r3, #1
 80081f8:	b29a      	uxth	r2, r3
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008202:	b29b      	uxth	r3, r3
 8008204:	3b01      	subs	r3, #1
 8008206:	b29a      	uxth	r2, r3
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008210:	2b00      	cmp	r3, #0
 8008212:	f47f aeb6 	bne.w	8007f82 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2220      	movs	r2, #32
 800821a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2200      	movs	r2, #0
 8008222:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2200      	movs	r2, #0
 800822a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800822e:	2300      	movs	r3, #0
 8008230:	e000      	b.n	8008234 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8008232:	2302      	movs	r3, #2
  }
}
 8008234:	4618      	mov	r0, r3
 8008236:	3728      	adds	r7, #40	@ 0x28
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}
 800823c:	00010004 	.word	0x00010004

08008240 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b088      	sub	sp, #32
 8008244:	af02      	add	r7, sp, #8
 8008246:	60f8      	str	r0, [r7, #12]
 8008248:	4608      	mov	r0, r1
 800824a:	4611      	mov	r1, r2
 800824c:	461a      	mov	r2, r3
 800824e:	4603      	mov	r3, r0
 8008250:	817b      	strh	r3, [r7, #10]
 8008252:	460b      	mov	r3, r1
 8008254:	813b      	strh	r3, [r7, #8]
 8008256:	4613      	mov	r3, r2
 8008258:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	681a      	ldr	r2, [r3, #0]
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008268:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800826a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826c:	9300      	str	r3, [sp, #0]
 800826e:	6a3b      	ldr	r3, [r7, #32]
 8008270:	2200      	movs	r2, #0
 8008272:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008276:	68f8      	ldr	r0, [r7, #12]
 8008278:	f000 f960 	bl	800853c <I2C_WaitOnFlagUntilTimeout>
 800827c:	4603      	mov	r3, r0
 800827e:	2b00      	cmp	r3, #0
 8008280:	d00d      	beq.n	800829e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800828c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008290:	d103      	bne.n	800829a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008298:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800829a:	2303      	movs	r3, #3
 800829c:	e05f      	b.n	800835e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800829e:	897b      	ldrh	r3, [r7, #10]
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	461a      	mov	r2, r3
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80082ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80082ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b0:	6a3a      	ldr	r2, [r7, #32]
 80082b2:	492d      	ldr	r1, [pc, #180]	@ (8008368 <I2C_RequestMemoryWrite+0x128>)
 80082b4:	68f8      	ldr	r0, [r7, #12]
 80082b6:	f000 f9bb 	bl	8008630 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d001      	beq.n	80082c4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80082c0:	2301      	movs	r3, #1
 80082c2:	e04c      	b.n	800835e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80082c4:	2300      	movs	r3, #0
 80082c6:	617b      	str	r3, [r7, #20]
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	695b      	ldr	r3, [r3, #20]
 80082ce:	617b      	str	r3, [r7, #20]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	699b      	ldr	r3, [r3, #24]
 80082d6:	617b      	str	r3, [r7, #20]
 80082d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082dc:	6a39      	ldr	r1, [r7, #32]
 80082de:	68f8      	ldr	r0, [r7, #12]
 80082e0:	f000 fa46 	bl	8008770 <I2C_WaitOnTXEFlagUntilTimeout>
 80082e4:	4603      	mov	r3, r0
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d00d      	beq.n	8008306 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ee:	2b04      	cmp	r3, #4
 80082f0:	d107      	bne.n	8008302 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008300:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	e02b      	b.n	800835e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008306:	88fb      	ldrh	r3, [r7, #6]
 8008308:	2b01      	cmp	r3, #1
 800830a:	d105      	bne.n	8008318 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800830c:	893b      	ldrh	r3, [r7, #8]
 800830e:	b2da      	uxtb	r2, r3
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	611a      	str	r2, [r3, #16]
 8008316:	e021      	b.n	800835c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008318:	893b      	ldrh	r3, [r7, #8]
 800831a:	0a1b      	lsrs	r3, r3, #8
 800831c:	b29b      	uxth	r3, r3
 800831e:	b2da      	uxtb	r2, r3
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008326:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008328:	6a39      	ldr	r1, [r7, #32]
 800832a:	68f8      	ldr	r0, [r7, #12]
 800832c:	f000 fa20 	bl	8008770 <I2C_WaitOnTXEFlagUntilTimeout>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d00d      	beq.n	8008352 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800833a:	2b04      	cmp	r3, #4
 800833c:	d107      	bne.n	800834e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800834c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800834e:	2301      	movs	r3, #1
 8008350:	e005      	b.n	800835e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008352:	893b      	ldrh	r3, [r7, #8]
 8008354:	b2da      	uxtb	r2, r3
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	4618      	mov	r0, r3
 8008360:	3718      	adds	r7, #24
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
 8008366:	bf00      	nop
 8008368:	00010002 	.word	0x00010002

0800836c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b088      	sub	sp, #32
 8008370:	af02      	add	r7, sp, #8
 8008372:	60f8      	str	r0, [r7, #12]
 8008374:	4608      	mov	r0, r1
 8008376:	4611      	mov	r1, r2
 8008378:	461a      	mov	r2, r3
 800837a:	4603      	mov	r3, r0
 800837c:	817b      	strh	r3, [r7, #10]
 800837e:	460b      	mov	r3, r1
 8008380:	813b      	strh	r3, [r7, #8]
 8008382:	4613      	mov	r3, r2
 8008384:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	681a      	ldr	r2, [r3, #0]
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008394:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80083a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80083a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a8:	9300      	str	r3, [sp, #0]
 80083aa:	6a3b      	ldr	r3, [r7, #32]
 80083ac:	2200      	movs	r2, #0
 80083ae:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80083b2:	68f8      	ldr	r0, [r7, #12]
 80083b4:	f000 f8c2 	bl	800853c <I2C_WaitOnFlagUntilTimeout>
 80083b8:	4603      	mov	r3, r0
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d00d      	beq.n	80083da <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083cc:	d103      	bne.n	80083d6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80083d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80083d6:	2303      	movs	r3, #3
 80083d8:	e0aa      	b.n	8008530 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80083da:	897b      	ldrh	r3, [r7, #10]
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	461a      	mov	r2, r3
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80083e8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80083ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ec:	6a3a      	ldr	r2, [r7, #32]
 80083ee:	4952      	ldr	r1, [pc, #328]	@ (8008538 <I2C_RequestMemoryRead+0x1cc>)
 80083f0:	68f8      	ldr	r0, [r7, #12]
 80083f2:	f000 f91d 	bl	8008630 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80083f6:	4603      	mov	r3, r0
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d001      	beq.n	8008400 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80083fc:	2301      	movs	r3, #1
 80083fe:	e097      	b.n	8008530 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008400:	2300      	movs	r3, #0
 8008402:	617b      	str	r3, [r7, #20]
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	695b      	ldr	r3, [r3, #20]
 800840a:	617b      	str	r3, [r7, #20]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	699b      	ldr	r3, [r3, #24]
 8008412:	617b      	str	r3, [r7, #20]
 8008414:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008418:	6a39      	ldr	r1, [r7, #32]
 800841a:	68f8      	ldr	r0, [r7, #12]
 800841c:	f000 f9a8 	bl	8008770 <I2C_WaitOnTXEFlagUntilTimeout>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d00d      	beq.n	8008442 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800842a:	2b04      	cmp	r3, #4
 800842c:	d107      	bne.n	800843e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800843c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800843e:	2301      	movs	r3, #1
 8008440:	e076      	b.n	8008530 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008442:	88fb      	ldrh	r3, [r7, #6]
 8008444:	2b01      	cmp	r3, #1
 8008446:	d105      	bne.n	8008454 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008448:	893b      	ldrh	r3, [r7, #8]
 800844a:	b2da      	uxtb	r2, r3
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	611a      	str	r2, [r3, #16]
 8008452:	e021      	b.n	8008498 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008454:	893b      	ldrh	r3, [r7, #8]
 8008456:	0a1b      	lsrs	r3, r3, #8
 8008458:	b29b      	uxth	r3, r3
 800845a:	b2da      	uxtb	r2, r3
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008462:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008464:	6a39      	ldr	r1, [r7, #32]
 8008466:	68f8      	ldr	r0, [r7, #12]
 8008468:	f000 f982 	bl	8008770 <I2C_WaitOnTXEFlagUntilTimeout>
 800846c:	4603      	mov	r3, r0
 800846e:	2b00      	cmp	r3, #0
 8008470:	d00d      	beq.n	800848e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008476:	2b04      	cmp	r3, #4
 8008478:	d107      	bne.n	800848a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008488:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	e050      	b.n	8008530 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800848e:	893b      	ldrh	r3, [r7, #8]
 8008490:	b2da      	uxtb	r2, r3
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008498:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800849a:	6a39      	ldr	r1, [r7, #32]
 800849c:	68f8      	ldr	r0, [r7, #12]
 800849e:	f000 f967 	bl	8008770 <I2C_WaitOnTXEFlagUntilTimeout>
 80084a2:	4603      	mov	r3, r0
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d00d      	beq.n	80084c4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084ac:	2b04      	cmp	r3, #4
 80084ae:	d107      	bne.n	80084c0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	681a      	ldr	r2, [r3, #0]
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80084be:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	e035      	b.n	8008530 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	681a      	ldr	r2, [r3, #0]
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80084d2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80084d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d6:	9300      	str	r3, [sp, #0]
 80084d8:	6a3b      	ldr	r3, [r7, #32]
 80084da:	2200      	movs	r2, #0
 80084dc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80084e0:	68f8      	ldr	r0, [r7, #12]
 80084e2:	f000 f82b 	bl	800853c <I2C_WaitOnFlagUntilTimeout>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d00d      	beq.n	8008508 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084fa:	d103      	bne.n	8008504 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008502:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008504:	2303      	movs	r3, #3
 8008506:	e013      	b.n	8008530 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008508:	897b      	ldrh	r3, [r7, #10]
 800850a:	b2db      	uxtb	r3, r3
 800850c:	f043 0301 	orr.w	r3, r3, #1
 8008510:	b2da      	uxtb	r2, r3
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800851a:	6a3a      	ldr	r2, [r7, #32]
 800851c:	4906      	ldr	r1, [pc, #24]	@ (8008538 <I2C_RequestMemoryRead+0x1cc>)
 800851e:	68f8      	ldr	r0, [r7, #12]
 8008520:	f000 f886 	bl	8008630 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008524:	4603      	mov	r3, r0
 8008526:	2b00      	cmp	r3, #0
 8008528:	d001      	beq.n	800852e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800852a:	2301      	movs	r3, #1
 800852c:	e000      	b.n	8008530 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800852e:	2300      	movs	r3, #0
}
 8008530:	4618      	mov	r0, r3
 8008532:	3718      	adds	r7, #24
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}
 8008538:	00010002 	.word	0x00010002

0800853c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	60f8      	str	r0, [r7, #12]
 8008544:	60b9      	str	r1, [r7, #8]
 8008546:	603b      	str	r3, [r7, #0]
 8008548:	4613      	mov	r3, r2
 800854a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800854c:	e048      	b.n	80085e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008554:	d044      	beq.n	80085e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008556:	f7fd fedd 	bl	8006314 <HAL_GetTick>
 800855a:	4602      	mov	r2, r0
 800855c:	69bb      	ldr	r3, [r7, #24]
 800855e:	1ad3      	subs	r3, r2, r3
 8008560:	683a      	ldr	r2, [r7, #0]
 8008562:	429a      	cmp	r2, r3
 8008564:	d302      	bcc.n	800856c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d139      	bne.n	80085e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	0c1b      	lsrs	r3, r3, #16
 8008570:	b2db      	uxtb	r3, r3
 8008572:	2b01      	cmp	r3, #1
 8008574:	d10d      	bne.n	8008592 <I2C_WaitOnFlagUntilTimeout+0x56>
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	695b      	ldr	r3, [r3, #20]
 800857c:	43da      	mvns	r2, r3
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	4013      	ands	r3, r2
 8008582:	b29b      	uxth	r3, r3
 8008584:	2b00      	cmp	r3, #0
 8008586:	bf0c      	ite	eq
 8008588:	2301      	moveq	r3, #1
 800858a:	2300      	movne	r3, #0
 800858c:	b2db      	uxtb	r3, r3
 800858e:	461a      	mov	r2, r3
 8008590:	e00c      	b.n	80085ac <I2C_WaitOnFlagUntilTimeout+0x70>
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	699b      	ldr	r3, [r3, #24]
 8008598:	43da      	mvns	r2, r3
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	4013      	ands	r3, r2
 800859e:	b29b      	uxth	r3, r3
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	bf0c      	ite	eq
 80085a4:	2301      	moveq	r3, #1
 80085a6:	2300      	movne	r3, #0
 80085a8:	b2db      	uxtb	r3, r3
 80085aa:	461a      	mov	r2, r3
 80085ac:	79fb      	ldrb	r3, [r7, #7]
 80085ae:	429a      	cmp	r2, r3
 80085b0:	d116      	bne.n	80085e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	2200      	movs	r2, #0
 80085b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	2220      	movs	r2, #32
 80085bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085cc:	f043 0220 	orr.w	r2, r3, #32
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2200      	movs	r2, #0
 80085d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80085dc:	2301      	movs	r3, #1
 80085de:	e023      	b.n	8008628 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	0c1b      	lsrs	r3, r3, #16
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d10d      	bne.n	8008606 <I2C_WaitOnFlagUntilTimeout+0xca>
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	695b      	ldr	r3, [r3, #20]
 80085f0:	43da      	mvns	r2, r3
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	4013      	ands	r3, r2
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	bf0c      	ite	eq
 80085fc:	2301      	moveq	r3, #1
 80085fe:	2300      	movne	r3, #0
 8008600:	b2db      	uxtb	r3, r3
 8008602:	461a      	mov	r2, r3
 8008604:	e00c      	b.n	8008620 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	699b      	ldr	r3, [r3, #24]
 800860c:	43da      	mvns	r2, r3
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	4013      	ands	r3, r2
 8008612:	b29b      	uxth	r3, r3
 8008614:	2b00      	cmp	r3, #0
 8008616:	bf0c      	ite	eq
 8008618:	2301      	moveq	r3, #1
 800861a:	2300      	movne	r3, #0
 800861c:	b2db      	uxtb	r3, r3
 800861e:	461a      	mov	r2, r3
 8008620:	79fb      	ldrb	r3, [r7, #7]
 8008622:	429a      	cmp	r2, r3
 8008624:	d093      	beq.n	800854e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008626:	2300      	movs	r3, #0
}
 8008628:	4618      	mov	r0, r3
 800862a:	3710      	adds	r7, #16
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b084      	sub	sp, #16
 8008634:	af00      	add	r7, sp, #0
 8008636:	60f8      	str	r0, [r7, #12]
 8008638:	60b9      	str	r1, [r7, #8]
 800863a:	607a      	str	r2, [r7, #4]
 800863c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800863e:	e071      	b.n	8008724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800864a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800864e:	d123      	bne.n	8008698 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800865e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008668:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2200      	movs	r2, #0
 800866e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2220      	movs	r2, #32
 8008674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2200      	movs	r2, #0
 800867c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008684:	f043 0204 	orr.w	r2, r3, #4
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2200      	movs	r2, #0
 8008690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008694:	2301      	movs	r3, #1
 8008696:	e067      	b.n	8008768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800869e:	d041      	beq.n	8008724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086a0:	f7fd fe38 	bl	8006314 <HAL_GetTick>
 80086a4:	4602      	mov	r2, r0
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	1ad3      	subs	r3, r2, r3
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	429a      	cmp	r2, r3
 80086ae:	d302      	bcc.n	80086b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d136      	bne.n	8008724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	0c1b      	lsrs	r3, r3, #16
 80086ba:	b2db      	uxtb	r3, r3
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d10c      	bne.n	80086da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	695b      	ldr	r3, [r3, #20]
 80086c6:	43da      	mvns	r2, r3
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	4013      	ands	r3, r2
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	bf14      	ite	ne
 80086d2:	2301      	movne	r3, #1
 80086d4:	2300      	moveq	r3, #0
 80086d6:	b2db      	uxtb	r3, r3
 80086d8:	e00b      	b.n	80086f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	699b      	ldr	r3, [r3, #24]
 80086e0:	43da      	mvns	r2, r3
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	4013      	ands	r3, r2
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	bf14      	ite	ne
 80086ec:	2301      	movne	r3, #1
 80086ee:	2300      	moveq	r3, #0
 80086f0:	b2db      	uxtb	r3, r3
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d016      	beq.n	8008724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2200      	movs	r2, #0
 80086fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2220      	movs	r2, #32
 8008700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2200      	movs	r2, #0
 8008708:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008710:	f043 0220 	orr.w	r2, r3, #32
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2200      	movs	r2, #0
 800871c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008720:	2301      	movs	r3, #1
 8008722:	e021      	b.n	8008768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	0c1b      	lsrs	r3, r3, #16
 8008728:	b2db      	uxtb	r3, r3
 800872a:	2b01      	cmp	r3, #1
 800872c:	d10c      	bne.n	8008748 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	695b      	ldr	r3, [r3, #20]
 8008734:	43da      	mvns	r2, r3
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	4013      	ands	r3, r2
 800873a:	b29b      	uxth	r3, r3
 800873c:	2b00      	cmp	r3, #0
 800873e:	bf14      	ite	ne
 8008740:	2301      	movne	r3, #1
 8008742:	2300      	moveq	r3, #0
 8008744:	b2db      	uxtb	r3, r3
 8008746:	e00b      	b.n	8008760 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	699b      	ldr	r3, [r3, #24]
 800874e:	43da      	mvns	r2, r3
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	4013      	ands	r3, r2
 8008754:	b29b      	uxth	r3, r3
 8008756:	2b00      	cmp	r3, #0
 8008758:	bf14      	ite	ne
 800875a:	2301      	movne	r3, #1
 800875c:	2300      	moveq	r3, #0
 800875e:	b2db      	uxtb	r3, r3
 8008760:	2b00      	cmp	r3, #0
 8008762:	f47f af6d 	bne.w	8008640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008766:	2300      	movs	r3, #0
}
 8008768:	4618      	mov	r0, r3
 800876a:	3710      	adds	r7, #16
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}

08008770 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b084      	sub	sp, #16
 8008774:	af00      	add	r7, sp, #0
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	60b9      	str	r1, [r7, #8]
 800877a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800877c:	e034      	b.n	80087e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800877e:	68f8      	ldr	r0, [r7, #12]
 8008780:	f000 f8e3 	bl	800894a <I2C_IsAcknowledgeFailed>
 8008784:	4603      	mov	r3, r0
 8008786:	2b00      	cmp	r3, #0
 8008788:	d001      	beq.n	800878e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800878a:	2301      	movs	r3, #1
 800878c:	e034      	b.n	80087f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008794:	d028      	beq.n	80087e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008796:	f7fd fdbd 	bl	8006314 <HAL_GetTick>
 800879a:	4602      	mov	r2, r0
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	1ad3      	subs	r3, r2, r3
 80087a0:	68ba      	ldr	r2, [r7, #8]
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d302      	bcc.n	80087ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d11d      	bne.n	80087e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	695b      	ldr	r3, [r3, #20]
 80087b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087b6:	2b80      	cmp	r3, #128	@ 0x80
 80087b8:	d016      	beq.n	80087e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2200      	movs	r2, #0
 80087be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	2220      	movs	r2, #32
 80087c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	2200      	movs	r2, #0
 80087cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087d4:	f043 0220 	orr.w	r2, r3, #32
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2200      	movs	r2, #0
 80087e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80087e4:	2301      	movs	r3, #1
 80087e6:	e007      	b.n	80087f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	695b      	ldr	r3, [r3, #20]
 80087ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087f2:	2b80      	cmp	r3, #128	@ 0x80
 80087f4:	d1c3      	bne.n	800877e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80087f6:	2300      	movs	r3, #0
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3710      	adds	r7, #16
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b084      	sub	sp, #16
 8008804:	af00      	add	r7, sp, #0
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800880c:	e034      	b.n	8008878 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800880e:	68f8      	ldr	r0, [r7, #12]
 8008810:	f000 f89b 	bl	800894a <I2C_IsAcknowledgeFailed>
 8008814:	4603      	mov	r3, r0
 8008816:	2b00      	cmp	r3, #0
 8008818:	d001      	beq.n	800881e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800881a:	2301      	movs	r3, #1
 800881c:	e034      	b.n	8008888 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008824:	d028      	beq.n	8008878 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008826:	f7fd fd75 	bl	8006314 <HAL_GetTick>
 800882a:	4602      	mov	r2, r0
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	1ad3      	subs	r3, r2, r3
 8008830:	68ba      	ldr	r2, [r7, #8]
 8008832:	429a      	cmp	r2, r3
 8008834:	d302      	bcc.n	800883c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d11d      	bne.n	8008878 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	695b      	ldr	r3, [r3, #20]
 8008842:	f003 0304 	and.w	r3, r3, #4
 8008846:	2b04      	cmp	r3, #4
 8008848:	d016      	beq.n	8008878 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2200      	movs	r2, #0
 800884e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	2220      	movs	r2, #32
 8008854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	2200      	movs	r2, #0
 800885c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008864:	f043 0220 	orr.w	r2, r3, #32
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2200      	movs	r2, #0
 8008870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008874:	2301      	movs	r3, #1
 8008876:	e007      	b.n	8008888 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	695b      	ldr	r3, [r3, #20]
 800887e:	f003 0304 	and.w	r3, r3, #4
 8008882:	2b04      	cmp	r3, #4
 8008884:	d1c3      	bne.n	800880e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008886:	2300      	movs	r3, #0
}
 8008888:	4618      	mov	r0, r3
 800888a:	3710      	adds	r7, #16
 800888c:	46bd      	mov	sp, r7
 800888e:	bd80      	pop	{r7, pc}

08008890 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b084      	sub	sp, #16
 8008894:	af00      	add	r7, sp, #0
 8008896:	60f8      	str	r0, [r7, #12]
 8008898:	60b9      	str	r1, [r7, #8]
 800889a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800889c:	e049      	b.n	8008932 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	695b      	ldr	r3, [r3, #20]
 80088a4:	f003 0310 	and.w	r3, r3, #16
 80088a8:	2b10      	cmp	r3, #16
 80088aa:	d119      	bne.n	80088e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f06f 0210 	mvn.w	r2, #16
 80088b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	2200      	movs	r2, #0
 80088ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2220      	movs	r2, #32
 80088c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2200      	movs	r2, #0
 80088c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2200      	movs	r2, #0
 80088d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80088dc:	2301      	movs	r3, #1
 80088de:	e030      	b.n	8008942 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088e0:	f7fd fd18 	bl	8006314 <HAL_GetTick>
 80088e4:	4602      	mov	r2, r0
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	1ad3      	subs	r3, r2, r3
 80088ea:	68ba      	ldr	r2, [r7, #8]
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d302      	bcc.n	80088f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d11d      	bne.n	8008932 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	695b      	ldr	r3, [r3, #20]
 80088fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008900:	2b40      	cmp	r3, #64	@ 0x40
 8008902:	d016      	beq.n	8008932 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2200      	movs	r2, #0
 8008908:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2220      	movs	r2, #32
 800890e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2200      	movs	r2, #0
 8008916:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800891e:	f043 0220 	orr.w	r2, r3, #32
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2200      	movs	r2, #0
 800892a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800892e:	2301      	movs	r3, #1
 8008930:	e007      	b.n	8008942 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	695b      	ldr	r3, [r3, #20]
 8008938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800893c:	2b40      	cmp	r3, #64	@ 0x40
 800893e:	d1ae      	bne.n	800889e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008940:	2300      	movs	r3, #0
}
 8008942:	4618      	mov	r0, r3
 8008944:	3710      	adds	r7, #16
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}

0800894a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800894a:	b480      	push	{r7}
 800894c:	b083      	sub	sp, #12
 800894e:	af00      	add	r7, sp, #0
 8008950:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	695b      	ldr	r3, [r3, #20]
 8008958:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800895c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008960:	d11b      	bne.n	800899a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800896a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2220      	movs	r2, #32
 8008976:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008986:	f043 0204 	orr.w	r2, r3, #4
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2200      	movs	r2, #0
 8008992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	e000      	b.n	800899c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800899a:	2300      	movs	r3, #0
}
 800899c:	4618      	mov	r0, r3
 800899e:	370c      	adds	r7, #12
 80089a0:	46bd      	mov	sp, r7
 80089a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a6:	4770      	bx	lr

080089a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b086      	sub	sp, #24
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d101      	bne.n	80089ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80089b6:	2301      	movs	r3, #1
 80089b8:	e267      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f003 0301 	and.w	r3, r3, #1
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d075      	beq.n	8008ab2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80089c6:	4b88      	ldr	r3, [pc, #544]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 80089c8:	689b      	ldr	r3, [r3, #8]
 80089ca:	f003 030c 	and.w	r3, r3, #12
 80089ce:	2b04      	cmp	r3, #4
 80089d0:	d00c      	beq.n	80089ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80089d2:	4b85      	ldr	r3, [pc, #532]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 80089d4:	689b      	ldr	r3, [r3, #8]
 80089d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80089da:	2b08      	cmp	r3, #8
 80089dc:	d112      	bne.n	8008a04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80089de:	4b82      	ldr	r3, [pc, #520]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80089e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089ea:	d10b      	bne.n	8008a04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089ec:	4b7e      	ldr	r3, [pc, #504]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d05b      	beq.n	8008ab0 <HAL_RCC_OscConfig+0x108>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d157      	bne.n	8008ab0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008a00:	2301      	movs	r3, #1
 8008a02:	e242      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a0c:	d106      	bne.n	8008a1c <HAL_RCC_OscConfig+0x74>
 8008a0e:	4b76      	ldr	r3, [pc, #472]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a75      	ldr	r2, [pc, #468]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a18:	6013      	str	r3, [r2, #0]
 8008a1a:	e01d      	b.n	8008a58 <HAL_RCC_OscConfig+0xb0>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a24:	d10c      	bne.n	8008a40 <HAL_RCC_OscConfig+0x98>
 8008a26:	4b70      	ldr	r3, [pc, #448]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a6f      	ldr	r2, [pc, #444]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008a30:	6013      	str	r3, [r2, #0]
 8008a32:	4b6d      	ldr	r3, [pc, #436]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4a6c      	ldr	r2, [pc, #432]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a3c:	6013      	str	r3, [r2, #0]
 8008a3e:	e00b      	b.n	8008a58 <HAL_RCC_OscConfig+0xb0>
 8008a40:	4b69      	ldr	r3, [pc, #420]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a68      	ldr	r2, [pc, #416]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a4a:	6013      	str	r3, [r2, #0]
 8008a4c:	4b66      	ldr	r3, [pc, #408]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a65      	ldr	r2, [pc, #404]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008a56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d013      	beq.n	8008a88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a60:	f7fd fc58 	bl	8006314 <HAL_GetTick>
 8008a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a66:	e008      	b.n	8008a7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008a68:	f7fd fc54 	bl	8006314 <HAL_GetTick>
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	1ad3      	subs	r3, r2, r3
 8008a72:	2b64      	cmp	r3, #100	@ 0x64
 8008a74:	d901      	bls.n	8008a7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008a76:	2303      	movs	r3, #3
 8008a78:	e207      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a7a:	4b5b      	ldr	r3, [pc, #364]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d0f0      	beq.n	8008a68 <HAL_RCC_OscConfig+0xc0>
 8008a86:	e014      	b.n	8008ab2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a88:	f7fd fc44 	bl	8006314 <HAL_GetTick>
 8008a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008a8e:	e008      	b.n	8008aa2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008a90:	f7fd fc40 	bl	8006314 <HAL_GetTick>
 8008a94:	4602      	mov	r2, r0
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	1ad3      	subs	r3, r2, r3
 8008a9a:	2b64      	cmp	r3, #100	@ 0x64
 8008a9c:	d901      	bls.n	8008aa2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008a9e:	2303      	movs	r3, #3
 8008aa0:	e1f3      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008aa2:	4b51      	ldr	r3, [pc, #324]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d1f0      	bne.n	8008a90 <HAL_RCC_OscConfig+0xe8>
 8008aae:	e000      	b.n	8008ab2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ab0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f003 0302 	and.w	r3, r3, #2
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d063      	beq.n	8008b86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008abe:	4b4a      	ldr	r3, [pc, #296]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008ac0:	689b      	ldr	r3, [r3, #8]
 8008ac2:	f003 030c 	and.w	r3, r3, #12
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d00b      	beq.n	8008ae2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008aca:	4b47      	ldr	r3, [pc, #284]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008ad2:	2b08      	cmp	r3, #8
 8008ad4:	d11c      	bne.n	8008b10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008ad6:	4b44      	ldr	r3, [pc, #272]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d116      	bne.n	8008b10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008ae2:	4b41      	ldr	r3, [pc, #260]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f003 0302 	and.w	r3, r3, #2
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d005      	beq.n	8008afa <HAL_RCC_OscConfig+0x152>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	68db      	ldr	r3, [r3, #12]
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d001      	beq.n	8008afa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008af6:	2301      	movs	r3, #1
 8008af8:	e1c7      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008afa:	4b3b      	ldr	r3, [pc, #236]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	00db      	lsls	r3, r3, #3
 8008b08:	4937      	ldr	r1, [pc, #220]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008b0e:	e03a      	b.n	8008b86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d020      	beq.n	8008b5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008b18:	4b34      	ldr	r3, [pc, #208]	@ (8008bec <HAL_RCC_OscConfig+0x244>)
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b1e:	f7fd fbf9 	bl	8006314 <HAL_GetTick>
 8008b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b24:	e008      	b.n	8008b38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008b26:	f7fd fbf5 	bl	8006314 <HAL_GetTick>
 8008b2a:	4602      	mov	r2, r0
 8008b2c:	693b      	ldr	r3, [r7, #16]
 8008b2e:	1ad3      	subs	r3, r2, r3
 8008b30:	2b02      	cmp	r3, #2
 8008b32:	d901      	bls.n	8008b38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008b34:	2303      	movs	r3, #3
 8008b36:	e1a8      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b38:	4b2b      	ldr	r3, [pc, #172]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f003 0302 	and.w	r3, r3, #2
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d0f0      	beq.n	8008b26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b44:	4b28      	ldr	r3, [pc, #160]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	691b      	ldr	r3, [r3, #16]
 8008b50:	00db      	lsls	r3, r3, #3
 8008b52:	4925      	ldr	r1, [pc, #148]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008b54:	4313      	orrs	r3, r2
 8008b56:	600b      	str	r3, [r1, #0]
 8008b58:	e015      	b.n	8008b86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008b5a:	4b24      	ldr	r3, [pc, #144]	@ (8008bec <HAL_RCC_OscConfig+0x244>)
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b60:	f7fd fbd8 	bl	8006314 <HAL_GetTick>
 8008b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008b66:	e008      	b.n	8008b7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008b68:	f7fd fbd4 	bl	8006314 <HAL_GetTick>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	1ad3      	subs	r3, r2, r3
 8008b72:	2b02      	cmp	r3, #2
 8008b74:	d901      	bls.n	8008b7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008b76:	2303      	movs	r3, #3
 8008b78:	e187      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 0302 	and.w	r3, r3, #2
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d1f0      	bne.n	8008b68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f003 0308 	and.w	r3, r3, #8
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d036      	beq.n	8008c00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	695b      	ldr	r3, [r3, #20]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d016      	beq.n	8008bc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008b9a:	4b15      	ldr	r3, [pc, #84]	@ (8008bf0 <HAL_RCC_OscConfig+0x248>)
 8008b9c:	2201      	movs	r2, #1
 8008b9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ba0:	f7fd fbb8 	bl	8006314 <HAL_GetTick>
 8008ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ba6:	e008      	b.n	8008bba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008ba8:	f7fd fbb4 	bl	8006314 <HAL_GetTick>
 8008bac:	4602      	mov	r2, r0
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	1ad3      	subs	r3, r2, r3
 8008bb2:	2b02      	cmp	r3, #2
 8008bb4:	d901      	bls.n	8008bba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008bb6:	2303      	movs	r3, #3
 8008bb8:	e167      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008bba:	4b0b      	ldr	r3, [pc, #44]	@ (8008be8 <HAL_RCC_OscConfig+0x240>)
 8008bbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bbe:	f003 0302 	and.w	r3, r3, #2
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d0f0      	beq.n	8008ba8 <HAL_RCC_OscConfig+0x200>
 8008bc6:	e01b      	b.n	8008c00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008bc8:	4b09      	ldr	r3, [pc, #36]	@ (8008bf0 <HAL_RCC_OscConfig+0x248>)
 8008bca:	2200      	movs	r2, #0
 8008bcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008bce:	f7fd fba1 	bl	8006314 <HAL_GetTick>
 8008bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008bd4:	e00e      	b.n	8008bf4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008bd6:	f7fd fb9d 	bl	8006314 <HAL_GetTick>
 8008bda:	4602      	mov	r2, r0
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	1ad3      	subs	r3, r2, r3
 8008be0:	2b02      	cmp	r3, #2
 8008be2:	d907      	bls.n	8008bf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008be4:	2303      	movs	r3, #3
 8008be6:	e150      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
 8008be8:	40023800 	.word	0x40023800
 8008bec:	42470000 	.word	0x42470000
 8008bf0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008bf4:	4b88      	ldr	r3, [pc, #544]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bf8:	f003 0302 	and.w	r3, r3, #2
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d1ea      	bne.n	8008bd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f003 0304 	and.w	r3, r3, #4
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	f000 8097 	beq.w	8008d3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008c12:	4b81      	ldr	r3, [pc, #516]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d10f      	bne.n	8008c3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008c1e:	2300      	movs	r3, #0
 8008c20:	60bb      	str	r3, [r7, #8]
 8008c22:	4b7d      	ldr	r3, [pc, #500]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c26:	4a7c      	ldr	r2, [pc, #496]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8008c2e:	4b7a      	ldr	r3, [pc, #488]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c36:	60bb      	str	r3, [r7, #8]
 8008c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c3e:	4b77      	ldr	r3, [pc, #476]	@ (8008e1c <HAL_RCC_OscConfig+0x474>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d118      	bne.n	8008c7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008c4a:	4b74      	ldr	r3, [pc, #464]	@ (8008e1c <HAL_RCC_OscConfig+0x474>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4a73      	ldr	r2, [pc, #460]	@ (8008e1c <HAL_RCC_OscConfig+0x474>)
 8008c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008c56:	f7fd fb5d 	bl	8006314 <HAL_GetTick>
 8008c5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c5c:	e008      	b.n	8008c70 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008c5e:	f7fd fb59 	bl	8006314 <HAL_GetTick>
 8008c62:	4602      	mov	r2, r0
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	1ad3      	subs	r3, r2, r3
 8008c68:	2b02      	cmp	r3, #2
 8008c6a:	d901      	bls.n	8008c70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008c6c:	2303      	movs	r3, #3
 8008c6e:	e10c      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c70:	4b6a      	ldr	r3, [pc, #424]	@ (8008e1c <HAL_RCC_OscConfig+0x474>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d0f0      	beq.n	8008c5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d106      	bne.n	8008c92 <HAL_RCC_OscConfig+0x2ea>
 8008c84:	4b64      	ldr	r3, [pc, #400]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c88:	4a63      	ldr	r2, [pc, #396]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c8a:	f043 0301 	orr.w	r3, r3, #1
 8008c8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008c90:	e01c      	b.n	8008ccc <HAL_RCC_OscConfig+0x324>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	2b05      	cmp	r3, #5
 8008c98:	d10c      	bne.n	8008cb4 <HAL_RCC_OscConfig+0x30c>
 8008c9a:	4b5f      	ldr	r3, [pc, #380]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c9e:	4a5e      	ldr	r2, [pc, #376]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008ca0:	f043 0304 	orr.w	r3, r3, #4
 8008ca4:	6713      	str	r3, [r2, #112]	@ 0x70
 8008ca6:	4b5c      	ldr	r3, [pc, #368]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008caa:	4a5b      	ldr	r2, [pc, #364]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008cac:	f043 0301 	orr.w	r3, r3, #1
 8008cb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8008cb2:	e00b      	b.n	8008ccc <HAL_RCC_OscConfig+0x324>
 8008cb4:	4b58      	ldr	r3, [pc, #352]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008cb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cb8:	4a57      	ldr	r2, [pc, #348]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008cba:	f023 0301 	bic.w	r3, r3, #1
 8008cbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8008cc0:	4b55      	ldr	r3, [pc, #340]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008cc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cc4:	4a54      	ldr	r2, [pc, #336]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008cc6:	f023 0304 	bic.w	r3, r3, #4
 8008cca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d015      	beq.n	8008d00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cd4:	f7fd fb1e 	bl	8006314 <HAL_GetTick>
 8008cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cda:	e00a      	b.n	8008cf2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008cdc:	f7fd fb1a 	bl	8006314 <HAL_GetTick>
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	1ad3      	subs	r3, r2, r3
 8008ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d901      	bls.n	8008cf2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008cee:	2303      	movs	r3, #3
 8008cf0:	e0cb      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cf2:	4b49      	ldr	r3, [pc, #292]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cf6:	f003 0302 	and.w	r3, r3, #2
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d0ee      	beq.n	8008cdc <HAL_RCC_OscConfig+0x334>
 8008cfe:	e014      	b.n	8008d2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008d00:	f7fd fb08 	bl	8006314 <HAL_GetTick>
 8008d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d06:	e00a      	b.n	8008d1e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008d08:	f7fd fb04 	bl	8006314 <HAL_GetTick>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	1ad3      	subs	r3, r2, r3
 8008d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d901      	bls.n	8008d1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008d1a:	2303      	movs	r3, #3
 8008d1c:	e0b5      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d1e:	4b3e      	ldr	r3, [pc, #248]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d22:	f003 0302 	and.w	r3, r3, #2
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d1ee      	bne.n	8008d08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008d2a:	7dfb      	ldrb	r3, [r7, #23]
 8008d2c:	2b01      	cmp	r3, #1
 8008d2e:	d105      	bne.n	8008d3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008d30:	4b39      	ldr	r3, [pc, #228]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d34:	4a38      	ldr	r2, [pc, #224]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008d36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d3a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	699b      	ldr	r3, [r3, #24]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	f000 80a1 	beq.w	8008e88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008d46:	4b34      	ldr	r3, [pc, #208]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008d48:	689b      	ldr	r3, [r3, #8]
 8008d4a:	f003 030c 	and.w	r3, r3, #12
 8008d4e:	2b08      	cmp	r3, #8
 8008d50:	d05c      	beq.n	8008e0c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	699b      	ldr	r3, [r3, #24]
 8008d56:	2b02      	cmp	r3, #2
 8008d58:	d141      	bne.n	8008dde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d5a:	4b31      	ldr	r3, [pc, #196]	@ (8008e20 <HAL_RCC_OscConfig+0x478>)
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d60:	f7fd fad8 	bl	8006314 <HAL_GetTick>
 8008d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d66:	e008      	b.n	8008d7a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008d68:	f7fd fad4 	bl	8006314 <HAL_GetTick>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	1ad3      	subs	r3, r2, r3
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	d901      	bls.n	8008d7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008d76:	2303      	movs	r3, #3
 8008d78:	e087      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d7a:	4b27      	ldr	r3, [pc, #156]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d1f0      	bne.n	8008d68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	69da      	ldr	r2, [r3, #28]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6a1b      	ldr	r3, [r3, #32]
 8008d8e:	431a      	orrs	r2, r3
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d94:	019b      	lsls	r3, r3, #6
 8008d96:	431a      	orrs	r2, r3
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d9c:	085b      	lsrs	r3, r3, #1
 8008d9e:	3b01      	subs	r3, #1
 8008da0:	041b      	lsls	r3, r3, #16
 8008da2:	431a      	orrs	r2, r3
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008da8:	061b      	lsls	r3, r3, #24
 8008daa:	491b      	ldr	r1, [pc, #108]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008dac:	4313      	orrs	r3, r2
 8008dae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008db0:	4b1b      	ldr	r3, [pc, #108]	@ (8008e20 <HAL_RCC_OscConfig+0x478>)
 8008db2:	2201      	movs	r2, #1
 8008db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008db6:	f7fd faad 	bl	8006314 <HAL_GetTick>
 8008dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008dbc:	e008      	b.n	8008dd0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008dbe:	f7fd faa9 	bl	8006314 <HAL_GetTick>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	693b      	ldr	r3, [r7, #16]
 8008dc6:	1ad3      	subs	r3, r2, r3
 8008dc8:	2b02      	cmp	r3, #2
 8008dca:	d901      	bls.n	8008dd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008dcc:	2303      	movs	r3, #3
 8008dce:	e05c      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008dd0:	4b11      	ldr	r3, [pc, #68]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d0f0      	beq.n	8008dbe <HAL_RCC_OscConfig+0x416>
 8008ddc:	e054      	b.n	8008e88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008dde:	4b10      	ldr	r3, [pc, #64]	@ (8008e20 <HAL_RCC_OscConfig+0x478>)
 8008de0:	2200      	movs	r2, #0
 8008de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008de4:	f7fd fa96 	bl	8006314 <HAL_GetTick>
 8008de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008dea:	e008      	b.n	8008dfe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008dec:	f7fd fa92 	bl	8006314 <HAL_GetTick>
 8008df0:	4602      	mov	r2, r0
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	1ad3      	subs	r3, r2, r3
 8008df6:	2b02      	cmp	r3, #2
 8008df8:	d901      	bls.n	8008dfe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008dfa:	2303      	movs	r3, #3
 8008dfc:	e045      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008dfe:	4b06      	ldr	r3, [pc, #24]	@ (8008e18 <HAL_RCC_OscConfig+0x470>)
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d1f0      	bne.n	8008dec <HAL_RCC_OscConfig+0x444>
 8008e0a:	e03d      	b.n	8008e88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	699b      	ldr	r3, [r3, #24]
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	d107      	bne.n	8008e24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008e14:	2301      	movs	r3, #1
 8008e16:	e038      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
 8008e18:	40023800 	.word	0x40023800
 8008e1c:	40007000 	.word	0x40007000
 8008e20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008e24:	4b1b      	ldr	r3, [pc, #108]	@ (8008e94 <HAL_RCC_OscConfig+0x4ec>)
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	699b      	ldr	r3, [r3, #24]
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	d028      	beq.n	8008e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d121      	bne.n	8008e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d11a      	bne.n	8008e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008e4e:	68fa      	ldr	r2, [r7, #12]
 8008e50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008e54:	4013      	ands	r3, r2
 8008e56:	687a      	ldr	r2, [r7, #4]
 8008e58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008e5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d111      	bne.n	8008e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e6a:	085b      	lsrs	r3, r3, #1
 8008e6c:	3b01      	subs	r3, #1
 8008e6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d107      	bne.n	8008e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d001      	beq.n	8008e88 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008e84:	2301      	movs	r3, #1
 8008e86:	e000      	b.n	8008e8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008e88:	2300      	movs	r3, #0
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3718      	adds	r7, #24
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	bf00      	nop
 8008e94:	40023800 	.word	0x40023800

08008e98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d101      	bne.n	8008eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e0cc      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008eac:	4b68      	ldr	r3, [pc, #416]	@ (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f003 0307 	and.w	r3, r3, #7
 8008eb4:	683a      	ldr	r2, [r7, #0]
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d90c      	bls.n	8008ed4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008eba:	4b65      	ldr	r3, [pc, #404]	@ (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008ebc:	683a      	ldr	r2, [r7, #0]
 8008ebe:	b2d2      	uxtb	r2, r2
 8008ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ec2:	4b63      	ldr	r3, [pc, #396]	@ (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f003 0307 	and.w	r3, r3, #7
 8008eca:	683a      	ldr	r2, [r7, #0]
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d001      	beq.n	8008ed4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	e0b8      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f003 0302 	and.w	r3, r3, #2
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d020      	beq.n	8008f22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f003 0304 	and.w	r3, r3, #4
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d005      	beq.n	8008ef8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008eec:	4b59      	ldr	r3, [pc, #356]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008eee:	689b      	ldr	r3, [r3, #8]
 8008ef0:	4a58      	ldr	r2, [pc, #352]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008ef2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008ef6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 0308 	and.w	r3, r3, #8
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d005      	beq.n	8008f10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008f04:	4b53      	ldr	r3, [pc, #332]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	4a52      	ldr	r2, [pc, #328]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f0a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008f0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008f10:	4b50      	ldr	r3, [pc, #320]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	494d      	ldr	r1, [pc, #308]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f003 0301 	and.w	r3, r3, #1
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d044      	beq.n	8008fb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	2b01      	cmp	r3, #1
 8008f34:	d107      	bne.n	8008f46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008f36:	4b47      	ldr	r3, [pc, #284]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d119      	bne.n	8008f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f42:	2301      	movs	r3, #1
 8008f44:	e07f      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	2b02      	cmp	r3, #2
 8008f4c:	d003      	beq.n	8008f56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008f52:	2b03      	cmp	r3, #3
 8008f54:	d107      	bne.n	8008f66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008f56:	4b3f      	ldr	r3, [pc, #252]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d109      	bne.n	8008f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f62:	2301      	movs	r3, #1
 8008f64:	e06f      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f66:	4b3b      	ldr	r3, [pc, #236]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f003 0302 	and.w	r3, r3, #2
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d101      	bne.n	8008f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	e067      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008f76:	4b37      	ldr	r3, [pc, #220]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f78:	689b      	ldr	r3, [r3, #8]
 8008f7a:	f023 0203 	bic.w	r2, r3, #3
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	685b      	ldr	r3, [r3, #4]
 8008f82:	4934      	ldr	r1, [pc, #208]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008f84:	4313      	orrs	r3, r2
 8008f86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008f88:	f7fd f9c4 	bl	8006314 <HAL_GetTick>
 8008f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f8e:	e00a      	b.n	8008fa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f90:	f7fd f9c0 	bl	8006314 <HAL_GetTick>
 8008f94:	4602      	mov	r2, r0
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	1ad3      	subs	r3, r2, r3
 8008f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d901      	bls.n	8008fa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008fa2:	2303      	movs	r3, #3
 8008fa4:	e04f      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fa6:	4b2b      	ldr	r3, [pc, #172]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008fa8:	689b      	ldr	r3, [r3, #8]
 8008faa:	f003 020c 	and.w	r2, r3, #12
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d1eb      	bne.n	8008f90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008fb8:	4b25      	ldr	r3, [pc, #148]	@ (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f003 0307 	and.w	r3, r3, #7
 8008fc0:	683a      	ldr	r2, [r7, #0]
 8008fc2:	429a      	cmp	r2, r3
 8008fc4:	d20c      	bcs.n	8008fe0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008fc6:	4b22      	ldr	r3, [pc, #136]	@ (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008fc8:	683a      	ldr	r2, [r7, #0]
 8008fca:	b2d2      	uxtb	r2, r2
 8008fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008fce:	4b20      	ldr	r3, [pc, #128]	@ (8009050 <HAL_RCC_ClockConfig+0x1b8>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f003 0307 	and.w	r3, r3, #7
 8008fd6:	683a      	ldr	r2, [r7, #0]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d001      	beq.n	8008fe0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e032      	b.n	8009046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f003 0304 	and.w	r3, r3, #4
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d008      	beq.n	8008ffe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008fec:	4b19      	ldr	r3, [pc, #100]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008fee:	689b      	ldr	r3, [r3, #8]
 8008ff0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	68db      	ldr	r3, [r3, #12]
 8008ff8:	4916      	ldr	r1, [pc, #88]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8008ffa:	4313      	orrs	r3, r2
 8008ffc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f003 0308 	and.w	r3, r3, #8
 8009006:	2b00      	cmp	r3, #0
 8009008:	d009      	beq.n	800901e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800900a:	4b12      	ldr	r3, [pc, #72]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	691b      	ldr	r3, [r3, #16]
 8009016:	00db      	lsls	r3, r3, #3
 8009018:	490e      	ldr	r1, [pc, #56]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 800901a:	4313      	orrs	r3, r2
 800901c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800901e:	f000 f821 	bl	8009064 <HAL_RCC_GetSysClockFreq>
 8009022:	4602      	mov	r2, r0
 8009024:	4b0b      	ldr	r3, [pc, #44]	@ (8009054 <HAL_RCC_ClockConfig+0x1bc>)
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	091b      	lsrs	r3, r3, #4
 800902a:	f003 030f 	and.w	r3, r3, #15
 800902e:	490a      	ldr	r1, [pc, #40]	@ (8009058 <HAL_RCC_ClockConfig+0x1c0>)
 8009030:	5ccb      	ldrb	r3, [r1, r3]
 8009032:	fa22 f303 	lsr.w	r3, r2, r3
 8009036:	4a09      	ldr	r2, [pc, #36]	@ (800905c <HAL_RCC_ClockConfig+0x1c4>)
 8009038:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800903a:	4b09      	ldr	r3, [pc, #36]	@ (8009060 <HAL_RCC_ClockConfig+0x1c8>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4618      	mov	r0, r3
 8009040:	f7fd f924 	bl	800628c <HAL_InitTick>

  return HAL_OK;
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	3710      	adds	r7, #16
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	40023c00 	.word	0x40023c00
 8009054:	40023800 	.word	0x40023800
 8009058:	0800f46c 	.word	0x0800f46c
 800905c:	20000004 	.word	0x20000004
 8009060:	20000008 	.word	0x20000008

08009064 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009064:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009068:	b094      	sub	sp, #80	@ 0x50
 800906a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800906c:	2300      	movs	r3, #0
 800906e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009070:	2300      	movs	r3, #0
 8009072:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009074:	2300      	movs	r3, #0
 8009076:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8009078:	2300      	movs	r3, #0
 800907a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800907c:	4b79      	ldr	r3, [pc, #484]	@ (8009264 <HAL_RCC_GetSysClockFreq+0x200>)
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	f003 030c 	and.w	r3, r3, #12
 8009084:	2b08      	cmp	r3, #8
 8009086:	d00d      	beq.n	80090a4 <HAL_RCC_GetSysClockFreq+0x40>
 8009088:	2b08      	cmp	r3, #8
 800908a:	f200 80e1 	bhi.w	8009250 <HAL_RCC_GetSysClockFreq+0x1ec>
 800908e:	2b00      	cmp	r3, #0
 8009090:	d002      	beq.n	8009098 <HAL_RCC_GetSysClockFreq+0x34>
 8009092:	2b04      	cmp	r3, #4
 8009094:	d003      	beq.n	800909e <HAL_RCC_GetSysClockFreq+0x3a>
 8009096:	e0db      	b.n	8009250 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009098:	4b73      	ldr	r3, [pc, #460]	@ (8009268 <HAL_RCC_GetSysClockFreq+0x204>)
 800909a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 800909c:	e0db      	b.n	8009256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800909e:	4b73      	ldr	r3, [pc, #460]	@ (800926c <HAL_RCC_GetSysClockFreq+0x208>)
 80090a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80090a2:	e0d8      	b.n	8009256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80090a4:	4b6f      	ldr	r3, [pc, #444]	@ (8009264 <HAL_RCC_GetSysClockFreq+0x200>)
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090ac:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80090ae:	4b6d      	ldr	r3, [pc, #436]	@ (8009264 <HAL_RCC_GetSysClockFreq+0x200>)
 80090b0:	685b      	ldr	r3, [r3, #4]
 80090b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d063      	beq.n	8009182 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80090ba:	4b6a      	ldr	r3, [pc, #424]	@ (8009264 <HAL_RCC_GetSysClockFreq+0x200>)
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	099b      	lsrs	r3, r3, #6
 80090c0:	2200      	movs	r2, #0
 80090c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80090c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80090c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80090ce:	2300      	movs	r3, #0
 80090d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80090d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80090d6:	4622      	mov	r2, r4
 80090d8:	462b      	mov	r3, r5
 80090da:	f04f 0000 	mov.w	r0, #0
 80090de:	f04f 0100 	mov.w	r1, #0
 80090e2:	0159      	lsls	r1, r3, #5
 80090e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80090e8:	0150      	lsls	r0, r2, #5
 80090ea:	4602      	mov	r2, r0
 80090ec:	460b      	mov	r3, r1
 80090ee:	4621      	mov	r1, r4
 80090f0:	1a51      	subs	r1, r2, r1
 80090f2:	6139      	str	r1, [r7, #16]
 80090f4:	4629      	mov	r1, r5
 80090f6:	eb63 0301 	sbc.w	r3, r3, r1
 80090fa:	617b      	str	r3, [r7, #20]
 80090fc:	f04f 0200 	mov.w	r2, #0
 8009100:	f04f 0300 	mov.w	r3, #0
 8009104:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009108:	4659      	mov	r1, fp
 800910a:	018b      	lsls	r3, r1, #6
 800910c:	4651      	mov	r1, sl
 800910e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009112:	4651      	mov	r1, sl
 8009114:	018a      	lsls	r2, r1, #6
 8009116:	4651      	mov	r1, sl
 8009118:	ebb2 0801 	subs.w	r8, r2, r1
 800911c:	4659      	mov	r1, fp
 800911e:	eb63 0901 	sbc.w	r9, r3, r1
 8009122:	f04f 0200 	mov.w	r2, #0
 8009126:	f04f 0300 	mov.w	r3, #0
 800912a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800912e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009132:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009136:	4690      	mov	r8, r2
 8009138:	4699      	mov	r9, r3
 800913a:	4623      	mov	r3, r4
 800913c:	eb18 0303 	adds.w	r3, r8, r3
 8009140:	60bb      	str	r3, [r7, #8]
 8009142:	462b      	mov	r3, r5
 8009144:	eb49 0303 	adc.w	r3, r9, r3
 8009148:	60fb      	str	r3, [r7, #12]
 800914a:	f04f 0200 	mov.w	r2, #0
 800914e:	f04f 0300 	mov.w	r3, #0
 8009152:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009156:	4629      	mov	r1, r5
 8009158:	024b      	lsls	r3, r1, #9
 800915a:	4621      	mov	r1, r4
 800915c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009160:	4621      	mov	r1, r4
 8009162:	024a      	lsls	r2, r1, #9
 8009164:	4610      	mov	r0, r2
 8009166:	4619      	mov	r1, r3
 8009168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800916a:	2200      	movs	r2, #0
 800916c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800916e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009170:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009174:	f7f7 fd18 	bl	8000ba8 <__aeabi_uldivmod>
 8009178:	4602      	mov	r2, r0
 800917a:	460b      	mov	r3, r1
 800917c:	4613      	mov	r3, r2
 800917e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009180:	e058      	b.n	8009234 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009182:	4b38      	ldr	r3, [pc, #224]	@ (8009264 <HAL_RCC_GetSysClockFreq+0x200>)
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	099b      	lsrs	r3, r3, #6
 8009188:	2200      	movs	r2, #0
 800918a:	4618      	mov	r0, r3
 800918c:	4611      	mov	r1, r2
 800918e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009192:	623b      	str	r3, [r7, #32]
 8009194:	2300      	movs	r3, #0
 8009196:	627b      	str	r3, [r7, #36]	@ 0x24
 8009198:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800919c:	4642      	mov	r2, r8
 800919e:	464b      	mov	r3, r9
 80091a0:	f04f 0000 	mov.w	r0, #0
 80091a4:	f04f 0100 	mov.w	r1, #0
 80091a8:	0159      	lsls	r1, r3, #5
 80091aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80091ae:	0150      	lsls	r0, r2, #5
 80091b0:	4602      	mov	r2, r0
 80091b2:	460b      	mov	r3, r1
 80091b4:	4641      	mov	r1, r8
 80091b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80091ba:	4649      	mov	r1, r9
 80091bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80091c0:	f04f 0200 	mov.w	r2, #0
 80091c4:	f04f 0300 	mov.w	r3, #0
 80091c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80091cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80091d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80091d4:	ebb2 040a 	subs.w	r4, r2, sl
 80091d8:	eb63 050b 	sbc.w	r5, r3, fp
 80091dc:	f04f 0200 	mov.w	r2, #0
 80091e0:	f04f 0300 	mov.w	r3, #0
 80091e4:	00eb      	lsls	r3, r5, #3
 80091e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80091ea:	00e2      	lsls	r2, r4, #3
 80091ec:	4614      	mov	r4, r2
 80091ee:	461d      	mov	r5, r3
 80091f0:	4643      	mov	r3, r8
 80091f2:	18e3      	adds	r3, r4, r3
 80091f4:	603b      	str	r3, [r7, #0]
 80091f6:	464b      	mov	r3, r9
 80091f8:	eb45 0303 	adc.w	r3, r5, r3
 80091fc:	607b      	str	r3, [r7, #4]
 80091fe:	f04f 0200 	mov.w	r2, #0
 8009202:	f04f 0300 	mov.w	r3, #0
 8009206:	e9d7 4500 	ldrd	r4, r5, [r7]
 800920a:	4629      	mov	r1, r5
 800920c:	028b      	lsls	r3, r1, #10
 800920e:	4621      	mov	r1, r4
 8009210:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009214:	4621      	mov	r1, r4
 8009216:	028a      	lsls	r2, r1, #10
 8009218:	4610      	mov	r0, r2
 800921a:	4619      	mov	r1, r3
 800921c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800921e:	2200      	movs	r2, #0
 8009220:	61bb      	str	r3, [r7, #24]
 8009222:	61fa      	str	r2, [r7, #28]
 8009224:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009228:	f7f7 fcbe 	bl	8000ba8 <__aeabi_uldivmod>
 800922c:	4602      	mov	r2, r0
 800922e:	460b      	mov	r3, r1
 8009230:	4613      	mov	r3, r2
 8009232:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009234:	4b0b      	ldr	r3, [pc, #44]	@ (8009264 <HAL_RCC_GetSysClockFreq+0x200>)
 8009236:	685b      	ldr	r3, [r3, #4]
 8009238:	0c1b      	lsrs	r3, r3, #16
 800923a:	f003 0303 	and.w	r3, r3, #3
 800923e:	3301      	adds	r3, #1
 8009240:	005b      	lsls	r3, r3, #1
 8009242:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8009244:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009248:	fbb2 f3f3 	udiv	r3, r2, r3
 800924c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800924e:	e002      	b.n	8009256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009250:	4b05      	ldr	r3, [pc, #20]	@ (8009268 <HAL_RCC_GetSysClockFreq+0x204>)
 8009252:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009254:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009258:	4618      	mov	r0, r3
 800925a:	3750      	adds	r7, #80	@ 0x50
 800925c:	46bd      	mov	sp, r7
 800925e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009262:	bf00      	nop
 8009264:	40023800 	.word	0x40023800
 8009268:	00f42400 	.word	0x00f42400
 800926c:	007a1200 	.word	0x007a1200

08009270 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009270:	b480      	push	{r7}
 8009272:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009274:	4b03      	ldr	r3, [pc, #12]	@ (8009284 <HAL_RCC_GetHCLKFreq+0x14>)
 8009276:	681b      	ldr	r3, [r3, #0]
}
 8009278:	4618      	mov	r0, r3
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr
 8009282:	bf00      	nop
 8009284:	20000004 	.word	0x20000004

08009288 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800928c:	f7ff fff0 	bl	8009270 <HAL_RCC_GetHCLKFreq>
 8009290:	4602      	mov	r2, r0
 8009292:	4b05      	ldr	r3, [pc, #20]	@ (80092a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009294:	689b      	ldr	r3, [r3, #8]
 8009296:	0a9b      	lsrs	r3, r3, #10
 8009298:	f003 0307 	and.w	r3, r3, #7
 800929c:	4903      	ldr	r1, [pc, #12]	@ (80092ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800929e:	5ccb      	ldrb	r3, [r1, r3]
 80092a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	bd80      	pop	{r7, pc}
 80092a8:	40023800 	.word	0x40023800
 80092ac:	0800f47c 	.word	0x0800f47c

080092b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80092b4:	f7ff ffdc 	bl	8009270 <HAL_RCC_GetHCLKFreq>
 80092b8:	4602      	mov	r2, r0
 80092ba:	4b05      	ldr	r3, [pc, #20]	@ (80092d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80092bc:	689b      	ldr	r3, [r3, #8]
 80092be:	0b5b      	lsrs	r3, r3, #13
 80092c0:	f003 0307 	and.w	r3, r3, #7
 80092c4:	4903      	ldr	r1, [pc, #12]	@ (80092d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80092c6:	5ccb      	ldrb	r3, [r1, r3]
 80092c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80092cc:	4618      	mov	r0, r3
 80092ce:	bd80      	pop	{r7, pc}
 80092d0:	40023800 	.word	0x40023800
 80092d4:	0800f47c 	.word	0x0800f47c

080092d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b082      	sub	sp, #8
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d101      	bne.n	80092ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80092e6:	2301      	movs	r3, #1
 80092e8:	e041      	b.n	800936e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092f0:	b2db      	uxtb	r3, r3
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d106      	bne.n	8009304 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2200      	movs	r2, #0
 80092fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f7fc fcf2 	bl	8005ce8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2202      	movs	r2, #2
 8009308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681a      	ldr	r2, [r3, #0]
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	3304      	adds	r3, #4
 8009314:	4619      	mov	r1, r3
 8009316:	4610      	mov	r0, r2
 8009318:	f000 fcdc 	bl	8009cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2201      	movs	r2, #1
 8009320:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2201      	movs	r2, #1
 8009328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2201      	movs	r2, #1
 8009330:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2201      	movs	r2, #1
 8009338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2201      	movs	r2, #1
 8009340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2201      	movs	r2, #1
 8009348:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2201      	movs	r2, #1
 8009350:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2201      	movs	r2, #1
 8009358:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2201      	movs	r2, #1
 8009360:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2201      	movs	r2, #1
 8009368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800936c:	2300      	movs	r3, #0
}
 800936e:	4618      	mov	r0, r3
 8009370:	3708      	adds	r7, #8
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
	...

08009378 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009378:	b480      	push	{r7}
 800937a:	b085      	sub	sp, #20
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009386:	b2db      	uxtb	r3, r3
 8009388:	2b01      	cmp	r3, #1
 800938a:	d001      	beq.n	8009390 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800938c:	2301      	movs	r3, #1
 800938e:	e04e      	b.n	800942e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2202      	movs	r2, #2
 8009394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	68da      	ldr	r2, [r3, #12]
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f042 0201 	orr.w	r2, r2, #1
 80093a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	4a23      	ldr	r2, [pc, #140]	@ (800943c <HAL_TIM_Base_Start_IT+0xc4>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d022      	beq.n	80093f8 <HAL_TIM_Base_Start_IT+0x80>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093ba:	d01d      	beq.n	80093f8 <HAL_TIM_Base_Start_IT+0x80>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4a1f      	ldr	r2, [pc, #124]	@ (8009440 <HAL_TIM_Base_Start_IT+0xc8>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d018      	beq.n	80093f8 <HAL_TIM_Base_Start_IT+0x80>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4a1e      	ldr	r2, [pc, #120]	@ (8009444 <HAL_TIM_Base_Start_IT+0xcc>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d013      	beq.n	80093f8 <HAL_TIM_Base_Start_IT+0x80>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	4a1c      	ldr	r2, [pc, #112]	@ (8009448 <HAL_TIM_Base_Start_IT+0xd0>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d00e      	beq.n	80093f8 <HAL_TIM_Base_Start_IT+0x80>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a1b      	ldr	r2, [pc, #108]	@ (800944c <HAL_TIM_Base_Start_IT+0xd4>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d009      	beq.n	80093f8 <HAL_TIM_Base_Start_IT+0x80>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4a19      	ldr	r2, [pc, #100]	@ (8009450 <HAL_TIM_Base_Start_IT+0xd8>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d004      	beq.n	80093f8 <HAL_TIM_Base_Start_IT+0x80>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	4a18      	ldr	r2, [pc, #96]	@ (8009454 <HAL_TIM_Base_Start_IT+0xdc>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d111      	bne.n	800941c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	689b      	ldr	r3, [r3, #8]
 80093fe:	f003 0307 	and.w	r3, r3, #7
 8009402:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	2b06      	cmp	r3, #6
 8009408:	d010      	beq.n	800942c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	681a      	ldr	r2, [r3, #0]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f042 0201 	orr.w	r2, r2, #1
 8009418:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800941a:	e007      	b.n	800942c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	681a      	ldr	r2, [r3, #0]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f042 0201 	orr.w	r2, r2, #1
 800942a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800942c:	2300      	movs	r3, #0
}
 800942e:	4618      	mov	r0, r3
 8009430:	3714      	adds	r7, #20
 8009432:	46bd      	mov	sp, r7
 8009434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009438:	4770      	bx	lr
 800943a:	bf00      	nop
 800943c:	40010000 	.word	0x40010000
 8009440:	40000400 	.word	0x40000400
 8009444:	40000800 	.word	0x40000800
 8009448:	40000c00 	.word	0x40000c00
 800944c:	40010400 	.word	0x40010400
 8009450:	40014000 	.word	0x40014000
 8009454:	40001800 	.word	0x40001800

08009458 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b082      	sub	sp, #8
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d101      	bne.n	800946a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009466:	2301      	movs	r3, #1
 8009468:	e041      	b.n	80094ee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009470:	b2db      	uxtb	r3, r3
 8009472:	2b00      	cmp	r3, #0
 8009474:	d106      	bne.n	8009484 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2200      	movs	r2, #0
 800947a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f000 f839 	bl	80094f6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2202      	movs	r2, #2
 8009488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681a      	ldr	r2, [r3, #0]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	3304      	adds	r3, #4
 8009494:	4619      	mov	r1, r3
 8009496:	4610      	mov	r0, r2
 8009498:	f000 fc1c 	bl	8009cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2201      	movs	r2, #1
 80094a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2201      	movs	r2, #1
 80094a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2201      	movs	r2, #1
 80094b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2201      	movs	r2, #1
 80094b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2201      	movs	r2, #1
 80094c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2201      	movs	r2, #1
 80094c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2201      	movs	r2, #1
 80094d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2201      	movs	r2, #1
 80094e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2201      	movs	r2, #1
 80094e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80094ec:	2300      	movs	r3, #0
}
 80094ee:	4618      	mov	r0, r3
 80094f0:	3708      	adds	r7, #8
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}

080094f6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80094f6:	b480      	push	{r7}
 80094f8:	b083      	sub	sp, #12
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80094fe:	bf00      	nop
 8009500:	370c      	adds	r7, #12
 8009502:	46bd      	mov	sp, r7
 8009504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009508:	4770      	bx	lr
	...

0800950c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b084      	sub	sp, #16
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d109      	bne.n	8009530 <HAL_TIM_PWM_Start+0x24>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009522:	b2db      	uxtb	r3, r3
 8009524:	2b01      	cmp	r3, #1
 8009526:	bf14      	ite	ne
 8009528:	2301      	movne	r3, #1
 800952a:	2300      	moveq	r3, #0
 800952c:	b2db      	uxtb	r3, r3
 800952e:	e022      	b.n	8009576 <HAL_TIM_PWM_Start+0x6a>
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	2b04      	cmp	r3, #4
 8009534:	d109      	bne.n	800954a <HAL_TIM_PWM_Start+0x3e>
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800953c:	b2db      	uxtb	r3, r3
 800953e:	2b01      	cmp	r3, #1
 8009540:	bf14      	ite	ne
 8009542:	2301      	movne	r3, #1
 8009544:	2300      	moveq	r3, #0
 8009546:	b2db      	uxtb	r3, r3
 8009548:	e015      	b.n	8009576 <HAL_TIM_PWM_Start+0x6a>
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	2b08      	cmp	r3, #8
 800954e:	d109      	bne.n	8009564 <HAL_TIM_PWM_Start+0x58>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009556:	b2db      	uxtb	r3, r3
 8009558:	2b01      	cmp	r3, #1
 800955a:	bf14      	ite	ne
 800955c:	2301      	movne	r3, #1
 800955e:	2300      	moveq	r3, #0
 8009560:	b2db      	uxtb	r3, r3
 8009562:	e008      	b.n	8009576 <HAL_TIM_PWM_Start+0x6a>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800956a:	b2db      	uxtb	r3, r3
 800956c:	2b01      	cmp	r3, #1
 800956e:	bf14      	ite	ne
 8009570:	2301      	movne	r3, #1
 8009572:	2300      	moveq	r3, #0
 8009574:	b2db      	uxtb	r3, r3
 8009576:	2b00      	cmp	r3, #0
 8009578:	d001      	beq.n	800957e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800957a:	2301      	movs	r3, #1
 800957c:	e07c      	b.n	8009678 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d104      	bne.n	800958e <HAL_TIM_PWM_Start+0x82>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2202      	movs	r2, #2
 8009588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800958c:	e013      	b.n	80095b6 <HAL_TIM_PWM_Start+0xaa>
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	2b04      	cmp	r3, #4
 8009592:	d104      	bne.n	800959e <HAL_TIM_PWM_Start+0x92>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2202      	movs	r2, #2
 8009598:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800959c:	e00b      	b.n	80095b6 <HAL_TIM_PWM_Start+0xaa>
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	2b08      	cmp	r3, #8
 80095a2:	d104      	bne.n	80095ae <HAL_TIM_PWM_Start+0xa2>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2202      	movs	r2, #2
 80095a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80095ac:	e003      	b.n	80095b6 <HAL_TIM_PWM_Start+0xaa>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2202      	movs	r2, #2
 80095b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	2201      	movs	r2, #1
 80095bc:	6839      	ldr	r1, [r7, #0]
 80095be:	4618      	mov	r0, r3
 80095c0:	f000 fe7e 	bl	800a2c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a2d      	ldr	r2, [pc, #180]	@ (8009680 <HAL_TIM_PWM_Start+0x174>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d004      	beq.n	80095d8 <HAL_TIM_PWM_Start+0xcc>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4a2c      	ldr	r2, [pc, #176]	@ (8009684 <HAL_TIM_PWM_Start+0x178>)
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d101      	bne.n	80095dc <HAL_TIM_PWM_Start+0xd0>
 80095d8:	2301      	movs	r3, #1
 80095da:	e000      	b.n	80095de <HAL_TIM_PWM_Start+0xd2>
 80095dc:	2300      	movs	r3, #0
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d007      	beq.n	80095f2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80095f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	4a22      	ldr	r2, [pc, #136]	@ (8009680 <HAL_TIM_PWM_Start+0x174>)
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d022      	beq.n	8009642 <HAL_TIM_PWM_Start+0x136>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009604:	d01d      	beq.n	8009642 <HAL_TIM_PWM_Start+0x136>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a1f      	ldr	r2, [pc, #124]	@ (8009688 <HAL_TIM_PWM_Start+0x17c>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d018      	beq.n	8009642 <HAL_TIM_PWM_Start+0x136>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a1d      	ldr	r2, [pc, #116]	@ (800968c <HAL_TIM_PWM_Start+0x180>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d013      	beq.n	8009642 <HAL_TIM_PWM_Start+0x136>
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	4a1c      	ldr	r2, [pc, #112]	@ (8009690 <HAL_TIM_PWM_Start+0x184>)
 8009620:	4293      	cmp	r3, r2
 8009622:	d00e      	beq.n	8009642 <HAL_TIM_PWM_Start+0x136>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a16      	ldr	r2, [pc, #88]	@ (8009684 <HAL_TIM_PWM_Start+0x178>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d009      	beq.n	8009642 <HAL_TIM_PWM_Start+0x136>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4a18      	ldr	r2, [pc, #96]	@ (8009694 <HAL_TIM_PWM_Start+0x188>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d004      	beq.n	8009642 <HAL_TIM_PWM_Start+0x136>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a16      	ldr	r2, [pc, #88]	@ (8009698 <HAL_TIM_PWM_Start+0x18c>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d111      	bne.n	8009666 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	689b      	ldr	r3, [r3, #8]
 8009648:	f003 0307 	and.w	r3, r3, #7
 800964c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	2b06      	cmp	r3, #6
 8009652:	d010      	beq.n	8009676 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	681a      	ldr	r2, [r3, #0]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f042 0201 	orr.w	r2, r2, #1
 8009662:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009664:	e007      	b.n	8009676 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	681a      	ldr	r2, [r3, #0]
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f042 0201 	orr.w	r2, r2, #1
 8009674:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009676:	2300      	movs	r3, #0
}
 8009678:	4618      	mov	r0, r3
 800967a:	3710      	adds	r7, #16
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}
 8009680:	40010000 	.word	0x40010000
 8009684:	40010400 	.word	0x40010400
 8009688:	40000400 	.word	0x40000400
 800968c:	40000800 	.word	0x40000800
 8009690:	40000c00 	.word	0x40000c00
 8009694:	40014000 	.word	0x40014000
 8009698:	40001800 	.word	0x40001800

0800969c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b082      	sub	sp, #8
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	2200      	movs	r2, #0
 80096ac:	6839      	ldr	r1, [r7, #0]
 80096ae:	4618      	mov	r0, r3
 80096b0:	f000 fe06 	bl	800a2c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	4a2e      	ldr	r2, [pc, #184]	@ (8009774 <HAL_TIM_PWM_Stop+0xd8>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d004      	beq.n	80096c8 <HAL_TIM_PWM_Stop+0x2c>
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	4a2d      	ldr	r2, [pc, #180]	@ (8009778 <HAL_TIM_PWM_Stop+0xdc>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d101      	bne.n	80096cc <HAL_TIM_PWM_Stop+0x30>
 80096c8:	2301      	movs	r3, #1
 80096ca:	e000      	b.n	80096ce <HAL_TIM_PWM_Stop+0x32>
 80096cc:	2300      	movs	r3, #0
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d017      	beq.n	8009702 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	6a1a      	ldr	r2, [r3, #32]
 80096d8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80096dc:	4013      	ands	r3, r2
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d10f      	bne.n	8009702 <HAL_TIM_PWM_Stop+0x66>
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	6a1a      	ldr	r2, [r3, #32]
 80096e8:	f240 4344 	movw	r3, #1092	@ 0x444
 80096ec:	4013      	ands	r3, r2
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d107      	bne.n	8009702 <HAL_TIM_PWM_Stop+0x66>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009700:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	6a1a      	ldr	r2, [r3, #32]
 8009708:	f241 1311 	movw	r3, #4369	@ 0x1111
 800970c:	4013      	ands	r3, r2
 800970e:	2b00      	cmp	r3, #0
 8009710:	d10f      	bne.n	8009732 <HAL_TIM_PWM_Stop+0x96>
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	6a1a      	ldr	r2, [r3, #32]
 8009718:	f240 4344 	movw	r3, #1092	@ 0x444
 800971c:	4013      	ands	r3, r2
 800971e:	2b00      	cmp	r3, #0
 8009720:	d107      	bne.n	8009732 <HAL_TIM_PWM_Stop+0x96>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f022 0201 	bic.w	r2, r2, #1
 8009730:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d104      	bne.n	8009742 <HAL_TIM_PWM_Stop+0xa6>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2201      	movs	r2, #1
 800973c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009740:	e013      	b.n	800976a <HAL_TIM_PWM_Stop+0xce>
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	2b04      	cmp	r3, #4
 8009746:	d104      	bne.n	8009752 <HAL_TIM_PWM_Stop+0xb6>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2201      	movs	r2, #1
 800974c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009750:	e00b      	b.n	800976a <HAL_TIM_PWM_Stop+0xce>
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	2b08      	cmp	r3, #8
 8009756:	d104      	bne.n	8009762 <HAL_TIM_PWM_Stop+0xc6>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2201      	movs	r2, #1
 800975c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009760:	e003      	b.n	800976a <HAL_TIM_PWM_Stop+0xce>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2201      	movs	r2, #1
 8009766:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800976a:	2300      	movs	r3, #0
}
 800976c:	4618      	mov	r0, r3
 800976e:	3708      	adds	r7, #8
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}
 8009774:	40010000 	.word	0x40010000
 8009778:	40010400 	.word	0x40010400

0800977c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b084      	sub	sp, #16
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	68db      	ldr	r3, [r3, #12]
 800978a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	691b      	ldr	r3, [r3, #16]
 8009792:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	f003 0302 	and.w	r3, r3, #2
 800979a:	2b00      	cmp	r3, #0
 800979c:	d020      	beq.n	80097e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	f003 0302 	and.w	r3, r3, #2
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d01b      	beq.n	80097e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f06f 0202 	mvn.w	r2, #2
 80097b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2201      	movs	r2, #1
 80097b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	699b      	ldr	r3, [r3, #24]
 80097be:	f003 0303 	and.w	r3, r3, #3
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d003      	beq.n	80097ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 fa65 	bl	8009c96 <HAL_TIM_IC_CaptureCallback>
 80097cc:	e005      	b.n	80097da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f000 fa57 	bl	8009c82 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	f000 fa68 	bl	8009caa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2200      	movs	r2, #0
 80097de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	f003 0304 	and.w	r3, r3, #4
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d020      	beq.n	800982c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	f003 0304 	and.w	r3, r3, #4
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d01b      	beq.n	800982c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f06f 0204 	mvn.w	r2, #4
 80097fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2202      	movs	r2, #2
 8009802:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	699b      	ldr	r3, [r3, #24]
 800980a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800980e:	2b00      	cmp	r3, #0
 8009810:	d003      	beq.n	800981a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 fa3f 	bl	8009c96 <HAL_TIM_IC_CaptureCallback>
 8009818:	e005      	b.n	8009826 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f000 fa31 	bl	8009c82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f000 fa42 	bl	8009caa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2200      	movs	r2, #0
 800982a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	f003 0308 	and.w	r3, r3, #8
 8009832:	2b00      	cmp	r3, #0
 8009834:	d020      	beq.n	8009878 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f003 0308 	and.w	r3, r3, #8
 800983c:	2b00      	cmp	r3, #0
 800983e:	d01b      	beq.n	8009878 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f06f 0208 	mvn.w	r2, #8
 8009848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2204      	movs	r2, #4
 800984e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	69db      	ldr	r3, [r3, #28]
 8009856:	f003 0303 	and.w	r3, r3, #3
 800985a:	2b00      	cmp	r3, #0
 800985c:	d003      	beq.n	8009866 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 fa19 	bl	8009c96 <HAL_TIM_IC_CaptureCallback>
 8009864:	e005      	b.n	8009872 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f000 fa0b 	bl	8009c82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 fa1c 	bl	8009caa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2200      	movs	r2, #0
 8009876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	f003 0310 	and.w	r3, r3, #16
 800987e:	2b00      	cmp	r3, #0
 8009880:	d020      	beq.n	80098c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	f003 0310 	and.w	r3, r3, #16
 8009888:	2b00      	cmp	r3, #0
 800988a:	d01b      	beq.n	80098c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f06f 0210 	mvn.w	r2, #16
 8009894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2208      	movs	r2, #8
 800989a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	69db      	ldr	r3, [r3, #28]
 80098a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d003      	beq.n	80098b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f000 f9f3 	bl	8009c96 <HAL_TIM_IC_CaptureCallback>
 80098b0:	e005      	b.n	80098be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 f9e5 	bl	8009c82 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f000 f9f6 	bl	8009caa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2200      	movs	r2, #0
 80098c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	f003 0301 	and.w	r3, r3, #1
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d00c      	beq.n	80098e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	f003 0301 	and.w	r3, r3, #1
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d007      	beq.n	80098e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f06f 0201 	mvn.w	r2, #1
 80098e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	f000 f9c3 	bl	8009c6e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d00c      	beq.n	800990c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d007      	beq.n	800990c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009904:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f000 fd86 	bl	800a418 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009912:	2b00      	cmp	r3, #0
 8009914:	d00c      	beq.n	8009930 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800991c:	2b00      	cmp	r3, #0
 800991e:	d007      	beq.n	8009930 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f000 f9c7 	bl	8009cbe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	f003 0320 	and.w	r3, r3, #32
 8009936:	2b00      	cmp	r3, #0
 8009938:	d00c      	beq.n	8009954 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	f003 0320 	and.w	r3, r3, #32
 8009940:	2b00      	cmp	r3, #0
 8009942:	d007      	beq.n	8009954 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f06f 0220 	mvn.w	r2, #32
 800994c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fd58 	bl	800a404 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009954:	bf00      	nop
 8009956:	3710      	adds	r7, #16
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}

0800995c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b086      	sub	sp, #24
 8009960:	af00      	add	r7, sp, #0
 8009962:	60f8      	str	r0, [r7, #12]
 8009964:	60b9      	str	r1, [r7, #8]
 8009966:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009968:	2300      	movs	r3, #0
 800996a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009972:	2b01      	cmp	r3, #1
 8009974:	d101      	bne.n	800997a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009976:	2302      	movs	r3, #2
 8009978:	e0ae      	b.n	8009ad8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2201      	movs	r2, #1
 800997e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2b0c      	cmp	r3, #12
 8009986:	f200 809f 	bhi.w	8009ac8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800998a:	a201      	add	r2, pc, #4	@ (adr r2, 8009990 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800998c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009990:	080099c5 	.word	0x080099c5
 8009994:	08009ac9 	.word	0x08009ac9
 8009998:	08009ac9 	.word	0x08009ac9
 800999c:	08009ac9 	.word	0x08009ac9
 80099a0:	08009a05 	.word	0x08009a05
 80099a4:	08009ac9 	.word	0x08009ac9
 80099a8:	08009ac9 	.word	0x08009ac9
 80099ac:	08009ac9 	.word	0x08009ac9
 80099b0:	08009a47 	.word	0x08009a47
 80099b4:	08009ac9 	.word	0x08009ac9
 80099b8:	08009ac9 	.word	0x08009ac9
 80099bc:	08009ac9 	.word	0x08009ac9
 80099c0:	08009a87 	.word	0x08009a87
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	68b9      	ldr	r1, [r7, #8]
 80099ca:	4618      	mov	r0, r3
 80099cc:	f000 fa2e 	bl	8009e2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	699a      	ldr	r2, [r3, #24]
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f042 0208 	orr.w	r2, r2, #8
 80099de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	699a      	ldr	r2, [r3, #24]
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f022 0204 	bic.w	r2, r2, #4
 80099ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	6999      	ldr	r1, [r3, #24]
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	691a      	ldr	r2, [r3, #16]
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	430a      	orrs	r2, r1
 8009a00:	619a      	str	r2, [r3, #24]
      break;
 8009a02:	e064      	b.n	8009ace <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	68b9      	ldr	r1, [r7, #8]
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f000 fa7e 	bl	8009f0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	699a      	ldr	r2, [r3, #24]
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009a1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	699a      	ldr	r2, [r3, #24]
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009a2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	6999      	ldr	r1, [r3, #24]
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	691b      	ldr	r3, [r3, #16]
 8009a3a:	021a      	lsls	r2, r3, #8
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	430a      	orrs	r2, r1
 8009a42:	619a      	str	r2, [r3, #24]
      break;
 8009a44:	e043      	b.n	8009ace <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	68b9      	ldr	r1, [r7, #8]
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	f000 fad3 	bl	8009ff8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	69da      	ldr	r2, [r3, #28]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f042 0208 	orr.w	r2, r2, #8
 8009a60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	69da      	ldr	r2, [r3, #28]
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f022 0204 	bic.w	r2, r2, #4
 8009a70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	69d9      	ldr	r1, [r3, #28]
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	691a      	ldr	r2, [r3, #16]
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	430a      	orrs	r2, r1
 8009a82:	61da      	str	r2, [r3, #28]
      break;
 8009a84:	e023      	b.n	8009ace <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	68b9      	ldr	r1, [r7, #8]
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f000 fb27 	bl	800a0e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	69da      	ldr	r2, [r3, #28]
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009aa0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	69da      	ldr	r2, [r3, #28]
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009ab0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	69d9      	ldr	r1, [r3, #28]
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	691b      	ldr	r3, [r3, #16]
 8009abc:	021a      	lsls	r2, r3, #8
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	430a      	orrs	r2, r1
 8009ac4:	61da      	str	r2, [r3, #28]
      break;
 8009ac6:	e002      	b.n	8009ace <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009ac8:	2301      	movs	r3, #1
 8009aca:	75fb      	strb	r3, [r7, #23]
      break;
 8009acc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009ad6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3718      	adds	r7, #24
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}

08009ae0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b084      	sub	sp, #16
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
 8009ae8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009aea:	2300      	movs	r3, #0
 8009aec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009af4:	2b01      	cmp	r3, #1
 8009af6:	d101      	bne.n	8009afc <HAL_TIM_ConfigClockSource+0x1c>
 8009af8:	2302      	movs	r3, #2
 8009afa:	e0b4      	b.n	8009c66 <HAL_TIM_ConfigClockSource+0x186>
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2201      	movs	r2, #1
 8009b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2202      	movs	r2, #2
 8009b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	689b      	ldr	r3, [r3, #8]
 8009b12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009b1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009b22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	68ba      	ldr	r2, [r7, #8]
 8009b2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b34:	d03e      	beq.n	8009bb4 <HAL_TIM_ConfigClockSource+0xd4>
 8009b36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b3a:	f200 8087 	bhi.w	8009c4c <HAL_TIM_ConfigClockSource+0x16c>
 8009b3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b42:	f000 8086 	beq.w	8009c52 <HAL_TIM_ConfigClockSource+0x172>
 8009b46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b4a:	d87f      	bhi.n	8009c4c <HAL_TIM_ConfigClockSource+0x16c>
 8009b4c:	2b70      	cmp	r3, #112	@ 0x70
 8009b4e:	d01a      	beq.n	8009b86 <HAL_TIM_ConfigClockSource+0xa6>
 8009b50:	2b70      	cmp	r3, #112	@ 0x70
 8009b52:	d87b      	bhi.n	8009c4c <HAL_TIM_ConfigClockSource+0x16c>
 8009b54:	2b60      	cmp	r3, #96	@ 0x60
 8009b56:	d050      	beq.n	8009bfa <HAL_TIM_ConfigClockSource+0x11a>
 8009b58:	2b60      	cmp	r3, #96	@ 0x60
 8009b5a:	d877      	bhi.n	8009c4c <HAL_TIM_ConfigClockSource+0x16c>
 8009b5c:	2b50      	cmp	r3, #80	@ 0x50
 8009b5e:	d03c      	beq.n	8009bda <HAL_TIM_ConfigClockSource+0xfa>
 8009b60:	2b50      	cmp	r3, #80	@ 0x50
 8009b62:	d873      	bhi.n	8009c4c <HAL_TIM_ConfigClockSource+0x16c>
 8009b64:	2b40      	cmp	r3, #64	@ 0x40
 8009b66:	d058      	beq.n	8009c1a <HAL_TIM_ConfigClockSource+0x13a>
 8009b68:	2b40      	cmp	r3, #64	@ 0x40
 8009b6a:	d86f      	bhi.n	8009c4c <HAL_TIM_ConfigClockSource+0x16c>
 8009b6c:	2b30      	cmp	r3, #48	@ 0x30
 8009b6e:	d064      	beq.n	8009c3a <HAL_TIM_ConfigClockSource+0x15a>
 8009b70:	2b30      	cmp	r3, #48	@ 0x30
 8009b72:	d86b      	bhi.n	8009c4c <HAL_TIM_ConfigClockSource+0x16c>
 8009b74:	2b20      	cmp	r3, #32
 8009b76:	d060      	beq.n	8009c3a <HAL_TIM_ConfigClockSource+0x15a>
 8009b78:	2b20      	cmp	r3, #32
 8009b7a:	d867      	bhi.n	8009c4c <HAL_TIM_ConfigClockSource+0x16c>
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d05c      	beq.n	8009c3a <HAL_TIM_ConfigClockSource+0x15a>
 8009b80:	2b10      	cmp	r3, #16
 8009b82:	d05a      	beq.n	8009c3a <HAL_TIM_ConfigClockSource+0x15a>
 8009b84:	e062      	b.n	8009c4c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009b96:	f000 fb73 	bl	800a280 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	689b      	ldr	r3, [r3, #8]
 8009ba0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009ba8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	68ba      	ldr	r2, [r7, #8]
 8009bb0:	609a      	str	r2, [r3, #8]
      break;
 8009bb2:	e04f      	b.n	8009c54 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009bc4:	f000 fb5c 	bl	800a280 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	689a      	ldr	r2, [r3, #8]
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009bd6:	609a      	str	r2, [r3, #8]
      break;
 8009bd8:	e03c      	b.n	8009c54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009be6:	461a      	mov	r2, r3
 8009be8:	f000 fad0 	bl	800a18c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	2150      	movs	r1, #80	@ 0x50
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f000 fb29 	bl	800a24a <TIM_ITRx_SetConfig>
      break;
 8009bf8:	e02c      	b.n	8009c54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c06:	461a      	mov	r2, r3
 8009c08:	f000 faef 	bl	800a1ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	2160      	movs	r1, #96	@ 0x60
 8009c12:	4618      	mov	r0, r3
 8009c14:	f000 fb19 	bl	800a24a <TIM_ITRx_SetConfig>
      break;
 8009c18:	e01c      	b.n	8009c54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c26:	461a      	mov	r2, r3
 8009c28:	f000 fab0 	bl	800a18c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	2140      	movs	r1, #64	@ 0x40
 8009c32:	4618      	mov	r0, r3
 8009c34:	f000 fb09 	bl	800a24a <TIM_ITRx_SetConfig>
      break;
 8009c38:	e00c      	b.n	8009c54 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681a      	ldr	r2, [r3, #0]
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4619      	mov	r1, r3
 8009c44:	4610      	mov	r0, r2
 8009c46:	f000 fb00 	bl	800a24a <TIM_ITRx_SetConfig>
      break;
 8009c4a:	e003      	b.n	8009c54 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	73fb      	strb	r3, [r7, #15]
      break;
 8009c50:	e000      	b.n	8009c54 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009c52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2201      	movs	r2, #1
 8009c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2200      	movs	r2, #0
 8009c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3710      	adds	r7, #16
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}

08009c6e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c6e:	b480      	push	{r7}
 8009c70:	b083      	sub	sp, #12
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009c76:	bf00      	nop
 8009c78:	370c      	adds	r7, #12
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr

08009c82 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c82:	b480      	push	{r7}
 8009c84:	b083      	sub	sp, #12
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009c8a:	bf00      	nop
 8009c8c:	370c      	adds	r7, #12
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c94:	4770      	bx	lr

08009c96 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009c96:	b480      	push	{r7}
 8009c98:	b083      	sub	sp, #12
 8009c9a:	af00      	add	r7, sp, #0
 8009c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009c9e:	bf00      	nop
 8009ca0:	370c      	adds	r7, #12
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca8:	4770      	bx	lr

08009caa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009caa:	b480      	push	{r7}
 8009cac:	b083      	sub	sp, #12
 8009cae:	af00      	add	r7, sp, #0
 8009cb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009cb2:	bf00      	nop
 8009cb4:	370c      	adds	r7, #12
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbc:	4770      	bx	lr

08009cbe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009cbe:	b480      	push	{r7}
 8009cc0:	b083      	sub	sp, #12
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009cc6:	bf00      	nop
 8009cc8:	370c      	adds	r7, #12
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd0:	4770      	bx	lr
	...

08009cd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b085      	sub	sp, #20
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	4a46      	ldr	r2, [pc, #280]	@ (8009e00 <TIM_Base_SetConfig+0x12c>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d013      	beq.n	8009d14 <TIM_Base_SetConfig+0x40>
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cf2:	d00f      	beq.n	8009d14 <TIM_Base_SetConfig+0x40>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	4a43      	ldr	r2, [pc, #268]	@ (8009e04 <TIM_Base_SetConfig+0x130>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d00b      	beq.n	8009d14 <TIM_Base_SetConfig+0x40>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	4a42      	ldr	r2, [pc, #264]	@ (8009e08 <TIM_Base_SetConfig+0x134>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d007      	beq.n	8009d14 <TIM_Base_SetConfig+0x40>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	4a41      	ldr	r2, [pc, #260]	@ (8009e0c <TIM_Base_SetConfig+0x138>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d003      	beq.n	8009d14 <TIM_Base_SetConfig+0x40>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	4a40      	ldr	r2, [pc, #256]	@ (8009e10 <TIM_Base_SetConfig+0x13c>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d108      	bne.n	8009d26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	685b      	ldr	r3, [r3, #4]
 8009d20:	68fa      	ldr	r2, [r7, #12]
 8009d22:	4313      	orrs	r3, r2
 8009d24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	4a35      	ldr	r2, [pc, #212]	@ (8009e00 <TIM_Base_SetConfig+0x12c>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d02b      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d34:	d027      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	4a32      	ldr	r2, [pc, #200]	@ (8009e04 <TIM_Base_SetConfig+0x130>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d023      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	4a31      	ldr	r2, [pc, #196]	@ (8009e08 <TIM_Base_SetConfig+0x134>)
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d01f      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	4a30      	ldr	r2, [pc, #192]	@ (8009e0c <TIM_Base_SetConfig+0x138>)
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d01b      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	4a2f      	ldr	r2, [pc, #188]	@ (8009e10 <TIM_Base_SetConfig+0x13c>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d017      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	4a2e      	ldr	r2, [pc, #184]	@ (8009e14 <TIM_Base_SetConfig+0x140>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d013      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	4a2d      	ldr	r2, [pc, #180]	@ (8009e18 <TIM_Base_SetConfig+0x144>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d00f      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	4a2c      	ldr	r2, [pc, #176]	@ (8009e1c <TIM_Base_SetConfig+0x148>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d00b      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	4a2b      	ldr	r2, [pc, #172]	@ (8009e20 <TIM_Base_SetConfig+0x14c>)
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d007      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	4a2a      	ldr	r2, [pc, #168]	@ (8009e24 <TIM_Base_SetConfig+0x150>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d003      	beq.n	8009d86 <TIM_Base_SetConfig+0xb2>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	4a29      	ldr	r2, [pc, #164]	@ (8009e28 <TIM_Base_SetConfig+0x154>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d108      	bne.n	8009d98 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	68db      	ldr	r3, [r3, #12]
 8009d92:	68fa      	ldr	r2, [r7, #12]
 8009d94:	4313      	orrs	r3, r2
 8009d96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	695b      	ldr	r3, [r3, #20]
 8009da2:	4313      	orrs	r3, r2
 8009da4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	68fa      	ldr	r2, [r7, #12]
 8009daa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	689a      	ldr	r2, [r3, #8]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	681a      	ldr	r2, [r3, #0]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	4a10      	ldr	r2, [pc, #64]	@ (8009e00 <TIM_Base_SetConfig+0x12c>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d003      	beq.n	8009dcc <TIM_Base_SetConfig+0xf8>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	4a12      	ldr	r2, [pc, #72]	@ (8009e10 <TIM_Base_SetConfig+0x13c>)
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	d103      	bne.n	8009dd4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	691a      	ldr	r2, [r3, #16]
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	691b      	ldr	r3, [r3, #16]
 8009dde:	f003 0301 	and.w	r3, r3, #1
 8009de2:	2b01      	cmp	r3, #1
 8009de4:	d105      	bne.n	8009df2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	691b      	ldr	r3, [r3, #16]
 8009dea:	f023 0201 	bic.w	r2, r3, #1
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	611a      	str	r2, [r3, #16]
  }
}
 8009df2:	bf00      	nop
 8009df4:	3714      	adds	r7, #20
 8009df6:	46bd      	mov	sp, r7
 8009df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfc:	4770      	bx	lr
 8009dfe:	bf00      	nop
 8009e00:	40010000 	.word	0x40010000
 8009e04:	40000400 	.word	0x40000400
 8009e08:	40000800 	.word	0x40000800
 8009e0c:	40000c00 	.word	0x40000c00
 8009e10:	40010400 	.word	0x40010400
 8009e14:	40014000 	.word	0x40014000
 8009e18:	40014400 	.word	0x40014400
 8009e1c:	40014800 	.word	0x40014800
 8009e20:	40001800 	.word	0x40001800
 8009e24:	40001c00 	.word	0x40001c00
 8009e28:	40002000 	.word	0x40002000

08009e2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b087      	sub	sp, #28
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6a1b      	ldr	r3, [r3, #32]
 8009e3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6a1b      	ldr	r3, [r3, #32]
 8009e40:	f023 0201 	bic.w	r2, r3, #1
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	685b      	ldr	r3, [r3, #4]
 8009e4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	699b      	ldr	r3, [r3, #24]
 8009e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f023 0303 	bic.w	r3, r3, #3
 8009e62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	68fa      	ldr	r2, [r7, #12]
 8009e6a:	4313      	orrs	r3, r2
 8009e6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	f023 0302 	bic.w	r3, r3, #2
 8009e74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	689b      	ldr	r3, [r3, #8]
 8009e7a:	697a      	ldr	r2, [r7, #20]
 8009e7c:	4313      	orrs	r3, r2
 8009e7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	4a20      	ldr	r2, [pc, #128]	@ (8009f04 <TIM_OC1_SetConfig+0xd8>)
 8009e84:	4293      	cmp	r3, r2
 8009e86:	d003      	beq.n	8009e90 <TIM_OC1_SetConfig+0x64>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	4a1f      	ldr	r2, [pc, #124]	@ (8009f08 <TIM_OC1_SetConfig+0xdc>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d10c      	bne.n	8009eaa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009e90:	697b      	ldr	r3, [r7, #20]
 8009e92:	f023 0308 	bic.w	r3, r3, #8
 8009e96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	68db      	ldr	r3, [r3, #12]
 8009e9c:	697a      	ldr	r2, [r7, #20]
 8009e9e:	4313      	orrs	r3, r2
 8009ea0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009ea2:	697b      	ldr	r3, [r7, #20]
 8009ea4:	f023 0304 	bic.w	r3, r3, #4
 8009ea8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	4a15      	ldr	r2, [pc, #84]	@ (8009f04 <TIM_OC1_SetConfig+0xd8>)
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d003      	beq.n	8009eba <TIM_OC1_SetConfig+0x8e>
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	4a14      	ldr	r2, [pc, #80]	@ (8009f08 <TIM_OC1_SetConfig+0xdc>)
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	d111      	bne.n	8009ede <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009eba:	693b      	ldr	r3, [r7, #16]
 8009ebc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ec0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009ec2:	693b      	ldr	r3, [r7, #16]
 8009ec4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009ec8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	695b      	ldr	r3, [r3, #20]
 8009ece:	693a      	ldr	r2, [r7, #16]
 8009ed0:	4313      	orrs	r3, r2
 8009ed2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	699b      	ldr	r3, [r3, #24]
 8009ed8:	693a      	ldr	r2, [r7, #16]
 8009eda:	4313      	orrs	r3, r2
 8009edc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	693a      	ldr	r2, [r7, #16]
 8009ee2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	68fa      	ldr	r2, [r7, #12]
 8009ee8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	685a      	ldr	r2, [r3, #4]
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	697a      	ldr	r2, [r7, #20]
 8009ef6:	621a      	str	r2, [r3, #32]
}
 8009ef8:	bf00      	nop
 8009efa:	371c      	adds	r7, #28
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr
 8009f04:	40010000 	.word	0x40010000
 8009f08:	40010400 	.word	0x40010400

08009f0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b087      	sub	sp, #28
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
 8009f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6a1b      	ldr	r3, [r3, #32]
 8009f1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6a1b      	ldr	r3, [r3, #32]
 8009f20:	f023 0210 	bic.w	r2, r3, #16
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	685b      	ldr	r3, [r3, #4]
 8009f2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	699b      	ldr	r3, [r3, #24]
 8009f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009f3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	021b      	lsls	r3, r3, #8
 8009f4a:	68fa      	ldr	r2, [r7, #12]
 8009f4c:	4313      	orrs	r3, r2
 8009f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	f023 0320 	bic.w	r3, r3, #32
 8009f56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	689b      	ldr	r3, [r3, #8]
 8009f5c:	011b      	lsls	r3, r3, #4
 8009f5e:	697a      	ldr	r2, [r7, #20]
 8009f60:	4313      	orrs	r3, r2
 8009f62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	4a22      	ldr	r2, [pc, #136]	@ (8009ff0 <TIM_OC2_SetConfig+0xe4>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d003      	beq.n	8009f74 <TIM_OC2_SetConfig+0x68>
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	4a21      	ldr	r2, [pc, #132]	@ (8009ff4 <TIM_OC2_SetConfig+0xe8>)
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d10d      	bne.n	8009f90 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009f7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	68db      	ldr	r3, [r3, #12]
 8009f80:	011b      	lsls	r3, r3, #4
 8009f82:	697a      	ldr	r2, [r7, #20]
 8009f84:	4313      	orrs	r3, r2
 8009f86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009f88:	697b      	ldr	r3, [r7, #20]
 8009f8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f8e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	4a17      	ldr	r2, [pc, #92]	@ (8009ff0 <TIM_OC2_SetConfig+0xe4>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d003      	beq.n	8009fa0 <TIM_OC2_SetConfig+0x94>
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	4a16      	ldr	r2, [pc, #88]	@ (8009ff4 <TIM_OC2_SetConfig+0xe8>)
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d113      	bne.n	8009fc8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009fa6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009fae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	695b      	ldr	r3, [r3, #20]
 8009fb4:	009b      	lsls	r3, r3, #2
 8009fb6:	693a      	ldr	r2, [r7, #16]
 8009fb8:	4313      	orrs	r3, r2
 8009fba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	699b      	ldr	r3, [r3, #24]
 8009fc0:	009b      	lsls	r3, r3, #2
 8009fc2:	693a      	ldr	r2, [r7, #16]
 8009fc4:	4313      	orrs	r3, r2
 8009fc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	693a      	ldr	r2, [r7, #16]
 8009fcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	68fa      	ldr	r2, [r7, #12]
 8009fd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	685a      	ldr	r2, [r3, #4]
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	697a      	ldr	r2, [r7, #20]
 8009fe0:	621a      	str	r2, [r3, #32]
}
 8009fe2:	bf00      	nop
 8009fe4:	371c      	adds	r7, #28
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fec:	4770      	bx	lr
 8009fee:	bf00      	nop
 8009ff0:	40010000 	.word	0x40010000
 8009ff4:	40010400 	.word	0x40010400

08009ff8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b087      	sub	sp, #28
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6a1b      	ldr	r3, [r3, #32]
 800a006:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6a1b      	ldr	r3, [r3, #32]
 800a00c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	69db      	ldr	r3, [r3, #28]
 800a01e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f023 0303 	bic.w	r3, r3, #3
 800a02e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	68fa      	ldr	r2, [r7, #12]
 800a036:	4313      	orrs	r3, r2
 800a038:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a040:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	689b      	ldr	r3, [r3, #8]
 800a046:	021b      	lsls	r3, r3, #8
 800a048:	697a      	ldr	r2, [r7, #20]
 800a04a:	4313      	orrs	r3, r2
 800a04c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	4a21      	ldr	r2, [pc, #132]	@ (800a0d8 <TIM_OC3_SetConfig+0xe0>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d003      	beq.n	800a05e <TIM_OC3_SetConfig+0x66>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	4a20      	ldr	r2, [pc, #128]	@ (800a0dc <TIM_OC3_SetConfig+0xe4>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d10d      	bne.n	800a07a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a064:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	68db      	ldr	r3, [r3, #12]
 800a06a:	021b      	lsls	r3, r3, #8
 800a06c:	697a      	ldr	r2, [r7, #20]
 800a06e:	4313      	orrs	r3, r2
 800a070:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a078:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	4a16      	ldr	r2, [pc, #88]	@ (800a0d8 <TIM_OC3_SetConfig+0xe0>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d003      	beq.n	800a08a <TIM_OC3_SetConfig+0x92>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	4a15      	ldr	r2, [pc, #84]	@ (800a0dc <TIM_OC3_SetConfig+0xe4>)
 800a086:	4293      	cmp	r3, r2
 800a088:	d113      	bne.n	800a0b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a08a:	693b      	ldr	r3, [r7, #16]
 800a08c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a090:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a092:	693b      	ldr	r3, [r7, #16]
 800a094:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a098:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a09a:	683b      	ldr	r3, [r7, #0]
 800a09c:	695b      	ldr	r3, [r3, #20]
 800a09e:	011b      	lsls	r3, r3, #4
 800a0a0:	693a      	ldr	r2, [r7, #16]
 800a0a2:	4313      	orrs	r3, r2
 800a0a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	699b      	ldr	r3, [r3, #24]
 800a0aa:	011b      	lsls	r3, r3, #4
 800a0ac:	693a      	ldr	r2, [r7, #16]
 800a0ae:	4313      	orrs	r3, r2
 800a0b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	693a      	ldr	r2, [r7, #16]
 800a0b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	68fa      	ldr	r2, [r7, #12]
 800a0bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	685a      	ldr	r2, [r3, #4]
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	697a      	ldr	r2, [r7, #20]
 800a0ca:	621a      	str	r2, [r3, #32]
}
 800a0cc:	bf00      	nop
 800a0ce:	371c      	adds	r7, #28
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d6:	4770      	bx	lr
 800a0d8:	40010000 	.word	0x40010000
 800a0dc:	40010400 	.word	0x40010400

0800a0e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a0e0:	b480      	push	{r7}
 800a0e2:	b087      	sub	sp, #28
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
 800a0e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6a1b      	ldr	r3, [r3, #32]
 800a0ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6a1b      	ldr	r3, [r3, #32]
 800a0f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	685b      	ldr	r3, [r3, #4]
 800a100:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	69db      	ldr	r3, [r3, #28]
 800a106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a10e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a116:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	021b      	lsls	r3, r3, #8
 800a11e:	68fa      	ldr	r2, [r7, #12]
 800a120:	4313      	orrs	r3, r2
 800a122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a12a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	689b      	ldr	r3, [r3, #8]
 800a130:	031b      	lsls	r3, r3, #12
 800a132:	693a      	ldr	r2, [r7, #16]
 800a134:	4313      	orrs	r3, r2
 800a136:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	4a12      	ldr	r2, [pc, #72]	@ (800a184 <TIM_OC4_SetConfig+0xa4>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d003      	beq.n	800a148 <TIM_OC4_SetConfig+0x68>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	4a11      	ldr	r2, [pc, #68]	@ (800a188 <TIM_OC4_SetConfig+0xa8>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d109      	bne.n	800a15c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a14e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	695b      	ldr	r3, [r3, #20]
 800a154:	019b      	lsls	r3, r3, #6
 800a156:	697a      	ldr	r2, [r7, #20]
 800a158:	4313      	orrs	r3, r2
 800a15a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	697a      	ldr	r2, [r7, #20]
 800a160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	68fa      	ldr	r2, [r7, #12]
 800a166:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	685a      	ldr	r2, [r3, #4]
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	693a      	ldr	r2, [r7, #16]
 800a174:	621a      	str	r2, [r3, #32]
}
 800a176:	bf00      	nop
 800a178:	371c      	adds	r7, #28
 800a17a:	46bd      	mov	sp, r7
 800a17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a180:	4770      	bx	lr
 800a182:	bf00      	nop
 800a184:	40010000 	.word	0x40010000
 800a188:	40010400 	.word	0x40010400

0800a18c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b087      	sub	sp, #28
 800a190:	af00      	add	r7, sp, #0
 800a192:	60f8      	str	r0, [r7, #12]
 800a194:	60b9      	str	r1, [r7, #8]
 800a196:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	6a1b      	ldr	r3, [r3, #32]
 800a19c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	6a1b      	ldr	r3, [r3, #32]
 800a1a2:	f023 0201 	bic.w	r2, r3, #1
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	699b      	ldr	r3, [r3, #24]
 800a1ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a1b0:	693b      	ldr	r3, [r7, #16]
 800a1b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a1b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	011b      	lsls	r3, r3, #4
 800a1bc:	693a      	ldr	r2, [r7, #16]
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	f023 030a 	bic.w	r3, r3, #10
 800a1c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a1ca:	697a      	ldr	r2, [r7, #20]
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	4313      	orrs	r3, r2
 800a1d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	693a      	ldr	r2, [r7, #16]
 800a1d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	697a      	ldr	r2, [r7, #20]
 800a1dc:	621a      	str	r2, [r3, #32]
}
 800a1de:	bf00      	nop
 800a1e0:	371c      	adds	r7, #28
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e8:	4770      	bx	lr

0800a1ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a1ea:	b480      	push	{r7}
 800a1ec:	b087      	sub	sp, #28
 800a1ee:	af00      	add	r7, sp, #0
 800a1f0:	60f8      	str	r0, [r7, #12]
 800a1f2:	60b9      	str	r1, [r7, #8]
 800a1f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	6a1b      	ldr	r3, [r3, #32]
 800a1fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	6a1b      	ldr	r3, [r3, #32]
 800a200:	f023 0210 	bic.w	r2, r3, #16
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	699b      	ldr	r3, [r3, #24]
 800a20c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a214:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	031b      	lsls	r3, r3, #12
 800a21a:	693a      	ldr	r2, [r7, #16]
 800a21c:	4313      	orrs	r3, r2
 800a21e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a226:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	011b      	lsls	r3, r3, #4
 800a22c:	697a      	ldr	r2, [r7, #20]
 800a22e:	4313      	orrs	r3, r2
 800a230:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	693a      	ldr	r2, [r7, #16]
 800a236:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	697a      	ldr	r2, [r7, #20]
 800a23c:	621a      	str	r2, [r3, #32]
}
 800a23e:	bf00      	nop
 800a240:	371c      	adds	r7, #28
 800a242:	46bd      	mov	sp, r7
 800a244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a248:	4770      	bx	lr

0800a24a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a24a:	b480      	push	{r7}
 800a24c:	b085      	sub	sp, #20
 800a24e:	af00      	add	r7, sp, #0
 800a250:	6078      	str	r0, [r7, #4]
 800a252:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a260:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a262:	683a      	ldr	r2, [r7, #0]
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	4313      	orrs	r3, r2
 800a268:	f043 0307 	orr.w	r3, r3, #7
 800a26c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	68fa      	ldr	r2, [r7, #12]
 800a272:	609a      	str	r2, [r3, #8]
}
 800a274:	bf00      	nop
 800a276:	3714      	adds	r7, #20
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr

0800a280 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a280:	b480      	push	{r7}
 800a282:	b087      	sub	sp, #28
 800a284:	af00      	add	r7, sp, #0
 800a286:	60f8      	str	r0, [r7, #12]
 800a288:	60b9      	str	r1, [r7, #8]
 800a28a:	607a      	str	r2, [r7, #4]
 800a28c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	689b      	ldr	r3, [r3, #8]
 800a292:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a294:	697b      	ldr	r3, [r7, #20]
 800a296:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a29a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	021a      	lsls	r2, r3, #8
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	431a      	orrs	r2, r3
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	697a      	ldr	r2, [r7, #20]
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	697a      	ldr	r2, [r7, #20]
 800a2b2:	609a      	str	r2, [r3, #8]
}
 800a2b4:	bf00      	nop
 800a2b6:	371c      	adds	r7, #28
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2be:	4770      	bx	lr

0800a2c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b087      	sub	sp, #28
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	60f8      	str	r0, [r7, #12]
 800a2c8:	60b9      	str	r1, [r7, #8]
 800a2ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	f003 031f 	and.w	r3, r3, #31
 800a2d2:	2201      	movs	r2, #1
 800a2d4:	fa02 f303 	lsl.w	r3, r2, r3
 800a2d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	6a1a      	ldr	r2, [r3, #32]
 800a2de:	697b      	ldr	r3, [r7, #20]
 800a2e0:	43db      	mvns	r3, r3
 800a2e2:	401a      	ands	r2, r3
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	6a1a      	ldr	r2, [r3, #32]
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	f003 031f 	and.w	r3, r3, #31
 800a2f2:	6879      	ldr	r1, [r7, #4]
 800a2f4:	fa01 f303 	lsl.w	r3, r1, r3
 800a2f8:	431a      	orrs	r2, r3
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	621a      	str	r2, [r3, #32]
}
 800a2fe:	bf00      	nop
 800a300:	371c      	adds	r7, #28
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr
	...

0800a30c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a30c:	b480      	push	{r7}
 800a30e:	b085      	sub	sp, #20
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
 800a314:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a31c:	2b01      	cmp	r3, #1
 800a31e:	d101      	bne.n	800a324 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a320:	2302      	movs	r3, #2
 800a322:	e05a      	b.n	800a3da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2201      	movs	r2, #1
 800a328:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2202      	movs	r2, #2
 800a330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	685b      	ldr	r3, [r3, #4]
 800a33a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	689b      	ldr	r3, [r3, #8]
 800a342:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a34a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	68fa      	ldr	r2, [r7, #12]
 800a352:	4313      	orrs	r3, r2
 800a354:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	68fa      	ldr	r2, [r7, #12]
 800a35c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4a21      	ldr	r2, [pc, #132]	@ (800a3e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d022      	beq.n	800a3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a370:	d01d      	beq.n	800a3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	4a1d      	ldr	r2, [pc, #116]	@ (800a3ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	d018      	beq.n	800a3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	4a1b      	ldr	r2, [pc, #108]	@ (800a3f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d013      	beq.n	800a3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	4a1a      	ldr	r2, [pc, #104]	@ (800a3f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a38c:	4293      	cmp	r3, r2
 800a38e:	d00e      	beq.n	800a3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	4a18      	ldr	r2, [pc, #96]	@ (800a3f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d009      	beq.n	800a3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4a17      	ldr	r2, [pc, #92]	@ (800a3fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d004      	beq.n	800a3ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	4a15      	ldr	r2, [pc, #84]	@ (800a400 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a3aa:	4293      	cmp	r3, r2
 800a3ac:	d10c      	bne.n	800a3c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a3b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	68ba      	ldr	r2, [r7, #8]
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	68ba      	ldr	r2, [r7, #8]
 800a3c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2201      	movs	r2, #1
 800a3cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2200      	movs	r2, #0
 800a3d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a3d8:	2300      	movs	r3, #0
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	3714      	adds	r7, #20
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e4:	4770      	bx	lr
 800a3e6:	bf00      	nop
 800a3e8:	40010000 	.word	0x40010000
 800a3ec:	40000400 	.word	0x40000400
 800a3f0:	40000800 	.word	0x40000800
 800a3f4:	40000c00 	.word	0x40000c00
 800a3f8:	40010400 	.word	0x40010400
 800a3fc:	40014000 	.word	0x40014000
 800a400:	40001800 	.word	0x40001800

0800a404 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a404:	b480      	push	{r7}
 800a406:	b083      	sub	sp, #12
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a40c:	bf00      	nop
 800a40e:	370c      	adds	r7, #12
 800a410:	46bd      	mov	sp, r7
 800a412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a416:	4770      	bx	lr

0800a418 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a418:	b480      	push	{r7}
 800a41a:	b083      	sub	sp, #12
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a420:	bf00      	nop
 800a422:	370c      	adds	r7, #12
 800a424:	46bd      	mov	sp, r7
 800a426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42a:	4770      	bx	lr

0800a42c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a42c:	b580      	push	{r7, lr}
 800a42e:	b082      	sub	sp, #8
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d101      	bne.n	800a43e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a43a:	2301      	movs	r3, #1
 800a43c:	e042      	b.n	800a4c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a444:	b2db      	uxtb	r3, r3
 800a446:	2b00      	cmp	r3, #0
 800a448:	d106      	bne.n	800a458 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2200      	movs	r2, #0
 800a44e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f7fb fda6 	bl	8005fa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2224      	movs	r2, #36	@ 0x24
 800a45c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	68da      	ldr	r2, [r3, #12]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a46e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a470:	6878      	ldr	r0, [r7, #4]
 800a472:	f000 fdf3 	bl	800b05c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	691a      	ldr	r2, [r3, #16]
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a484:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	695a      	ldr	r2, [r3, #20]
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a494:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	68da      	ldr	r2, [r3, #12]
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a4a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2220      	movs	r2, #32
 800a4b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2220      	movs	r2, #32
 800a4b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a4c2:	2300      	movs	r3, #0
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3708      	adds	r7, #8
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}

0800a4cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b08a      	sub	sp, #40	@ 0x28
 800a4d0:	af02      	add	r7, sp, #8
 800a4d2:	60f8      	str	r0, [r7, #12]
 800a4d4:	60b9      	str	r1, [r7, #8]
 800a4d6:	603b      	str	r3, [r7, #0]
 800a4d8:	4613      	mov	r3, r2
 800a4da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a4dc:	2300      	movs	r3, #0
 800a4de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4e6:	b2db      	uxtb	r3, r3
 800a4e8:	2b20      	cmp	r3, #32
 800a4ea:	d175      	bne.n	800a5d8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a4ec:	68bb      	ldr	r3, [r7, #8]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d002      	beq.n	800a4f8 <HAL_UART_Transmit+0x2c>
 800a4f2:	88fb      	ldrh	r3, [r7, #6]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d101      	bne.n	800a4fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	e06e      	b.n	800a5da <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	2200      	movs	r2, #0
 800a500:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	2221      	movs	r2, #33	@ 0x21
 800a506:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a50a:	f7fb ff03 	bl	8006314 <HAL_GetTick>
 800a50e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	88fa      	ldrh	r2, [r7, #6]
 800a514:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	88fa      	ldrh	r2, [r7, #6]
 800a51a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	689b      	ldr	r3, [r3, #8]
 800a520:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a524:	d108      	bne.n	800a538 <HAL_UART_Transmit+0x6c>
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	691b      	ldr	r3, [r3, #16]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d104      	bne.n	800a538 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a52e:	2300      	movs	r3, #0
 800a530:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	61bb      	str	r3, [r7, #24]
 800a536:	e003      	b.n	800a540 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a538:	68bb      	ldr	r3, [r7, #8]
 800a53a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a53c:	2300      	movs	r3, #0
 800a53e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a540:	e02e      	b.n	800a5a0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	9300      	str	r3, [sp, #0]
 800a546:	697b      	ldr	r3, [r7, #20]
 800a548:	2200      	movs	r2, #0
 800a54a:	2180      	movs	r1, #128	@ 0x80
 800a54c:	68f8      	ldr	r0, [r7, #12]
 800a54e:	f000 fb55 	bl	800abfc <UART_WaitOnFlagUntilTimeout>
 800a552:	4603      	mov	r3, r0
 800a554:	2b00      	cmp	r3, #0
 800a556:	d005      	beq.n	800a564 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	2220      	movs	r2, #32
 800a55c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800a560:	2303      	movs	r3, #3
 800a562:	e03a      	b.n	800a5da <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800a564:	69fb      	ldr	r3, [r7, #28]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d10b      	bne.n	800a582 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a56a:	69bb      	ldr	r3, [r7, #24]
 800a56c:	881b      	ldrh	r3, [r3, #0]
 800a56e:	461a      	mov	r2, r3
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a578:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a57a:	69bb      	ldr	r3, [r7, #24]
 800a57c:	3302      	adds	r3, #2
 800a57e:	61bb      	str	r3, [r7, #24]
 800a580:	e007      	b.n	800a592 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a582:	69fb      	ldr	r3, [r7, #28]
 800a584:	781a      	ldrb	r2, [r3, #0]
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a58c:	69fb      	ldr	r3, [r7, #28]
 800a58e:	3301      	adds	r3, #1
 800a590:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a596:	b29b      	uxth	r3, r3
 800a598:	3b01      	subs	r3, #1
 800a59a:	b29a      	uxth	r2, r3
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a5a4:	b29b      	uxth	r3, r3
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d1cb      	bne.n	800a542 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	9300      	str	r3, [sp, #0]
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	2140      	movs	r1, #64	@ 0x40
 800a5b4:	68f8      	ldr	r0, [r7, #12]
 800a5b6:	f000 fb21 	bl	800abfc <UART_WaitOnFlagUntilTimeout>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d005      	beq.n	800a5cc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	2220      	movs	r2, #32
 800a5c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800a5c8:	2303      	movs	r3, #3
 800a5ca:	e006      	b.n	800a5da <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	2220      	movs	r2, #32
 800a5d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	e000      	b.n	800a5da <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800a5d8:	2302      	movs	r3, #2
  }
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3720      	adds	r7, #32
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}

0800a5e2 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a5e2:	b480      	push	{r7}
 800a5e4:	b085      	sub	sp, #20
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	60f8      	str	r0, [r7, #12]
 800a5ea:	60b9      	str	r1, [r7, #8]
 800a5ec:	4613      	mov	r3, r2
 800a5ee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a5f6:	b2db      	uxtb	r3, r3
 800a5f8:	2b20      	cmp	r3, #32
 800a5fa:	d121      	bne.n	800a640 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5fc:	68bb      	ldr	r3, [r7, #8]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d002      	beq.n	800a608 <HAL_UART_Transmit_IT+0x26>
 800a602:	88fb      	ldrh	r3, [r7, #6]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d101      	bne.n	800a60c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800a608:	2301      	movs	r3, #1
 800a60a:	e01a      	b.n	800a642 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	68ba      	ldr	r2, [r7, #8]
 800a610:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	88fa      	ldrh	r2, [r7, #6]
 800a616:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	88fa      	ldrh	r2, [r7, #6]
 800a61c:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	2200      	movs	r2, #0
 800a622:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	2221      	movs	r2, #33	@ 0x21
 800a628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	68da      	ldr	r2, [r3, #12]
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a63a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800a63c:	2300      	movs	r3, #0
 800a63e:	e000      	b.n	800a642 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800a640:	2302      	movs	r3, #2
  }
}
 800a642:	4618      	mov	r0, r3
 800a644:	3714      	adds	r7, #20
 800a646:	46bd      	mov	sp, r7
 800a648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64c:	4770      	bx	lr

0800a64e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a64e:	b580      	push	{r7, lr}
 800a650:	b084      	sub	sp, #16
 800a652:	af00      	add	r7, sp, #0
 800a654:	60f8      	str	r0, [r7, #12]
 800a656:	60b9      	str	r1, [r7, #8]
 800a658:	4613      	mov	r3, r2
 800a65a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a662:	b2db      	uxtb	r3, r3
 800a664:	2b20      	cmp	r3, #32
 800a666:	d112      	bne.n	800a68e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d002      	beq.n	800a674 <HAL_UART_Receive_IT+0x26>
 800a66e:	88fb      	ldrh	r3, [r7, #6]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d101      	bne.n	800a678 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a674:	2301      	movs	r3, #1
 800a676:	e00b      	b.n	800a690 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	2200      	movs	r2, #0
 800a67c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a67e:	88fb      	ldrh	r3, [r7, #6]
 800a680:	461a      	mov	r2, r3
 800a682:	68b9      	ldr	r1, [r7, #8]
 800a684:	68f8      	ldr	r0, [r7, #12]
 800a686:	f000 fb12 	bl	800acae <UART_Start_Receive_IT>
 800a68a:	4603      	mov	r3, r0
 800a68c:	e000      	b.n	800a690 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800a68e:	2302      	movs	r3, #2
  }
}
 800a690:	4618      	mov	r0, r3
 800a692:	3710      	adds	r7, #16
 800a694:	46bd      	mov	sp, r7
 800a696:	bd80      	pop	{r7, pc}

0800a698 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b0ba      	sub	sp, #232	@ 0xe8
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	68db      	ldr	r3, [r3, #12]
 800a6b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	695b      	ldr	r3, [r3, #20]
 800a6ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a6ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6ce:	f003 030f 	and.w	r3, r3, #15
 800a6d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a6d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d10f      	bne.n	800a6fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a6de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6e2:	f003 0320 	and.w	r3, r3, #32
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d009      	beq.n	800a6fe <HAL_UART_IRQHandler+0x66>
 800a6ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6ee:	f003 0320 	and.w	r3, r3, #32
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d003      	beq.n	800a6fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f000 fbf2 	bl	800aee0 <UART_Receive_IT>
      return;
 800a6fc:	e25b      	b.n	800abb6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a6fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a702:	2b00      	cmp	r3, #0
 800a704:	f000 80de 	beq.w	800a8c4 <HAL_UART_IRQHandler+0x22c>
 800a708:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a70c:	f003 0301 	and.w	r3, r3, #1
 800a710:	2b00      	cmp	r3, #0
 800a712:	d106      	bne.n	800a722 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a714:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a718:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	f000 80d1 	beq.w	800a8c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a726:	f003 0301 	and.w	r3, r3, #1
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d00b      	beq.n	800a746 <HAL_UART_IRQHandler+0xae>
 800a72e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a732:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a736:	2b00      	cmp	r3, #0
 800a738:	d005      	beq.n	800a746 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a73e:	f043 0201 	orr.w	r2, r3, #1
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a74a:	f003 0304 	and.w	r3, r3, #4
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d00b      	beq.n	800a76a <HAL_UART_IRQHandler+0xd2>
 800a752:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a756:	f003 0301 	and.w	r3, r3, #1
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d005      	beq.n	800a76a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a762:	f043 0202 	orr.w	r2, r3, #2
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a76a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a76e:	f003 0302 	and.w	r3, r3, #2
 800a772:	2b00      	cmp	r3, #0
 800a774:	d00b      	beq.n	800a78e <HAL_UART_IRQHandler+0xf6>
 800a776:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a77a:	f003 0301 	and.w	r3, r3, #1
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d005      	beq.n	800a78e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a786:	f043 0204 	orr.w	r2, r3, #4
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a78e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a792:	f003 0308 	and.w	r3, r3, #8
 800a796:	2b00      	cmp	r3, #0
 800a798:	d011      	beq.n	800a7be <HAL_UART_IRQHandler+0x126>
 800a79a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a79e:	f003 0320 	and.w	r3, r3, #32
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d105      	bne.n	800a7b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a7a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a7aa:	f003 0301 	and.w	r3, r3, #1
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d005      	beq.n	800a7be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7b6:	f043 0208 	orr.w	r2, r3, #8
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	f000 81f2 	beq.w	800abac <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a7c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7cc:	f003 0320 	and.w	r3, r3, #32
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d008      	beq.n	800a7e6 <HAL_UART_IRQHandler+0x14e>
 800a7d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a7d8:	f003 0320 	and.w	r3, r3, #32
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d002      	beq.n	800a7e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a7e0:	6878      	ldr	r0, [r7, #4]
 800a7e2:	f000 fb7d 	bl	800aee0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	695b      	ldr	r3, [r3, #20]
 800a7ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7f0:	2b40      	cmp	r3, #64	@ 0x40
 800a7f2:	bf0c      	ite	eq
 800a7f4:	2301      	moveq	r3, #1
 800a7f6:	2300      	movne	r3, #0
 800a7f8:	b2db      	uxtb	r3, r3
 800a7fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a802:	f003 0308 	and.w	r3, r3, #8
 800a806:	2b00      	cmp	r3, #0
 800a808:	d103      	bne.n	800a812 <HAL_UART_IRQHandler+0x17a>
 800a80a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d04f      	beq.n	800a8b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a812:	6878      	ldr	r0, [r7, #4]
 800a814:	f000 fa85 	bl	800ad22 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	695b      	ldr	r3, [r3, #20]
 800a81e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a822:	2b40      	cmp	r3, #64	@ 0x40
 800a824:	d141      	bne.n	800a8aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	3314      	adds	r3, #20
 800a82c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a830:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a834:	e853 3f00 	ldrex	r3, [r3]
 800a838:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a83c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a840:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a844:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	3314      	adds	r3, #20
 800a84e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a852:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a856:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a85a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a85e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a862:	e841 2300 	strex	r3, r2, [r1]
 800a866:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a86a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d1d9      	bne.n	800a826 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a876:	2b00      	cmp	r3, #0
 800a878:	d013      	beq.n	800a8a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a87e:	4a7e      	ldr	r2, [pc, #504]	@ (800aa78 <HAL_UART_IRQHandler+0x3e0>)
 800a880:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a886:	4618      	mov	r0, r3
 800a888:	f7fc fc0e 	bl	80070a8 <HAL_DMA_Abort_IT>
 800a88c:	4603      	mov	r3, r0
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d016      	beq.n	800a8c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a896:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a89c:	4610      	mov	r0, r2
 800a89e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8a0:	e00e      	b.n	800a8c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f000 f994 	bl	800abd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8a8:	e00a      	b.n	800a8c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a8aa:	6878      	ldr	r0, [r7, #4]
 800a8ac:	f000 f990 	bl	800abd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8b0:	e006      	b.n	800a8c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f000 f98c 	bl	800abd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800a8be:	e175      	b.n	800abac <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8c0:	bf00      	nop
    return;
 800a8c2:	e173      	b.n	800abac <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8c8:	2b01      	cmp	r3, #1
 800a8ca:	f040 814f 	bne.w	800ab6c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a8ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8d2:	f003 0310 	and.w	r3, r3, #16
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	f000 8148 	beq.w	800ab6c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a8dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8e0:	f003 0310 	and.w	r3, r3, #16
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	f000 8141 	beq.w	800ab6c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	60bb      	str	r3, [r7, #8]
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	60bb      	str	r3, [r7, #8]
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	685b      	ldr	r3, [r3, #4]
 800a8fc:	60bb      	str	r3, [r7, #8]
 800a8fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	695b      	ldr	r3, [r3, #20]
 800a906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a90a:	2b40      	cmp	r3, #64	@ 0x40
 800a90c:	f040 80b6 	bne.w	800aa7c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	685b      	ldr	r3, [r3, #4]
 800a918:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a91c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a920:	2b00      	cmp	r3, #0
 800a922:	f000 8145 	beq.w	800abb0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a92a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a92e:	429a      	cmp	r2, r3
 800a930:	f080 813e 	bcs.w	800abb0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a93a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a940:	69db      	ldr	r3, [r3, #28]
 800a942:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a946:	f000 8088 	beq.w	800aa5a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	330c      	adds	r3, #12
 800a950:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a954:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a958:	e853 3f00 	ldrex	r3, [r3]
 800a95c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a960:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a964:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a968:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	330c      	adds	r3, #12
 800a972:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a976:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a97a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a97e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a982:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a986:	e841 2300 	strex	r3, r2, [r1]
 800a98a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a98e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a992:	2b00      	cmp	r3, #0
 800a994:	d1d9      	bne.n	800a94a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	3314      	adds	r3, #20
 800a99c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a99e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a9a0:	e853 3f00 	ldrex	r3, [r3]
 800a9a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a9a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a9a8:	f023 0301 	bic.w	r3, r3, #1
 800a9ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	3314      	adds	r3, #20
 800a9b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a9ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a9be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a9c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a9c6:	e841 2300 	strex	r3, r2, [r1]
 800a9ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a9cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d1e1      	bne.n	800a996 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	3314      	adds	r3, #20
 800a9d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9dc:	e853 3f00 	ldrex	r3, [r3]
 800a9e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a9e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a9e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	3314      	adds	r3, #20
 800a9f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a9f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a9f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a9fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a9fe:	e841 2300 	strex	r3, r2, [r1]
 800aa02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800aa04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d1e3      	bne.n	800a9d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2220      	movs	r2, #32
 800aa0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2200      	movs	r2, #0
 800aa16:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	330c      	adds	r3, #12
 800aa1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa22:	e853 3f00 	ldrex	r3, [r3]
 800aa26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aa28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa2a:	f023 0310 	bic.w	r3, r3, #16
 800aa2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	330c      	adds	r3, #12
 800aa38:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800aa3c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800aa3e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aa42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aa44:	e841 2300 	strex	r3, r2, [r1]
 800aa48:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aa4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d1e3      	bne.n	800aa18 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa54:	4618      	mov	r0, r3
 800aa56:	f7fc fab7 	bl	8006fc8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2202      	movs	r2, #2
 800aa5e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800aa68:	b29b      	uxth	r3, r3
 800aa6a:	1ad3      	subs	r3, r2, r3
 800aa6c:	b29b      	uxth	r3, r3
 800aa6e:	4619      	mov	r1, r3
 800aa70:	6878      	ldr	r0, [r7, #4]
 800aa72:	f000 f8b7 	bl	800abe4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800aa76:	e09b      	b.n	800abb0 <HAL_UART_IRQHandler+0x518>
 800aa78:	0800ade9 	.word	0x0800ade9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800aa84:	b29b      	uxth	r3, r3
 800aa86:	1ad3      	subs	r3, r2, r3
 800aa88:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	f000 808e 	beq.w	800abb4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800aa98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	f000 8089 	beq.w	800abb4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	330c      	adds	r3, #12
 800aaa8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaac:	e853 3f00 	ldrex	r3, [r3]
 800aab0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800aab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aab4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aab8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	330c      	adds	r3, #12
 800aac2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800aac6:	647a      	str	r2, [r7, #68]	@ 0x44
 800aac8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aacc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aace:	e841 2300 	strex	r3, r2, [r1]
 800aad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aad4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d1e3      	bne.n	800aaa2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	3314      	adds	r3, #20
 800aae0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aae4:	e853 3f00 	ldrex	r3, [r3]
 800aae8:	623b      	str	r3, [r7, #32]
   return(result);
 800aaea:	6a3b      	ldr	r3, [r7, #32]
 800aaec:	f023 0301 	bic.w	r3, r3, #1
 800aaf0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	3314      	adds	r3, #20
 800aafa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800aafe:	633a      	str	r2, [r7, #48]	@ 0x30
 800ab00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab06:	e841 2300 	strex	r3, r2, [r1]
 800ab0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ab0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d1e3      	bne.n	800aada <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2220      	movs	r2, #32
 800ab16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	330c      	adds	r3, #12
 800ab26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab28:	693b      	ldr	r3, [r7, #16]
 800ab2a:	e853 3f00 	ldrex	r3, [r3]
 800ab2e:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	f023 0310 	bic.w	r3, r3, #16
 800ab36:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	330c      	adds	r3, #12
 800ab40:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800ab44:	61fa      	str	r2, [r7, #28]
 800ab46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab48:	69b9      	ldr	r1, [r7, #24]
 800ab4a:	69fa      	ldr	r2, [r7, #28]
 800ab4c:	e841 2300 	strex	r3, r2, [r1]
 800ab50:	617b      	str	r3, [r7, #20]
   return(result);
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d1e3      	bne.n	800ab20 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2202      	movs	r2, #2
 800ab5c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ab5e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ab62:	4619      	mov	r1, r3
 800ab64:	6878      	ldr	r0, [r7, #4]
 800ab66:	f000 f83d 	bl	800abe4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ab6a:	e023      	b.n	800abb4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ab6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d009      	beq.n	800ab8c <HAL_UART_IRQHandler+0x4f4>
 800ab78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d003      	beq.n	800ab8c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800ab84:	6878      	ldr	r0, [r7, #4]
 800ab86:	f000 f943 	bl	800ae10 <UART_Transmit_IT>
    return;
 800ab8a:	e014      	b.n	800abb6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ab8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d00e      	beq.n	800abb6 <HAL_UART_IRQHandler+0x51e>
 800ab98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d008      	beq.n	800abb6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f000 f983 	bl	800aeb0 <UART_EndTransmit_IT>
    return;
 800abaa:	e004      	b.n	800abb6 <HAL_UART_IRQHandler+0x51e>
    return;
 800abac:	bf00      	nop
 800abae:	e002      	b.n	800abb6 <HAL_UART_IRQHandler+0x51e>
      return;
 800abb0:	bf00      	nop
 800abb2:	e000      	b.n	800abb6 <HAL_UART_IRQHandler+0x51e>
      return;
 800abb4:	bf00      	nop
  }
}
 800abb6:	37e8      	adds	r7, #232	@ 0xe8
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}

0800abbc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b083      	sub	sp, #12
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800abc4:	bf00      	nop
 800abc6:	370c      	adds	r7, #12
 800abc8:	46bd      	mov	sp, r7
 800abca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abce:	4770      	bx	lr

0800abd0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800abd0:	b480      	push	{r7}
 800abd2:	b083      	sub	sp, #12
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800abd8:	bf00      	nop
 800abda:	370c      	adds	r7, #12
 800abdc:	46bd      	mov	sp, r7
 800abde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe2:	4770      	bx	lr

0800abe4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800abe4:	b480      	push	{r7}
 800abe6:	b083      	sub	sp, #12
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
 800abec:	460b      	mov	r3, r1
 800abee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800abf0:	bf00      	nop
 800abf2:	370c      	adds	r7, #12
 800abf4:	46bd      	mov	sp, r7
 800abf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfa:	4770      	bx	lr

0800abfc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b086      	sub	sp, #24
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	60f8      	str	r0, [r7, #12]
 800ac04:	60b9      	str	r1, [r7, #8]
 800ac06:	603b      	str	r3, [r7, #0]
 800ac08:	4613      	mov	r3, r2
 800ac0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac0c:	e03b      	b.n	800ac86 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ac0e:	6a3b      	ldr	r3, [r7, #32]
 800ac10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac14:	d037      	beq.n	800ac86 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ac16:	f7fb fb7d 	bl	8006314 <HAL_GetTick>
 800ac1a:	4602      	mov	r2, r0
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	1ad3      	subs	r3, r2, r3
 800ac20:	6a3a      	ldr	r2, [r7, #32]
 800ac22:	429a      	cmp	r2, r3
 800ac24:	d302      	bcc.n	800ac2c <UART_WaitOnFlagUntilTimeout+0x30>
 800ac26:	6a3b      	ldr	r3, [r7, #32]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d101      	bne.n	800ac30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ac2c:	2303      	movs	r3, #3
 800ac2e:	e03a      	b.n	800aca6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	68db      	ldr	r3, [r3, #12]
 800ac36:	f003 0304 	and.w	r3, r3, #4
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d023      	beq.n	800ac86 <UART_WaitOnFlagUntilTimeout+0x8a>
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	2b80      	cmp	r3, #128	@ 0x80
 800ac42:	d020      	beq.n	800ac86 <UART_WaitOnFlagUntilTimeout+0x8a>
 800ac44:	68bb      	ldr	r3, [r7, #8]
 800ac46:	2b40      	cmp	r3, #64	@ 0x40
 800ac48:	d01d      	beq.n	800ac86 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f003 0308 	and.w	r3, r3, #8
 800ac54:	2b08      	cmp	r3, #8
 800ac56:	d116      	bne.n	800ac86 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800ac58:	2300      	movs	r3, #0
 800ac5a:	617b      	str	r3, [r7, #20]
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	617b      	str	r3, [r7, #20]
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	685b      	ldr	r3, [r3, #4]
 800ac6a:	617b      	str	r3, [r7, #20]
 800ac6c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ac6e:	68f8      	ldr	r0, [r7, #12]
 800ac70:	f000 f857 	bl	800ad22 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	2208      	movs	r2, #8
 800ac78:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800ac82:	2301      	movs	r3, #1
 800ac84:	e00f      	b.n	800aca6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	681a      	ldr	r2, [r3, #0]
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	4013      	ands	r3, r2
 800ac90:	68ba      	ldr	r2, [r7, #8]
 800ac92:	429a      	cmp	r2, r3
 800ac94:	bf0c      	ite	eq
 800ac96:	2301      	moveq	r3, #1
 800ac98:	2300      	movne	r3, #0
 800ac9a:	b2db      	uxtb	r3, r3
 800ac9c:	461a      	mov	r2, r3
 800ac9e:	79fb      	ldrb	r3, [r7, #7]
 800aca0:	429a      	cmp	r2, r3
 800aca2:	d0b4      	beq.n	800ac0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aca4:	2300      	movs	r3, #0
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3718      	adds	r7, #24
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}

0800acae <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800acae:	b480      	push	{r7}
 800acb0:	b085      	sub	sp, #20
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	60f8      	str	r0, [r7, #12]
 800acb6:	60b9      	str	r1, [r7, #8]
 800acb8:	4613      	mov	r3, r2
 800acba:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	68ba      	ldr	r2, [r7, #8]
 800acc0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	88fa      	ldrh	r2, [r7, #6]
 800acc6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	88fa      	ldrh	r2, [r7, #6]
 800accc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	2200      	movs	r2, #0
 800acd2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2222      	movs	r2, #34	@ 0x22
 800acd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	691b      	ldr	r3, [r3, #16]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d007      	beq.n	800acf4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	68da      	ldr	r2, [r3, #12]
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800acf2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	695a      	ldr	r2, [r3, #20]
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	f042 0201 	orr.w	r2, r2, #1
 800ad02:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	68da      	ldr	r2, [r3, #12]
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	f042 0220 	orr.w	r2, r2, #32
 800ad12:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800ad14:	2300      	movs	r3, #0
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	3714      	adds	r7, #20
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad20:	4770      	bx	lr

0800ad22 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ad22:	b480      	push	{r7}
 800ad24:	b095      	sub	sp, #84	@ 0x54
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	330c      	adds	r3, #12
 800ad30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad34:	e853 3f00 	ldrex	r3, [r3]
 800ad38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ad3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	330c      	adds	r3, #12
 800ad48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ad4a:	643a      	str	r2, [r7, #64]	@ 0x40
 800ad4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ad50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ad52:	e841 2300 	strex	r3, r2, [r1]
 800ad56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ad58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d1e5      	bne.n	800ad2a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	3314      	adds	r3, #20
 800ad64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad66:	6a3b      	ldr	r3, [r7, #32]
 800ad68:	e853 3f00 	ldrex	r3, [r3]
 800ad6c:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad6e:	69fb      	ldr	r3, [r7, #28]
 800ad70:	f023 0301 	bic.w	r3, r3, #1
 800ad74:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	3314      	adds	r3, #20
 800ad7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ad80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ad84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad86:	e841 2300 	strex	r3, r2, [r1]
 800ad8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ad8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d1e5      	bne.n	800ad5e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad96:	2b01      	cmp	r3, #1
 800ad98:	d119      	bne.n	800adce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	330c      	adds	r3, #12
 800ada0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	e853 3f00 	ldrex	r3, [r3]
 800ada8:	60bb      	str	r3, [r7, #8]
   return(result);
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	f023 0310 	bic.w	r3, r3, #16
 800adb0:	647b      	str	r3, [r7, #68]	@ 0x44
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	330c      	adds	r3, #12
 800adb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800adba:	61ba      	str	r2, [r7, #24]
 800adbc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adbe:	6979      	ldr	r1, [r7, #20]
 800adc0:	69ba      	ldr	r2, [r7, #24]
 800adc2:	e841 2300 	strex	r3, r2, [r1]
 800adc6:	613b      	str	r3, [r7, #16]
   return(result);
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d1e5      	bne.n	800ad9a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2220      	movs	r2, #32
 800add2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2200      	movs	r2, #0
 800adda:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800addc:	bf00      	nop
 800adde:	3754      	adds	r7, #84	@ 0x54
 800ade0:	46bd      	mov	sp, r7
 800ade2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade6:	4770      	bx	lr

0800ade8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adf4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	2200      	movs	r2, #0
 800adfa:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	2200      	movs	r2, #0
 800ae00:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ae02:	68f8      	ldr	r0, [r7, #12]
 800ae04:	f7ff fee4 	bl	800abd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae08:	bf00      	nop
 800ae0a:	3710      	adds	r7, #16
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	bd80      	pop	{r7, pc}

0800ae10 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b085      	sub	sp, #20
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae1e:	b2db      	uxtb	r3, r3
 800ae20:	2b21      	cmp	r3, #33	@ 0x21
 800ae22:	d13e      	bne.n	800aea2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	689b      	ldr	r3, [r3, #8]
 800ae28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae2c:	d114      	bne.n	800ae58 <UART_Transmit_IT+0x48>
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	691b      	ldr	r3, [r3, #16]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d110      	bne.n	800ae58 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6a1b      	ldr	r3, [r3, #32]
 800ae3a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	881b      	ldrh	r3, [r3, #0]
 800ae40:	461a      	mov	r2, r3
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ae4a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6a1b      	ldr	r3, [r3, #32]
 800ae50:	1c9a      	adds	r2, r3, #2
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	621a      	str	r2, [r3, #32]
 800ae56:	e008      	b.n	800ae6a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	6a1b      	ldr	r3, [r3, #32]
 800ae5c:	1c59      	adds	r1, r3, #1
 800ae5e:	687a      	ldr	r2, [r7, #4]
 800ae60:	6211      	str	r1, [r2, #32]
 800ae62:	781a      	ldrb	r2, [r3, #0]
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ae6e:	b29b      	uxth	r3, r3
 800ae70:	3b01      	subs	r3, #1
 800ae72:	b29b      	uxth	r3, r3
 800ae74:	687a      	ldr	r2, [r7, #4]
 800ae76:	4619      	mov	r1, r3
 800ae78:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d10f      	bne.n	800ae9e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	68da      	ldr	r2, [r3, #12]
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ae8c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	68da      	ldr	r2, [r3, #12]
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ae9c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	e000      	b.n	800aea4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800aea2:	2302      	movs	r3, #2
  }
}
 800aea4:	4618      	mov	r0, r3
 800aea6:	3714      	adds	r7, #20
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeae:	4770      	bx	lr

0800aeb0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b082      	sub	sp, #8
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	68da      	ldr	r2, [r3, #12]
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aec6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2220      	movs	r2, #32
 800aecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800aed0:	6878      	ldr	r0, [r7, #4]
 800aed2:	f7ff fe73 	bl	800abbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800aed6:	2300      	movs	r3, #0
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	3708      	adds	r7, #8
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}

0800aee0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b08c      	sub	sp, #48	@ 0x30
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800aeee:	b2db      	uxtb	r3, r3
 800aef0:	2b22      	cmp	r3, #34	@ 0x22
 800aef2:	f040 80ae 	bne.w	800b052 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	689b      	ldr	r3, [r3, #8]
 800aefa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aefe:	d117      	bne.n	800af30 <UART_Receive_IT+0x50>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	691b      	ldr	r3, [r3, #16]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d113      	bne.n	800af30 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800af08:	2300      	movs	r3, #0
 800af0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af10:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	685b      	ldr	r3, [r3, #4]
 800af18:	b29b      	uxth	r3, r3
 800af1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af1e:	b29a      	uxth	r2, r3
 800af20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af22:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af28:	1c9a      	adds	r2, r3, #2
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	629a      	str	r2, [r3, #40]	@ 0x28
 800af2e:	e026      	b.n	800af7e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800af36:	2300      	movs	r3, #0
 800af38:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	689b      	ldr	r3, [r3, #8]
 800af3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af42:	d007      	beq.n	800af54 <UART_Receive_IT+0x74>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	689b      	ldr	r3, [r3, #8]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d10a      	bne.n	800af62 <UART_Receive_IT+0x82>
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	691b      	ldr	r3, [r3, #16]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d106      	bne.n	800af62 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	685b      	ldr	r3, [r3, #4]
 800af5a:	b2da      	uxtb	r2, r3
 800af5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af5e:	701a      	strb	r2, [r3, #0]
 800af60:	e008      	b.n	800af74 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	685b      	ldr	r3, [r3, #4]
 800af68:	b2db      	uxtb	r3, r3
 800af6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af6e:	b2da      	uxtb	r2, r3
 800af70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af72:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af78:	1c5a      	adds	r2, r3, #1
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800af82:	b29b      	uxth	r3, r3
 800af84:	3b01      	subs	r3, #1
 800af86:	b29b      	uxth	r3, r3
 800af88:	687a      	ldr	r2, [r7, #4]
 800af8a:	4619      	mov	r1, r3
 800af8c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d15d      	bne.n	800b04e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	68da      	ldr	r2, [r3, #12]
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	f022 0220 	bic.w	r2, r2, #32
 800afa0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	68da      	ldr	r2, [r3, #12]
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800afb0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	695a      	ldr	r2, [r3, #20]
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f022 0201 	bic.w	r2, r2, #1
 800afc0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2220      	movs	r2, #32
 800afc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	2200      	movs	r2, #0
 800afce:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d135      	bne.n	800b044 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2200      	movs	r2, #0
 800afdc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	330c      	adds	r3, #12
 800afe4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	e853 3f00 	ldrex	r3, [r3]
 800afec:	613b      	str	r3, [r7, #16]
   return(result);
 800afee:	693b      	ldr	r3, [r7, #16]
 800aff0:	f023 0310 	bic.w	r3, r3, #16
 800aff4:	627b      	str	r3, [r7, #36]	@ 0x24
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	330c      	adds	r3, #12
 800affc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800affe:	623a      	str	r2, [r7, #32]
 800b000:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b002:	69f9      	ldr	r1, [r7, #28]
 800b004:	6a3a      	ldr	r2, [r7, #32]
 800b006:	e841 2300 	strex	r3, r2, [r1]
 800b00a:	61bb      	str	r3, [r7, #24]
   return(result);
 800b00c:	69bb      	ldr	r3, [r7, #24]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d1e5      	bne.n	800afde <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	f003 0310 	and.w	r3, r3, #16
 800b01c:	2b10      	cmp	r3, #16
 800b01e:	d10a      	bne.n	800b036 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b020:	2300      	movs	r3, #0
 800b022:	60fb      	str	r3, [r7, #12]
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	60fb      	str	r3, [r7, #12]
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	685b      	ldr	r3, [r3, #4]
 800b032:	60fb      	str	r3, [r7, #12]
 800b034:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b03a:	4619      	mov	r1, r3
 800b03c:	6878      	ldr	r0, [r7, #4]
 800b03e:	f7ff fdd1 	bl	800abe4 <HAL_UARTEx_RxEventCallback>
 800b042:	e002      	b.n	800b04a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f7f9 fcef 	bl	8004a28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b04a:	2300      	movs	r3, #0
 800b04c:	e002      	b.n	800b054 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b04e:	2300      	movs	r3, #0
 800b050:	e000      	b.n	800b054 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b052:	2302      	movs	r3, #2
  }
}
 800b054:	4618      	mov	r0, r3
 800b056:	3730      	adds	r7, #48	@ 0x30
 800b058:	46bd      	mov	sp, r7
 800b05a:	bd80      	pop	{r7, pc}

0800b05c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b05c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b060:	b0c0      	sub	sp, #256	@ 0x100
 800b062:	af00      	add	r7, sp, #0
 800b064:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	691b      	ldr	r3, [r3, #16]
 800b070:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b078:	68d9      	ldr	r1, [r3, #12]
 800b07a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b07e:	681a      	ldr	r2, [r3, #0]
 800b080:	ea40 0301 	orr.w	r3, r0, r1
 800b084:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b08a:	689a      	ldr	r2, [r3, #8]
 800b08c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b090:	691b      	ldr	r3, [r3, #16]
 800b092:	431a      	orrs	r2, r3
 800b094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b098:	695b      	ldr	r3, [r3, #20]
 800b09a:	431a      	orrs	r2, r3
 800b09c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0a0:	69db      	ldr	r3, [r3, #28]
 800b0a2:	4313      	orrs	r3, r2
 800b0a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b0a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	68db      	ldr	r3, [r3, #12]
 800b0b0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b0b4:	f021 010c 	bic.w	r1, r1, #12
 800b0b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0bc:	681a      	ldr	r2, [r3, #0]
 800b0be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b0c2:	430b      	orrs	r3, r1
 800b0c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b0c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	695b      	ldr	r3, [r3, #20]
 800b0ce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b0d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0d6:	6999      	ldr	r1, [r3, #24]
 800b0d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0dc:	681a      	ldr	r2, [r3, #0]
 800b0de:	ea40 0301 	orr.w	r3, r0, r1
 800b0e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b0e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0e8:	681a      	ldr	r2, [r3, #0]
 800b0ea:	4b8f      	ldr	r3, [pc, #572]	@ (800b328 <UART_SetConfig+0x2cc>)
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d005      	beq.n	800b0fc <UART_SetConfig+0xa0>
 800b0f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b0f4:	681a      	ldr	r2, [r3, #0]
 800b0f6:	4b8d      	ldr	r3, [pc, #564]	@ (800b32c <UART_SetConfig+0x2d0>)
 800b0f8:	429a      	cmp	r2, r3
 800b0fa:	d104      	bne.n	800b106 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b0fc:	f7fe f8d8 	bl	80092b0 <HAL_RCC_GetPCLK2Freq>
 800b100:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b104:	e003      	b.n	800b10e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b106:	f7fe f8bf 	bl	8009288 <HAL_RCC_GetPCLK1Freq>
 800b10a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b10e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b112:	69db      	ldr	r3, [r3, #28]
 800b114:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b118:	f040 810c 	bne.w	800b334 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b11c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b120:	2200      	movs	r2, #0
 800b122:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b126:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b12a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b12e:	4622      	mov	r2, r4
 800b130:	462b      	mov	r3, r5
 800b132:	1891      	adds	r1, r2, r2
 800b134:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b136:	415b      	adcs	r3, r3
 800b138:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b13a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b13e:	4621      	mov	r1, r4
 800b140:	eb12 0801 	adds.w	r8, r2, r1
 800b144:	4629      	mov	r1, r5
 800b146:	eb43 0901 	adc.w	r9, r3, r1
 800b14a:	f04f 0200 	mov.w	r2, #0
 800b14e:	f04f 0300 	mov.w	r3, #0
 800b152:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b156:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b15a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b15e:	4690      	mov	r8, r2
 800b160:	4699      	mov	r9, r3
 800b162:	4623      	mov	r3, r4
 800b164:	eb18 0303 	adds.w	r3, r8, r3
 800b168:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b16c:	462b      	mov	r3, r5
 800b16e:	eb49 0303 	adc.w	r3, r9, r3
 800b172:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b17a:	685b      	ldr	r3, [r3, #4]
 800b17c:	2200      	movs	r2, #0
 800b17e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b182:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b186:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b18a:	460b      	mov	r3, r1
 800b18c:	18db      	adds	r3, r3, r3
 800b18e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b190:	4613      	mov	r3, r2
 800b192:	eb42 0303 	adc.w	r3, r2, r3
 800b196:	657b      	str	r3, [r7, #84]	@ 0x54
 800b198:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b19c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b1a0:	f7f5 fd02 	bl	8000ba8 <__aeabi_uldivmod>
 800b1a4:	4602      	mov	r2, r0
 800b1a6:	460b      	mov	r3, r1
 800b1a8:	4b61      	ldr	r3, [pc, #388]	@ (800b330 <UART_SetConfig+0x2d4>)
 800b1aa:	fba3 2302 	umull	r2, r3, r3, r2
 800b1ae:	095b      	lsrs	r3, r3, #5
 800b1b0:	011c      	lsls	r4, r3, #4
 800b1b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b1bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b1c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b1c4:	4642      	mov	r2, r8
 800b1c6:	464b      	mov	r3, r9
 800b1c8:	1891      	adds	r1, r2, r2
 800b1ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b1cc:	415b      	adcs	r3, r3
 800b1ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b1d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b1d4:	4641      	mov	r1, r8
 800b1d6:	eb12 0a01 	adds.w	sl, r2, r1
 800b1da:	4649      	mov	r1, r9
 800b1dc:	eb43 0b01 	adc.w	fp, r3, r1
 800b1e0:	f04f 0200 	mov.w	r2, #0
 800b1e4:	f04f 0300 	mov.w	r3, #0
 800b1e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b1ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b1f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b1f4:	4692      	mov	sl, r2
 800b1f6:	469b      	mov	fp, r3
 800b1f8:	4643      	mov	r3, r8
 800b1fa:	eb1a 0303 	adds.w	r3, sl, r3
 800b1fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b202:	464b      	mov	r3, r9
 800b204:	eb4b 0303 	adc.w	r3, fp, r3
 800b208:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b20c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b210:	685b      	ldr	r3, [r3, #4]
 800b212:	2200      	movs	r2, #0
 800b214:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b218:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b21c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b220:	460b      	mov	r3, r1
 800b222:	18db      	adds	r3, r3, r3
 800b224:	643b      	str	r3, [r7, #64]	@ 0x40
 800b226:	4613      	mov	r3, r2
 800b228:	eb42 0303 	adc.w	r3, r2, r3
 800b22c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b22e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b232:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b236:	f7f5 fcb7 	bl	8000ba8 <__aeabi_uldivmod>
 800b23a:	4602      	mov	r2, r0
 800b23c:	460b      	mov	r3, r1
 800b23e:	4611      	mov	r1, r2
 800b240:	4b3b      	ldr	r3, [pc, #236]	@ (800b330 <UART_SetConfig+0x2d4>)
 800b242:	fba3 2301 	umull	r2, r3, r3, r1
 800b246:	095b      	lsrs	r3, r3, #5
 800b248:	2264      	movs	r2, #100	@ 0x64
 800b24a:	fb02 f303 	mul.w	r3, r2, r3
 800b24e:	1acb      	subs	r3, r1, r3
 800b250:	00db      	lsls	r3, r3, #3
 800b252:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b256:	4b36      	ldr	r3, [pc, #216]	@ (800b330 <UART_SetConfig+0x2d4>)
 800b258:	fba3 2302 	umull	r2, r3, r3, r2
 800b25c:	095b      	lsrs	r3, r3, #5
 800b25e:	005b      	lsls	r3, r3, #1
 800b260:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b264:	441c      	add	r4, r3
 800b266:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b26a:	2200      	movs	r2, #0
 800b26c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b270:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b274:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b278:	4642      	mov	r2, r8
 800b27a:	464b      	mov	r3, r9
 800b27c:	1891      	adds	r1, r2, r2
 800b27e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b280:	415b      	adcs	r3, r3
 800b282:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b284:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b288:	4641      	mov	r1, r8
 800b28a:	1851      	adds	r1, r2, r1
 800b28c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b28e:	4649      	mov	r1, r9
 800b290:	414b      	adcs	r3, r1
 800b292:	637b      	str	r3, [r7, #52]	@ 0x34
 800b294:	f04f 0200 	mov.w	r2, #0
 800b298:	f04f 0300 	mov.w	r3, #0
 800b29c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b2a0:	4659      	mov	r1, fp
 800b2a2:	00cb      	lsls	r3, r1, #3
 800b2a4:	4651      	mov	r1, sl
 800b2a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b2aa:	4651      	mov	r1, sl
 800b2ac:	00ca      	lsls	r2, r1, #3
 800b2ae:	4610      	mov	r0, r2
 800b2b0:	4619      	mov	r1, r3
 800b2b2:	4603      	mov	r3, r0
 800b2b4:	4642      	mov	r2, r8
 800b2b6:	189b      	adds	r3, r3, r2
 800b2b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b2bc:	464b      	mov	r3, r9
 800b2be:	460a      	mov	r2, r1
 800b2c0:	eb42 0303 	adc.w	r3, r2, r3
 800b2c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b2c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b2cc:	685b      	ldr	r3, [r3, #4]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b2d4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b2d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b2dc:	460b      	mov	r3, r1
 800b2de:	18db      	adds	r3, r3, r3
 800b2e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b2e2:	4613      	mov	r3, r2
 800b2e4:	eb42 0303 	adc.w	r3, r2, r3
 800b2e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b2ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b2ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b2f2:	f7f5 fc59 	bl	8000ba8 <__aeabi_uldivmod>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	460b      	mov	r3, r1
 800b2fa:	4b0d      	ldr	r3, [pc, #52]	@ (800b330 <UART_SetConfig+0x2d4>)
 800b2fc:	fba3 1302 	umull	r1, r3, r3, r2
 800b300:	095b      	lsrs	r3, r3, #5
 800b302:	2164      	movs	r1, #100	@ 0x64
 800b304:	fb01 f303 	mul.w	r3, r1, r3
 800b308:	1ad3      	subs	r3, r2, r3
 800b30a:	00db      	lsls	r3, r3, #3
 800b30c:	3332      	adds	r3, #50	@ 0x32
 800b30e:	4a08      	ldr	r2, [pc, #32]	@ (800b330 <UART_SetConfig+0x2d4>)
 800b310:	fba2 2303 	umull	r2, r3, r2, r3
 800b314:	095b      	lsrs	r3, r3, #5
 800b316:	f003 0207 	and.w	r2, r3, #7
 800b31a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	4422      	add	r2, r4
 800b322:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b324:	e106      	b.n	800b534 <UART_SetConfig+0x4d8>
 800b326:	bf00      	nop
 800b328:	40011000 	.word	0x40011000
 800b32c:	40011400 	.word	0x40011400
 800b330:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b334:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b338:	2200      	movs	r2, #0
 800b33a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b33e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b342:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b346:	4642      	mov	r2, r8
 800b348:	464b      	mov	r3, r9
 800b34a:	1891      	adds	r1, r2, r2
 800b34c:	6239      	str	r1, [r7, #32]
 800b34e:	415b      	adcs	r3, r3
 800b350:	627b      	str	r3, [r7, #36]	@ 0x24
 800b352:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b356:	4641      	mov	r1, r8
 800b358:	1854      	adds	r4, r2, r1
 800b35a:	4649      	mov	r1, r9
 800b35c:	eb43 0501 	adc.w	r5, r3, r1
 800b360:	f04f 0200 	mov.w	r2, #0
 800b364:	f04f 0300 	mov.w	r3, #0
 800b368:	00eb      	lsls	r3, r5, #3
 800b36a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b36e:	00e2      	lsls	r2, r4, #3
 800b370:	4614      	mov	r4, r2
 800b372:	461d      	mov	r5, r3
 800b374:	4643      	mov	r3, r8
 800b376:	18e3      	adds	r3, r4, r3
 800b378:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b37c:	464b      	mov	r3, r9
 800b37e:	eb45 0303 	adc.w	r3, r5, r3
 800b382:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b386:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b38a:	685b      	ldr	r3, [r3, #4]
 800b38c:	2200      	movs	r2, #0
 800b38e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b392:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b396:	f04f 0200 	mov.w	r2, #0
 800b39a:	f04f 0300 	mov.w	r3, #0
 800b39e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b3a2:	4629      	mov	r1, r5
 800b3a4:	008b      	lsls	r3, r1, #2
 800b3a6:	4621      	mov	r1, r4
 800b3a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b3ac:	4621      	mov	r1, r4
 800b3ae:	008a      	lsls	r2, r1, #2
 800b3b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b3b4:	f7f5 fbf8 	bl	8000ba8 <__aeabi_uldivmod>
 800b3b8:	4602      	mov	r2, r0
 800b3ba:	460b      	mov	r3, r1
 800b3bc:	4b60      	ldr	r3, [pc, #384]	@ (800b540 <UART_SetConfig+0x4e4>)
 800b3be:	fba3 2302 	umull	r2, r3, r3, r2
 800b3c2:	095b      	lsrs	r3, r3, #5
 800b3c4:	011c      	lsls	r4, r3, #4
 800b3c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b3d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b3d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b3d8:	4642      	mov	r2, r8
 800b3da:	464b      	mov	r3, r9
 800b3dc:	1891      	adds	r1, r2, r2
 800b3de:	61b9      	str	r1, [r7, #24]
 800b3e0:	415b      	adcs	r3, r3
 800b3e2:	61fb      	str	r3, [r7, #28]
 800b3e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b3e8:	4641      	mov	r1, r8
 800b3ea:	1851      	adds	r1, r2, r1
 800b3ec:	6139      	str	r1, [r7, #16]
 800b3ee:	4649      	mov	r1, r9
 800b3f0:	414b      	adcs	r3, r1
 800b3f2:	617b      	str	r3, [r7, #20]
 800b3f4:	f04f 0200 	mov.w	r2, #0
 800b3f8:	f04f 0300 	mov.w	r3, #0
 800b3fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b400:	4659      	mov	r1, fp
 800b402:	00cb      	lsls	r3, r1, #3
 800b404:	4651      	mov	r1, sl
 800b406:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b40a:	4651      	mov	r1, sl
 800b40c:	00ca      	lsls	r2, r1, #3
 800b40e:	4610      	mov	r0, r2
 800b410:	4619      	mov	r1, r3
 800b412:	4603      	mov	r3, r0
 800b414:	4642      	mov	r2, r8
 800b416:	189b      	adds	r3, r3, r2
 800b418:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b41c:	464b      	mov	r3, r9
 800b41e:	460a      	mov	r2, r1
 800b420:	eb42 0303 	adc.w	r3, r2, r3
 800b424:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b42c:	685b      	ldr	r3, [r3, #4]
 800b42e:	2200      	movs	r2, #0
 800b430:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b432:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b434:	f04f 0200 	mov.w	r2, #0
 800b438:	f04f 0300 	mov.w	r3, #0
 800b43c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b440:	4649      	mov	r1, r9
 800b442:	008b      	lsls	r3, r1, #2
 800b444:	4641      	mov	r1, r8
 800b446:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b44a:	4641      	mov	r1, r8
 800b44c:	008a      	lsls	r2, r1, #2
 800b44e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b452:	f7f5 fba9 	bl	8000ba8 <__aeabi_uldivmod>
 800b456:	4602      	mov	r2, r0
 800b458:	460b      	mov	r3, r1
 800b45a:	4611      	mov	r1, r2
 800b45c:	4b38      	ldr	r3, [pc, #224]	@ (800b540 <UART_SetConfig+0x4e4>)
 800b45e:	fba3 2301 	umull	r2, r3, r3, r1
 800b462:	095b      	lsrs	r3, r3, #5
 800b464:	2264      	movs	r2, #100	@ 0x64
 800b466:	fb02 f303 	mul.w	r3, r2, r3
 800b46a:	1acb      	subs	r3, r1, r3
 800b46c:	011b      	lsls	r3, r3, #4
 800b46e:	3332      	adds	r3, #50	@ 0x32
 800b470:	4a33      	ldr	r2, [pc, #204]	@ (800b540 <UART_SetConfig+0x4e4>)
 800b472:	fba2 2303 	umull	r2, r3, r2, r3
 800b476:	095b      	lsrs	r3, r3, #5
 800b478:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b47c:	441c      	add	r4, r3
 800b47e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b482:	2200      	movs	r2, #0
 800b484:	673b      	str	r3, [r7, #112]	@ 0x70
 800b486:	677a      	str	r2, [r7, #116]	@ 0x74
 800b488:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800b48c:	4642      	mov	r2, r8
 800b48e:	464b      	mov	r3, r9
 800b490:	1891      	adds	r1, r2, r2
 800b492:	60b9      	str	r1, [r7, #8]
 800b494:	415b      	adcs	r3, r3
 800b496:	60fb      	str	r3, [r7, #12]
 800b498:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b49c:	4641      	mov	r1, r8
 800b49e:	1851      	adds	r1, r2, r1
 800b4a0:	6039      	str	r1, [r7, #0]
 800b4a2:	4649      	mov	r1, r9
 800b4a4:	414b      	adcs	r3, r1
 800b4a6:	607b      	str	r3, [r7, #4]
 800b4a8:	f04f 0200 	mov.w	r2, #0
 800b4ac:	f04f 0300 	mov.w	r3, #0
 800b4b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b4b4:	4659      	mov	r1, fp
 800b4b6:	00cb      	lsls	r3, r1, #3
 800b4b8:	4651      	mov	r1, sl
 800b4ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b4be:	4651      	mov	r1, sl
 800b4c0:	00ca      	lsls	r2, r1, #3
 800b4c2:	4610      	mov	r0, r2
 800b4c4:	4619      	mov	r1, r3
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	4642      	mov	r2, r8
 800b4ca:	189b      	adds	r3, r3, r2
 800b4cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b4ce:	464b      	mov	r3, r9
 800b4d0:	460a      	mov	r2, r1
 800b4d2:	eb42 0303 	adc.w	r3, r2, r3
 800b4d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b4d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4dc:	685b      	ldr	r3, [r3, #4]
 800b4de:	2200      	movs	r2, #0
 800b4e0:	663b      	str	r3, [r7, #96]	@ 0x60
 800b4e2:	667a      	str	r2, [r7, #100]	@ 0x64
 800b4e4:	f04f 0200 	mov.w	r2, #0
 800b4e8:	f04f 0300 	mov.w	r3, #0
 800b4ec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800b4f0:	4649      	mov	r1, r9
 800b4f2:	008b      	lsls	r3, r1, #2
 800b4f4:	4641      	mov	r1, r8
 800b4f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b4fa:	4641      	mov	r1, r8
 800b4fc:	008a      	lsls	r2, r1, #2
 800b4fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800b502:	f7f5 fb51 	bl	8000ba8 <__aeabi_uldivmod>
 800b506:	4602      	mov	r2, r0
 800b508:	460b      	mov	r3, r1
 800b50a:	4b0d      	ldr	r3, [pc, #52]	@ (800b540 <UART_SetConfig+0x4e4>)
 800b50c:	fba3 1302 	umull	r1, r3, r3, r2
 800b510:	095b      	lsrs	r3, r3, #5
 800b512:	2164      	movs	r1, #100	@ 0x64
 800b514:	fb01 f303 	mul.w	r3, r1, r3
 800b518:	1ad3      	subs	r3, r2, r3
 800b51a:	011b      	lsls	r3, r3, #4
 800b51c:	3332      	adds	r3, #50	@ 0x32
 800b51e:	4a08      	ldr	r2, [pc, #32]	@ (800b540 <UART_SetConfig+0x4e4>)
 800b520:	fba2 2303 	umull	r2, r3, r2, r3
 800b524:	095b      	lsrs	r3, r3, #5
 800b526:	f003 020f 	and.w	r2, r3, #15
 800b52a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	4422      	add	r2, r4
 800b532:	609a      	str	r2, [r3, #8]
}
 800b534:	bf00      	nop
 800b536:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b53a:	46bd      	mov	sp, r7
 800b53c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b540:	51eb851f 	.word	0x51eb851f

0800b544 <LL_GPIO_SetPinMode>:
{
 800b544:	b480      	push	{r7}
 800b546:	b08b      	sub	sp, #44	@ 0x2c
 800b548:	af00      	add	r7, sp, #0
 800b54a:	60f8      	str	r0, [r7, #12]
 800b54c:	60b9      	str	r1, [r7, #8]
 800b54e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	681a      	ldr	r2, [r3, #0]
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b558:	697b      	ldr	r3, [r7, #20]
 800b55a:	fa93 f3a3 	rbit	r3, r3
 800b55e:	613b      	str	r3, [r7, #16]
  return result;
 800b560:	693b      	ldr	r3, [r7, #16]
 800b562:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b564:	69bb      	ldr	r3, [r7, #24]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d101      	bne.n	800b56e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800b56a:	2320      	movs	r3, #32
 800b56c:	e003      	b.n	800b576 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800b56e:	69bb      	ldr	r3, [r7, #24]
 800b570:	fab3 f383 	clz	r3, r3
 800b574:	b2db      	uxtb	r3, r3
 800b576:	005b      	lsls	r3, r3, #1
 800b578:	2103      	movs	r1, #3
 800b57a:	fa01 f303 	lsl.w	r3, r1, r3
 800b57e:	43db      	mvns	r3, r3
 800b580:	401a      	ands	r2, r3
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b586:	6a3b      	ldr	r3, [r7, #32]
 800b588:	fa93 f3a3 	rbit	r3, r3
 800b58c:	61fb      	str	r3, [r7, #28]
  return result;
 800b58e:	69fb      	ldr	r3, [r7, #28]
 800b590:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b594:	2b00      	cmp	r3, #0
 800b596:	d101      	bne.n	800b59c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800b598:	2320      	movs	r3, #32
 800b59a:	e003      	b.n	800b5a4 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800b59c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b59e:	fab3 f383 	clz	r3, r3
 800b5a2:	b2db      	uxtb	r3, r3
 800b5a4:	005b      	lsls	r3, r3, #1
 800b5a6:	6879      	ldr	r1, [r7, #4]
 800b5a8:	fa01 f303 	lsl.w	r3, r1, r3
 800b5ac:	431a      	orrs	r2, r3
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	601a      	str	r2, [r3, #0]
}
 800b5b2:	bf00      	nop
 800b5b4:	372c      	adds	r7, #44	@ 0x2c
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5bc:	4770      	bx	lr

0800b5be <LL_GPIO_SetPinOutputType>:
{
 800b5be:	b480      	push	{r7}
 800b5c0:	b085      	sub	sp, #20
 800b5c2:	af00      	add	r7, sp, #0
 800b5c4:	60f8      	str	r0, [r7, #12]
 800b5c6:	60b9      	str	r1, [r7, #8]
 800b5c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	685a      	ldr	r2, [r3, #4]
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	43db      	mvns	r3, r3
 800b5d2:	401a      	ands	r2, r3
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	6879      	ldr	r1, [r7, #4]
 800b5d8:	fb01 f303 	mul.w	r3, r1, r3
 800b5dc:	431a      	orrs	r2, r3
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	605a      	str	r2, [r3, #4]
}
 800b5e2:	bf00      	nop
 800b5e4:	3714      	adds	r7, #20
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ec:	4770      	bx	lr

0800b5ee <LL_GPIO_SetPinSpeed>:
{
 800b5ee:	b480      	push	{r7}
 800b5f0:	b08b      	sub	sp, #44	@ 0x2c
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	60f8      	str	r0, [r7, #12]
 800b5f6:	60b9      	str	r1, [r7, #8]
 800b5f8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	689a      	ldr	r2, [r3, #8]
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	fa93 f3a3 	rbit	r3, r3
 800b608:	613b      	str	r3, [r7, #16]
  return result;
 800b60a:	693b      	ldr	r3, [r7, #16]
 800b60c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b60e:	69bb      	ldr	r3, [r7, #24]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d101      	bne.n	800b618 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800b614:	2320      	movs	r3, #32
 800b616:	e003      	b.n	800b620 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800b618:	69bb      	ldr	r3, [r7, #24]
 800b61a:	fab3 f383 	clz	r3, r3
 800b61e:	b2db      	uxtb	r3, r3
 800b620:	005b      	lsls	r3, r3, #1
 800b622:	2103      	movs	r1, #3
 800b624:	fa01 f303 	lsl.w	r3, r1, r3
 800b628:	43db      	mvns	r3, r3
 800b62a:	401a      	ands	r2, r3
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b630:	6a3b      	ldr	r3, [r7, #32]
 800b632:	fa93 f3a3 	rbit	r3, r3
 800b636:	61fb      	str	r3, [r7, #28]
  return result;
 800b638:	69fb      	ldr	r3, [r7, #28]
 800b63a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d101      	bne.n	800b646 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800b642:	2320      	movs	r3, #32
 800b644:	e003      	b.n	800b64e <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800b646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b648:	fab3 f383 	clz	r3, r3
 800b64c:	b2db      	uxtb	r3, r3
 800b64e:	005b      	lsls	r3, r3, #1
 800b650:	6879      	ldr	r1, [r7, #4]
 800b652:	fa01 f303 	lsl.w	r3, r1, r3
 800b656:	431a      	orrs	r2, r3
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	609a      	str	r2, [r3, #8]
}
 800b65c:	bf00      	nop
 800b65e:	372c      	adds	r7, #44	@ 0x2c
 800b660:	46bd      	mov	sp, r7
 800b662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b666:	4770      	bx	lr

0800b668 <LL_GPIO_SetPinPull>:
{
 800b668:	b480      	push	{r7}
 800b66a:	b08b      	sub	sp, #44	@ 0x2c
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	60f8      	str	r0, [r7, #12]
 800b670:	60b9      	str	r1, [r7, #8]
 800b672:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	68da      	ldr	r2, [r3, #12]
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	fa93 f3a3 	rbit	r3, r3
 800b682:	613b      	str	r3, [r7, #16]
  return result;
 800b684:	693b      	ldr	r3, [r7, #16]
 800b686:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b688:	69bb      	ldr	r3, [r7, #24]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d101      	bne.n	800b692 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800b68e:	2320      	movs	r3, #32
 800b690:	e003      	b.n	800b69a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800b692:	69bb      	ldr	r3, [r7, #24]
 800b694:	fab3 f383 	clz	r3, r3
 800b698:	b2db      	uxtb	r3, r3
 800b69a:	005b      	lsls	r3, r3, #1
 800b69c:	2103      	movs	r1, #3
 800b69e:	fa01 f303 	lsl.w	r3, r1, r3
 800b6a2:	43db      	mvns	r3, r3
 800b6a4:	401a      	ands	r2, r3
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b6aa:	6a3b      	ldr	r3, [r7, #32]
 800b6ac:	fa93 f3a3 	rbit	r3, r3
 800b6b0:	61fb      	str	r3, [r7, #28]
  return result;
 800b6b2:	69fb      	ldr	r3, [r7, #28]
 800b6b4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d101      	bne.n	800b6c0 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800b6bc:	2320      	movs	r3, #32
 800b6be:	e003      	b.n	800b6c8 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800b6c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6c2:	fab3 f383 	clz	r3, r3
 800b6c6:	b2db      	uxtb	r3, r3
 800b6c8:	005b      	lsls	r3, r3, #1
 800b6ca:	6879      	ldr	r1, [r7, #4]
 800b6cc:	fa01 f303 	lsl.w	r3, r1, r3
 800b6d0:	431a      	orrs	r2, r3
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	60da      	str	r2, [r3, #12]
}
 800b6d6:	bf00      	nop
 800b6d8:	372c      	adds	r7, #44	@ 0x2c
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e0:	4770      	bx	lr

0800b6e2 <LL_GPIO_SetAFPin_0_7>:
{
 800b6e2:	b480      	push	{r7}
 800b6e4:	b08b      	sub	sp, #44	@ 0x2c
 800b6e6:	af00      	add	r7, sp, #0
 800b6e8:	60f8      	str	r0, [r7, #12]
 800b6ea:	60b9      	str	r1, [r7, #8]
 800b6ec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	6a1a      	ldr	r2, [r3, #32]
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b6f6:	697b      	ldr	r3, [r7, #20]
 800b6f8:	fa93 f3a3 	rbit	r3, r3
 800b6fc:	613b      	str	r3, [r7, #16]
  return result;
 800b6fe:	693b      	ldr	r3, [r7, #16]
 800b700:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b702:	69bb      	ldr	r3, [r7, #24]
 800b704:	2b00      	cmp	r3, #0
 800b706:	d101      	bne.n	800b70c <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800b708:	2320      	movs	r3, #32
 800b70a:	e003      	b.n	800b714 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800b70c:	69bb      	ldr	r3, [r7, #24]
 800b70e:	fab3 f383 	clz	r3, r3
 800b712:	b2db      	uxtb	r3, r3
 800b714:	009b      	lsls	r3, r3, #2
 800b716:	210f      	movs	r1, #15
 800b718:	fa01 f303 	lsl.w	r3, r1, r3
 800b71c:	43db      	mvns	r3, r3
 800b71e:	401a      	ands	r2, r3
 800b720:	68bb      	ldr	r3, [r7, #8]
 800b722:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b724:	6a3b      	ldr	r3, [r7, #32]
 800b726:	fa93 f3a3 	rbit	r3, r3
 800b72a:	61fb      	str	r3, [r7, #28]
  return result;
 800b72c:	69fb      	ldr	r3, [r7, #28]
 800b72e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b732:	2b00      	cmp	r3, #0
 800b734:	d101      	bne.n	800b73a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800b736:	2320      	movs	r3, #32
 800b738:	e003      	b.n	800b742 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800b73a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b73c:	fab3 f383 	clz	r3, r3
 800b740:	b2db      	uxtb	r3, r3
 800b742:	009b      	lsls	r3, r3, #2
 800b744:	6879      	ldr	r1, [r7, #4]
 800b746:	fa01 f303 	lsl.w	r3, r1, r3
 800b74a:	431a      	orrs	r2, r3
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	621a      	str	r2, [r3, #32]
}
 800b750:	bf00      	nop
 800b752:	372c      	adds	r7, #44	@ 0x2c
 800b754:	46bd      	mov	sp, r7
 800b756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75a:	4770      	bx	lr

0800b75c <LL_GPIO_SetAFPin_8_15>:
{
 800b75c:	b480      	push	{r7}
 800b75e:	b08b      	sub	sp, #44	@ 0x2c
 800b760:	af00      	add	r7, sp, #0
 800b762:	60f8      	str	r0, [r7, #12]
 800b764:	60b9      	str	r1, [r7, #8]
 800b766:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b76c:	68bb      	ldr	r3, [r7, #8]
 800b76e:	0a1b      	lsrs	r3, r3, #8
 800b770:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	fa93 f3a3 	rbit	r3, r3
 800b778:	613b      	str	r3, [r7, #16]
  return result;
 800b77a:	693b      	ldr	r3, [r7, #16]
 800b77c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b77e:	69bb      	ldr	r3, [r7, #24]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d101      	bne.n	800b788 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800b784:	2320      	movs	r3, #32
 800b786:	e003      	b.n	800b790 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800b788:	69bb      	ldr	r3, [r7, #24]
 800b78a:	fab3 f383 	clz	r3, r3
 800b78e:	b2db      	uxtb	r3, r3
 800b790:	009b      	lsls	r3, r3, #2
 800b792:	210f      	movs	r1, #15
 800b794:	fa01 f303 	lsl.w	r3, r1, r3
 800b798:	43db      	mvns	r3, r3
 800b79a:	401a      	ands	r2, r3
 800b79c:	68bb      	ldr	r3, [r7, #8]
 800b79e:	0a1b      	lsrs	r3, r3, #8
 800b7a0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7a2:	6a3b      	ldr	r3, [r7, #32]
 800b7a4:	fa93 f3a3 	rbit	r3, r3
 800b7a8:	61fb      	str	r3, [r7, #28]
  return result;
 800b7aa:	69fb      	ldr	r3, [r7, #28]
 800b7ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b7ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d101      	bne.n	800b7b8 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800b7b4:	2320      	movs	r3, #32
 800b7b6:	e003      	b.n	800b7c0 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800b7b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7ba:	fab3 f383 	clz	r3, r3
 800b7be:	b2db      	uxtb	r3, r3
 800b7c0:	009b      	lsls	r3, r3, #2
 800b7c2:	6879      	ldr	r1, [r7, #4]
 800b7c4:	fa01 f303 	lsl.w	r3, r1, r3
 800b7c8:	431a      	orrs	r2, r3
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800b7ce:	bf00      	nop
 800b7d0:	372c      	adds	r7, #44	@ 0x2c
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d8:	4770      	bx	lr

0800b7da <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800b7da:	b580      	push	{r7, lr}
 800b7dc:	b08a      	sub	sp, #40	@ 0x28
 800b7de:	af00      	add	r7, sp, #0
 800b7e0:	6078      	str	r0, [r7, #4]
 800b7e2:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 800b7e8:	2300      	movs	r3, #0
 800b7ea:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7f2:	69bb      	ldr	r3, [r7, #24]
 800b7f4:	fa93 f3a3 	rbit	r3, r3
 800b7f8:	617b      	str	r3, [r7, #20]
  return result;
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800b7fe:	69fb      	ldr	r3, [r7, #28]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d101      	bne.n	800b808 <LL_GPIO_Init+0x2e>
    return 32U;
 800b804:	2320      	movs	r3, #32
 800b806:	e003      	b.n	800b810 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 800b808:	69fb      	ldr	r3, [r7, #28]
 800b80a:	fab3 f383 	clz	r3, r3
 800b80e:	b2db      	uxtb	r3, r3
 800b810:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800b812:	e057      	b.n	800b8c4 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	681a      	ldr	r2, [r3, #0]
 800b818:	2101      	movs	r1, #1
 800b81a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b81c:	fa01 f303 	lsl.w	r3, r1, r3
 800b820:	4013      	ands	r3, r2
 800b822:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 800b824:	6a3b      	ldr	r3, [r7, #32]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d049      	beq.n	800b8be <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	685b      	ldr	r3, [r3, #4]
 800b82e:	2b01      	cmp	r3, #1
 800b830:	d003      	beq.n	800b83a <LL_GPIO_Init+0x60>
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	685b      	ldr	r3, [r3, #4]
 800b836:	2b02      	cmp	r3, #2
 800b838:	d10d      	bne.n	800b856 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	689b      	ldr	r3, [r3, #8]
 800b83e:	461a      	mov	r2, r3
 800b840:	6a39      	ldr	r1, [r7, #32]
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f7ff fed3 	bl	800b5ee <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	68db      	ldr	r3, [r3, #12]
 800b84c:	461a      	mov	r2, r3
 800b84e:	6a39      	ldr	r1, [r7, #32]
 800b850:	6878      	ldr	r0, [r7, #4]
 800b852:	f7ff feb4 	bl	800b5be <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	691b      	ldr	r3, [r3, #16]
 800b85a:	461a      	mov	r2, r3
 800b85c:	6a39      	ldr	r1, [r7, #32]
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	f7ff ff02 	bl	800b668 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800b864:	683b      	ldr	r3, [r7, #0]
 800b866:	685b      	ldr	r3, [r3, #4]
 800b868:	2b02      	cmp	r3, #2
 800b86a:	d121      	bne.n	800b8b0 <LL_GPIO_Init+0xd6>
 800b86c:	6a3b      	ldr	r3, [r7, #32]
 800b86e:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	fa93 f3a3 	rbit	r3, r3
 800b876:	60bb      	str	r3, [r7, #8]
  return result;
 800b878:	68bb      	ldr	r3, [r7, #8]
 800b87a:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 800b87c:	693b      	ldr	r3, [r7, #16]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d101      	bne.n	800b886 <LL_GPIO_Init+0xac>
    return 32U;
 800b882:	2320      	movs	r3, #32
 800b884:	e003      	b.n	800b88e <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 800b886:	693b      	ldr	r3, [r7, #16]
 800b888:	fab3 f383 	clz	r3, r3
 800b88c:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800b88e:	2b07      	cmp	r3, #7
 800b890:	d807      	bhi.n	800b8a2 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	695b      	ldr	r3, [r3, #20]
 800b896:	461a      	mov	r2, r3
 800b898:	6a39      	ldr	r1, [r7, #32]
 800b89a:	6878      	ldr	r0, [r7, #4]
 800b89c:	f7ff ff21 	bl	800b6e2 <LL_GPIO_SetAFPin_0_7>
 800b8a0:	e006      	b.n	800b8b0 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b8a2:	683b      	ldr	r3, [r7, #0]
 800b8a4:	695b      	ldr	r3, [r3, #20]
 800b8a6:	461a      	mov	r2, r3
 800b8a8:	6a39      	ldr	r1, [r7, #32]
 800b8aa:	6878      	ldr	r0, [r7, #4]
 800b8ac:	f7ff ff56 	bl	800b75c <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	685b      	ldr	r3, [r3, #4]
 800b8b4:	461a      	mov	r2, r3
 800b8b6:	6a39      	ldr	r1, [r7, #32]
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f7ff fe43 	bl	800b544 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800b8be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8c0:	3301      	adds	r3, #1
 800b8c2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	681a      	ldr	r2, [r3, #0]
 800b8c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ca:	fa22 f303 	lsr.w	r3, r2, r3
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d1a0      	bne.n	800b814 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 800b8d2:	2300      	movs	r3, #0
}
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	3728      	adds	r7, #40	@ 0x28
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}

0800b8dc <LL_SPI_IsEnabled>:
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b083      	sub	sp, #12
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8ec:	2b40      	cmp	r3, #64	@ 0x40
 800b8ee:	d101      	bne.n	800b8f4 <LL_SPI_IsEnabled+0x18>
 800b8f0:	2301      	movs	r3, #1
 800b8f2:	e000      	b.n	800b8f6 <LL_SPI_IsEnabled+0x1a>
 800b8f4:	2300      	movs	r3, #0
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	370c      	adds	r7, #12
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b900:	4770      	bx	lr

0800b902 <LL_SPI_SetCRCPolynomial>:
{
 800b902:	b480      	push	{r7}
 800b904:	b083      	sub	sp, #12
 800b906:	af00      	add	r7, sp, #0
 800b908:	6078      	str	r0, [r7, #4]
 800b90a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	b29b      	uxth	r3, r3
 800b910:	461a      	mov	r2, r3
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	611a      	str	r2, [r3, #16]
}
 800b916:	bf00      	nop
 800b918:	370c      	adds	r7, #12
 800b91a:	46bd      	mov	sp, r7
 800b91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b920:	4770      	bx	lr

0800b922 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800b922:	b580      	push	{r7, lr}
 800b924:	b084      	sub	sp, #16
 800b926:	af00      	add	r7, sp, #0
 800b928:	6078      	str	r0, [r7, #4]
 800b92a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800b92c:	2301      	movs	r3, #1
 800b92e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 800b930:	6878      	ldr	r0, [r7, #4]
 800b932:	f7ff ffd3 	bl	800b8dc <LL_SPI_IsEnabled>
 800b936:	4603      	mov	r3, r0
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d139      	bne.n	800b9b0 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b944:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 800b948:	683a      	ldr	r2, [r7, #0]
 800b94a:	6811      	ldr	r1, [r2, #0]
 800b94c:	683a      	ldr	r2, [r7, #0]
 800b94e:	6852      	ldr	r2, [r2, #4]
 800b950:	4311      	orrs	r1, r2
 800b952:	683a      	ldr	r2, [r7, #0]
 800b954:	6892      	ldr	r2, [r2, #8]
 800b956:	4311      	orrs	r1, r2
 800b958:	683a      	ldr	r2, [r7, #0]
 800b95a:	68d2      	ldr	r2, [r2, #12]
 800b95c:	4311      	orrs	r1, r2
 800b95e:	683a      	ldr	r2, [r7, #0]
 800b960:	6912      	ldr	r2, [r2, #16]
 800b962:	4311      	orrs	r1, r2
 800b964:	683a      	ldr	r2, [r7, #0]
 800b966:	6952      	ldr	r2, [r2, #20]
 800b968:	4311      	orrs	r1, r2
 800b96a:	683a      	ldr	r2, [r7, #0]
 800b96c:	6992      	ldr	r2, [r2, #24]
 800b96e:	4311      	orrs	r1, r2
 800b970:	683a      	ldr	r2, [r7, #0]
 800b972:	69d2      	ldr	r2, [r2, #28]
 800b974:	4311      	orrs	r1, r2
 800b976:	683a      	ldr	r2, [r7, #0]
 800b978:	6a12      	ldr	r2, [r2, #32]
 800b97a:	430a      	orrs	r2, r1
 800b97c:	431a      	orrs	r2, r3
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	685b      	ldr	r3, [r3, #4]
 800b986:	f023 0204 	bic.w	r2, r3, #4
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	695b      	ldr	r3, [r3, #20]
 800b98e:	0c1b      	lsrs	r3, r3, #16
 800b990:	431a      	orrs	r2, r3
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800b996:	683b      	ldr	r3, [r7, #0]
 800b998:	6a1b      	ldr	r3, [r3, #32]
 800b99a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b99e:	d105      	bne.n	800b9ac <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9a4:	4619      	mov	r1, r3
 800b9a6:	6878      	ldr	r0, [r7, #4]
 800b9a8:	f7ff ffab 	bl	800b902 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	69db      	ldr	r3, [r3, #28]
 800b9b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	61da      	str	r2, [r3, #28]
  return status;
 800b9bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	3710      	adds	r7, #16
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	bd80      	pop	{r7, pc}

0800b9c6 <__cvt>:
 800b9c6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9ca:	ec57 6b10 	vmov	r6, r7, d0
 800b9ce:	2f00      	cmp	r7, #0
 800b9d0:	460c      	mov	r4, r1
 800b9d2:	4619      	mov	r1, r3
 800b9d4:	463b      	mov	r3, r7
 800b9d6:	bfbb      	ittet	lt
 800b9d8:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b9dc:	461f      	movlt	r7, r3
 800b9de:	2300      	movge	r3, #0
 800b9e0:	232d      	movlt	r3, #45	@ 0x2d
 800b9e2:	700b      	strb	r3, [r1, #0]
 800b9e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b9e6:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b9ea:	4691      	mov	r9, r2
 800b9ec:	f023 0820 	bic.w	r8, r3, #32
 800b9f0:	bfbc      	itt	lt
 800b9f2:	4632      	movlt	r2, r6
 800b9f4:	4616      	movlt	r6, r2
 800b9f6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b9fa:	d005      	beq.n	800ba08 <__cvt+0x42>
 800b9fc:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ba00:	d100      	bne.n	800ba04 <__cvt+0x3e>
 800ba02:	3401      	adds	r4, #1
 800ba04:	2102      	movs	r1, #2
 800ba06:	e000      	b.n	800ba0a <__cvt+0x44>
 800ba08:	2103      	movs	r1, #3
 800ba0a:	ab03      	add	r3, sp, #12
 800ba0c:	9301      	str	r3, [sp, #4]
 800ba0e:	ab02      	add	r3, sp, #8
 800ba10:	9300      	str	r3, [sp, #0]
 800ba12:	ec47 6b10 	vmov	d0, r6, r7
 800ba16:	4653      	mov	r3, sl
 800ba18:	4622      	mov	r2, r4
 800ba1a:	f000 ff3d 	bl	800c898 <_dtoa_r>
 800ba1e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ba22:	4605      	mov	r5, r0
 800ba24:	d119      	bne.n	800ba5a <__cvt+0x94>
 800ba26:	f019 0f01 	tst.w	r9, #1
 800ba2a:	d00e      	beq.n	800ba4a <__cvt+0x84>
 800ba2c:	eb00 0904 	add.w	r9, r0, r4
 800ba30:	2200      	movs	r2, #0
 800ba32:	2300      	movs	r3, #0
 800ba34:	4630      	mov	r0, r6
 800ba36:	4639      	mov	r1, r7
 800ba38:	f7f5 f846 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba3c:	b108      	cbz	r0, 800ba42 <__cvt+0x7c>
 800ba3e:	f8cd 900c 	str.w	r9, [sp, #12]
 800ba42:	2230      	movs	r2, #48	@ 0x30
 800ba44:	9b03      	ldr	r3, [sp, #12]
 800ba46:	454b      	cmp	r3, r9
 800ba48:	d31e      	bcc.n	800ba88 <__cvt+0xc2>
 800ba4a:	9b03      	ldr	r3, [sp, #12]
 800ba4c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba4e:	1b5b      	subs	r3, r3, r5
 800ba50:	4628      	mov	r0, r5
 800ba52:	6013      	str	r3, [r2, #0]
 800ba54:	b004      	add	sp, #16
 800ba56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba5a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ba5e:	eb00 0904 	add.w	r9, r0, r4
 800ba62:	d1e5      	bne.n	800ba30 <__cvt+0x6a>
 800ba64:	7803      	ldrb	r3, [r0, #0]
 800ba66:	2b30      	cmp	r3, #48	@ 0x30
 800ba68:	d10a      	bne.n	800ba80 <__cvt+0xba>
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	4630      	mov	r0, r6
 800ba70:	4639      	mov	r1, r7
 800ba72:	f7f5 f829 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba76:	b918      	cbnz	r0, 800ba80 <__cvt+0xba>
 800ba78:	f1c4 0401 	rsb	r4, r4, #1
 800ba7c:	f8ca 4000 	str.w	r4, [sl]
 800ba80:	f8da 3000 	ldr.w	r3, [sl]
 800ba84:	4499      	add	r9, r3
 800ba86:	e7d3      	b.n	800ba30 <__cvt+0x6a>
 800ba88:	1c59      	adds	r1, r3, #1
 800ba8a:	9103      	str	r1, [sp, #12]
 800ba8c:	701a      	strb	r2, [r3, #0]
 800ba8e:	e7d9      	b.n	800ba44 <__cvt+0x7e>

0800ba90 <__exponent>:
 800ba90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba92:	2900      	cmp	r1, #0
 800ba94:	bfba      	itte	lt
 800ba96:	4249      	neglt	r1, r1
 800ba98:	232d      	movlt	r3, #45	@ 0x2d
 800ba9a:	232b      	movge	r3, #43	@ 0x2b
 800ba9c:	2909      	cmp	r1, #9
 800ba9e:	7002      	strb	r2, [r0, #0]
 800baa0:	7043      	strb	r3, [r0, #1]
 800baa2:	dd29      	ble.n	800baf8 <__exponent+0x68>
 800baa4:	f10d 0307 	add.w	r3, sp, #7
 800baa8:	461d      	mov	r5, r3
 800baaa:	270a      	movs	r7, #10
 800baac:	461a      	mov	r2, r3
 800baae:	fbb1 f6f7 	udiv	r6, r1, r7
 800bab2:	fb07 1416 	mls	r4, r7, r6, r1
 800bab6:	3430      	adds	r4, #48	@ 0x30
 800bab8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800babc:	460c      	mov	r4, r1
 800babe:	2c63      	cmp	r4, #99	@ 0x63
 800bac0:	f103 33ff 	add.w	r3, r3, #4294967295
 800bac4:	4631      	mov	r1, r6
 800bac6:	dcf1      	bgt.n	800baac <__exponent+0x1c>
 800bac8:	3130      	adds	r1, #48	@ 0x30
 800baca:	1e94      	subs	r4, r2, #2
 800bacc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bad0:	1c41      	adds	r1, r0, #1
 800bad2:	4623      	mov	r3, r4
 800bad4:	42ab      	cmp	r3, r5
 800bad6:	d30a      	bcc.n	800baee <__exponent+0x5e>
 800bad8:	f10d 0309 	add.w	r3, sp, #9
 800badc:	1a9b      	subs	r3, r3, r2
 800bade:	42ac      	cmp	r4, r5
 800bae0:	bf88      	it	hi
 800bae2:	2300      	movhi	r3, #0
 800bae4:	3302      	adds	r3, #2
 800bae6:	4403      	add	r3, r0
 800bae8:	1a18      	subs	r0, r3, r0
 800baea:	b003      	add	sp, #12
 800baec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800baee:	f813 6b01 	ldrb.w	r6, [r3], #1
 800baf2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800baf6:	e7ed      	b.n	800bad4 <__exponent+0x44>
 800baf8:	2330      	movs	r3, #48	@ 0x30
 800bafa:	3130      	adds	r1, #48	@ 0x30
 800bafc:	7083      	strb	r3, [r0, #2]
 800bafe:	70c1      	strb	r1, [r0, #3]
 800bb00:	1d03      	adds	r3, r0, #4
 800bb02:	e7f1      	b.n	800bae8 <__exponent+0x58>

0800bb04 <_printf_float>:
 800bb04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb08:	b08d      	sub	sp, #52	@ 0x34
 800bb0a:	460c      	mov	r4, r1
 800bb0c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bb10:	4616      	mov	r6, r2
 800bb12:	461f      	mov	r7, r3
 800bb14:	4605      	mov	r5, r0
 800bb16:	f000 fdbf 	bl	800c698 <_localeconv_r>
 800bb1a:	6803      	ldr	r3, [r0, #0]
 800bb1c:	9304      	str	r3, [sp, #16]
 800bb1e:	4618      	mov	r0, r3
 800bb20:	f7f4 fba6 	bl	8000270 <strlen>
 800bb24:	2300      	movs	r3, #0
 800bb26:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb28:	f8d8 3000 	ldr.w	r3, [r8]
 800bb2c:	9005      	str	r0, [sp, #20]
 800bb2e:	3307      	adds	r3, #7
 800bb30:	f023 0307 	bic.w	r3, r3, #7
 800bb34:	f103 0208 	add.w	r2, r3, #8
 800bb38:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bb3c:	f8d4 b000 	ldr.w	fp, [r4]
 800bb40:	f8c8 2000 	str.w	r2, [r8]
 800bb44:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bb48:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bb4c:	9307      	str	r3, [sp, #28]
 800bb4e:	f8cd 8018 	str.w	r8, [sp, #24]
 800bb52:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800bb56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb5a:	4b9c      	ldr	r3, [pc, #624]	@ (800bdcc <_printf_float+0x2c8>)
 800bb5c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb60:	f7f4 ffe4 	bl	8000b2c <__aeabi_dcmpun>
 800bb64:	bb70      	cbnz	r0, 800bbc4 <_printf_float+0xc0>
 800bb66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bb6a:	4b98      	ldr	r3, [pc, #608]	@ (800bdcc <_printf_float+0x2c8>)
 800bb6c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb70:	f7f4 ffbe 	bl	8000af0 <__aeabi_dcmple>
 800bb74:	bb30      	cbnz	r0, 800bbc4 <_printf_float+0xc0>
 800bb76:	2200      	movs	r2, #0
 800bb78:	2300      	movs	r3, #0
 800bb7a:	4640      	mov	r0, r8
 800bb7c:	4649      	mov	r1, r9
 800bb7e:	f7f4 ffad 	bl	8000adc <__aeabi_dcmplt>
 800bb82:	b110      	cbz	r0, 800bb8a <_printf_float+0x86>
 800bb84:	232d      	movs	r3, #45	@ 0x2d
 800bb86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb8a:	4a91      	ldr	r2, [pc, #580]	@ (800bdd0 <_printf_float+0x2cc>)
 800bb8c:	4b91      	ldr	r3, [pc, #580]	@ (800bdd4 <_printf_float+0x2d0>)
 800bb8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bb92:	bf94      	ite	ls
 800bb94:	4690      	movls	r8, r2
 800bb96:	4698      	movhi	r8, r3
 800bb98:	2303      	movs	r3, #3
 800bb9a:	6123      	str	r3, [r4, #16]
 800bb9c:	f02b 0304 	bic.w	r3, fp, #4
 800bba0:	6023      	str	r3, [r4, #0]
 800bba2:	f04f 0900 	mov.w	r9, #0
 800bba6:	9700      	str	r7, [sp, #0]
 800bba8:	4633      	mov	r3, r6
 800bbaa:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bbac:	4621      	mov	r1, r4
 800bbae:	4628      	mov	r0, r5
 800bbb0:	f000 f9d2 	bl	800bf58 <_printf_common>
 800bbb4:	3001      	adds	r0, #1
 800bbb6:	f040 808d 	bne.w	800bcd4 <_printf_float+0x1d0>
 800bbba:	f04f 30ff 	mov.w	r0, #4294967295
 800bbbe:	b00d      	add	sp, #52	@ 0x34
 800bbc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbc4:	4642      	mov	r2, r8
 800bbc6:	464b      	mov	r3, r9
 800bbc8:	4640      	mov	r0, r8
 800bbca:	4649      	mov	r1, r9
 800bbcc:	f7f4 ffae 	bl	8000b2c <__aeabi_dcmpun>
 800bbd0:	b140      	cbz	r0, 800bbe4 <_printf_float+0xe0>
 800bbd2:	464b      	mov	r3, r9
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	bfbc      	itt	lt
 800bbd8:	232d      	movlt	r3, #45	@ 0x2d
 800bbda:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bbde:	4a7e      	ldr	r2, [pc, #504]	@ (800bdd8 <_printf_float+0x2d4>)
 800bbe0:	4b7e      	ldr	r3, [pc, #504]	@ (800bddc <_printf_float+0x2d8>)
 800bbe2:	e7d4      	b.n	800bb8e <_printf_float+0x8a>
 800bbe4:	6863      	ldr	r3, [r4, #4]
 800bbe6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bbea:	9206      	str	r2, [sp, #24]
 800bbec:	1c5a      	adds	r2, r3, #1
 800bbee:	d13b      	bne.n	800bc68 <_printf_float+0x164>
 800bbf0:	2306      	movs	r3, #6
 800bbf2:	6063      	str	r3, [r4, #4]
 800bbf4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	6022      	str	r2, [r4, #0]
 800bbfc:	9303      	str	r3, [sp, #12]
 800bbfe:	ab0a      	add	r3, sp, #40	@ 0x28
 800bc00:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bc04:	ab09      	add	r3, sp, #36	@ 0x24
 800bc06:	9300      	str	r3, [sp, #0]
 800bc08:	6861      	ldr	r1, [r4, #4]
 800bc0a:	ec49 8b10 	vmov	d0, r8, r9
 800bc0e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bc12:	4628      	mov	r0, r5
 800bc14:	f7ff fed7 	bl	800b9c6 <__cvt>
 800bc18:	9b06      	ldr	r3, [sp, #24]
 800bc1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bc1c:	2b47      	cmp	r3, #71	@ 0x47
 800bc1e:	4680      	mov	r8, r0
 800bc20:	d129      	bne.n	800bc76 <_printf_float+0x172>
 800bc22:	1cc8      	adds	r0, r1, #3
 800bc24:	db02      	blt.n	800bc2c <_printf_float+0x128>
 800bc26:	6863      	ldr	r3, [r4, #4]
 800bc28:	4299      	cmp	r1, r3
 800bc2a:	dd41      	ble.n	800bcb0 <_printf_float+0x1ac>
 800bc2c:	f1aa 0a02 	sub.w	sl, sl, #2
 800bc30:	fa5f fa8a 	uxtb.w	sl, sl
 800bc34:	3901      	subs	r1, #1
 800bc36:	4652      	mov	r2, sl
 800bc38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bc3c:	9109      	str	r1, [sp, #36]	@ 0x24
 800bc3e:	f7ff ff27 	bl	800ba90 <__exponent>
 800bc42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc44:	1813      	adds	r3, r2, r0
 800bc46:	2a01      	cmp	r2, #1
 800bc48:	4681      	mov	r9, r0
 800bc4a:	6123      	str	r3, [r4, #16]
 800bc4c:	dc02      	bgt.n	800bc54 <_printf_float+0x150>
 800bc4e:	6822      	ldr	r2, [r4, #0]
 800bc50:	07d2      	lsls	r2, r2, #31
 800bc52:	d501      	bpl.n	800bc58 <_printf_float+0x154>
 800bc54:	3301      	adds	r3, #1
 800bc56:	6123      	str	r3, [r4, #16]
 800bc58:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d0a2      	beq.n	800bba6 <_printf_float+0xa2>
 800bc60:	232d      	movs	r3, #45	@ 0x2d
 800bc62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc66:	e79e      	b.n	800bba6 <_printf_float+0xa2>
 800bc68:	9a06      	ldr	r2, [sp, #24]
 800bc6a:	2a47      	cmp	r2, #71	@ 0x47
 800bc6c:	d1c2      	bne.n	800bbf4 <_printf_float+0xf0>
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d1c0      	bne.n	800bbf4 <_printf_float+0xf0>
 800bc72:	2301      	movs	r3, #1
 800bc74:	e7bd      	b.n	800bbf2 <_printf_float+0xee>
 800bc76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bc7a:	d9db      	bls.n	800bc34 <_printf_float+0x130>
 800bc7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bc80:	d118      	bne.n	800bcb4 <_printf_float+0x1b0>
 800bc82:	2900      	cmp	r1, #0
 800bc84:	6863      	ldr	r3, [r4, #4]
 800bc86:	dd0b      	ble.n	800bca0 <_printf_float+0x19c>
 800bc88:	6121      	str	r1, [r4, #16]
 800bc8a:	b913      	cbnz	r3, 800bc92 <_printf_float+0x18e>
 800bc8c:	6822      	ldr	r2, [r4, #0]
 800bc8e:	07d0      	lsls	r0, r2, #31
 800bc90:	d502      	bpl.n	800bc98 <_printf_float+0x194>
 800bc92:	3301      	adds	r3, #1
 800bc94:	440b      	add	r3, r1
 800bc96:	6123      	str	r3, [r4, #16]
 800bc98:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bc9a:	f04f 0900 	mov.w	r9, #0
 800bc9e:	e7db      	b.n	800bc58 <_printf_float+0x154>
 800bca0:	b913      	cbnz	r3, 800bca8 <_printf_float+0x1a4>
 800bca2:	6822      	ldr	r2, [r4, #0]
 800bca4:	07d2      	lsls	r2, r2, #31
 800bca6:	d501      	bpl.n	800bcac <_printf_float+0x1a8>
 800bca8:	3302      	adds	r3, #2
 800bcaa:	e7f4      	b.n	800bc96 <_printf_float+0x192>
 800bcac:	2301      	movs	r3, #1
 800bcae:	e7f2      	b.n	800bc96 <_printf_float+0x192>
 800bcb0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bcb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcb6:	4299      	cmp	r1, r3
 800bcb8:	db05      	blt.n	800bcc6 <_printf_float+0x1c2>
 800bcba:	6823      	ldr	r3, [r4, #0]
 800bcbc:	6121      	str	r1, [r4, #16]
 800bcbe:	07d8      	lsls	r0, r3, #31
 800bcc0:	d5ea      	bpl.n	800bc98 <_printf_float+0x194>
 800bcc2:	1c4b      	adds	r3, r1, #1
 800bcc4:	e7e7      	b.n	800bc96 <_printf_float+0x192>
 800bcc6:	2900      	cmp	r1, #0
 800bcc8:	bfd4      	ite	le
 800bcca:	f1c1 0202 	rsble	r2, r1, #2
 800bcce:	2201      	movgt	r2, #1
 800bcd0:	4413      	add	r3, r2
 800bcd2:	e7e0      	b.n	800bc96 <_printf_float+0x192>
 800bcd4:	6823      	ldr	r3, [r4, #0]
 800bcd6:	055a      	lsls	r2, r3, #21
 800bcd8:	d407      	bmi.n	800bcea <_printf_float+0x1e6>
 800bcda:	6923      	ldr	r3, [r4, #16]
 800bcdc:	4642      	mov	r2, r8
 800bcde:	4631      	mov	r1, r6
 800bce0:	4628      	mov	r0, r5
 800bce2:	47b8      	blx	r7
 800bce4:	3001      	adds	r0, #1
 800bce6:	d12b      	bne.n	800bd40 <_printf_float+0x23c>
 800bce8:	e767      	b.n	800bbba <_printf_float+0xb6>
 800bcea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bcee:	f240 80dd 	bls.w	800beac <_printf_float+0x3a8>
 800bcf2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	f7f4 fee5 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcfe:	2800      	cmp	r0, #0
 800bd00:	d033      	beq.n	800bd6a <_printf_float+0x266>
 800bd02:	4a37      	ldr	r2, [pc, #220]	@ (800bde0 <_printf_float+0x2dc>)
 800bd04:	2301      	movs	r3, #1
 800bd06:	4631      	mov	r1, r6
 800bd08:	4628      	mov	r0, r5
 800bd0a:	47b8      	blx	r7
 800bd0c:	3001      	adds	r0, #1
 800bd0e:	f43f af54 	beq.w	800bbba <_printf_float+0xb6>
 800bd12:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bd16:	4543      	cmp	r3, r8
 800bd18:	db02      	blt.n	800bd20 <_printf_float+0x21c>
 800bd1a:	6823      	ldr	r3, [r4, #0]
 800bd1c:	07d8      	lsls	r0, r3, #31
 800bd1e:	d50f      	bpl.n	800bd40 <_printf_float+0x23c>
 800bd20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd24:	4631      	mov	r1, r6
 800bd26:	4628      	mov	r0, r5
 800bd28:	47b8      	blx	r7
 800bd2a:	3001      	adds	r0, #1
 800bd2c:	f43f af45 	beq.w	800bbba <_printf_float+0xb6>
 800bd30:	f04f 0900 	mov.w	r9, #0
 800bd34:	f108 38ff 	add.w	r8, r8, #4294967295
 800bd38:	f104 0a1a 	add.w	sl, r4, #26
 800bd3c:	45c8      	cmp	r8, r9
 800bd3e:	dc09      	bgt.n	800bd54 <_printf_float+0x250>
 800bd40:	6823      	ldr	r3, [r4, #0]
 800bd42:	079b      	lsls	r3, r3, #30
 800bd44:	f100 8103 	bmi.w	800bf4e <_printf_float+0x44a>
 800bd48:	68e0      	ldr	r0, [r4, #12]
 800bd4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd4c:	4298      	cmp	r0, r3
 800bd4e:	bfb8      	it	lt
 800bd50:	4618      	movlt	r0, r3
 800bd52:	e734      	b.n	800bbbe <_printf_float+0xba>
 800bd54:	2301      	movs	r3, #1
 800bd56:	4652      	mov	r2, sl
 800bd58:	4631      	mov	r1, r6
 800bd5a:	4628      	mov	r0, r5
 800bd5c:	47b8      	blx	r7
 800bd5e:	3001      	adds	r0, #1
 800bd60:	f43f af2b 	beq.w	800bbba <_printf_float+0xb6>
 800bd64:	f109 0901 	add.w	r9, r9, #1
 800bd68:	e7e8      	b.n	800bd3c <_printf_float+0x238>
 800bd6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	dc39      	bgt.n	800bde4 <_printf_float+0x2e0>
 800bd70:	4a1b      	ldr	r2, [pc, #108]	@ (800bde0 <_printf_float+0x2dc>)
 800bd72:	2301      	movs	r3, #1
 800bd74:	4631      	mov	r1, r6
 800bd76:	4628      	mov	r0, r5
 800bd78:	47b8      	blx	r7
 800bd7a:	3001      	adds	r0, #1
 800bd7c:	f43f af1d 	beq.w	800bbba <_printf_float+0xb6>
 800bd80:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bd84:	ea59 0303 	orrs.w	r3, r9, r3
 800bd88:	d102      	bne.n	800bd90 <_printf_float+0x28c>
 800bd8a:	6823      	ldr	r3, [r4, #0]
 800bd8c:	07d9      	lsls	r1, r3, #31
 800bd8e:	d5d7      	bpl.n	800bd40 <_printf_float+0x23c>
 800bd90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd94:	4631      	mov	r1, r6
 800bd96:	4628      	mov	r0, r5
 800bd98:	47b8      	blx	r7
 800bd9a:	3001      	adds	r0, #1
 800bd9c:	f43f af0d 	beq.w	800bbba <_printf_float+0xb6>
 800bda0:	f04f 0a00 	mov.w	sl, #0
 800bda4:	f104 0b1a 	add.w	fp, r4, #26
 800bda8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdaa:	425b      	negs	r3, r3
 800bdac:	4553      	cmp	r3, sl
 800bdae:	dc01      	bgt.n	800bdb4 <_printf_float+0x2b0>
 800bdb0:	464b      	mov	r3, r9
 800bdb2:	e793      	b.n	800bcdc <_printf_float+0x1d8>
 800bdb4:	2301      	movs	r3, #1
 800bdb6:	465a      	mov	r2, fp
 800bdb8:	4631      	mov	r1, r6
 800bdba:	4628      	mov	r0, r5
 800bdbc:	47b8      	blx	r7
 800bdbe:	3001      	adds	r0, #1
 800bdc0:	f43f aefb 	beq.w	800bbba <_printf_float+0xb6>
 800bdc4:	f10a 0a01 	add.w	sl, sl, #1
 800bdc8:	e7ee      	b.n	800bda8 <_printf_float+0x2a4>
 800bdca:	bf00      	nop
 800bdcc:	7fefffff 	.word	0x7fefffff
 800bdd0:	0800f48c 	.word	0x0800f48c
 800bdd4:	0800f490 	.word	0x0800f490
 800bdd8:	0800f494 	.word	0x0800f494
 800bddc:	0800f498 	.word	0x0800f498
 800bde0:	0800f49c 	.word	0x0800f49c
 800bde4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bde6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bdea:	4553      	cmp	r3, sl
 800bdec:	bfa8      	it	ge
 800bdee:	4653      	movge	r3, sl
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	4699      	mov	r9, r3
 800bdf4:	dc36      	bgt.n	800be64 <_printf_float+0x360>
 800bdf6:	f04f 0b00 	mov.w	fp, #0
 800bdfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bdfe:	f104 021a 	add.w	r2, r4, #26
 800be02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800be04:	9306      	str	r3, [sp, #24]
 800be06:	eba3 0309 	sub.w	r3, r3, r9
 800be0a:	455b      	cmp	r3, fp
 800be0c:	dc31      	bgt.n	800be72 <_printf_float+0x36e>
 800be0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be10:	459a      	cmp	sl, r3
 800be12:	dc3a      	bgt.n	800be8a <_printf_float+0x386>
 800be14:	6823      	ldr	r3, [r4, #0]
 800be16:	07da      	lsls	r2, r3, #31
 800be18:	d437      	bmi.n	800be8a <_printf_float+0x386>
 800be1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be1c:	ebaa 0903 	sub.w	r9, sl, r3
 800be20:	9b06      	ldr	r3, [sp, #24]
 800be22:	ebaa 0303 	sub.w	r3, sl, r3
 800be26:	4599      	cmp	r9, r3
 800be28:	bfa8      	it	ge
 800be2a:	4699      	movge	r9, r3
 800be2c:	f1b9 0f00 	cmp.w	r9, #0
 800be30:	dc33      	bgt.n	800be9a <_printf_float+0x396>
 800be32:	f04f 0800 	mov.w	r8, #0
 800be36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800be3a:	f104 0b1a 	add.w	fp, r4, #26
 800be3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be40:	ebaa 0303 	sub.w	r3, sl, r3
 800be44:	eba3 0309 	sub.w	r3, r3, r9
 800be48:	4543      	cmp	r3, r8
 800be4a:	f77f af79 	ble.w	800bd40 <_printf_float+0x23c>
 800be4e:	2301      	movs	r3, #1
 800be50:	465a      	mov	r2, fp
 800be52:	4631      	mov	r1, r6
 800be54:	4628      	mov	r0, r5
 800be56:	47b8      	blx	r7
 800be58:	3001      	adds	r0, #1
 800be5a:	f43f aeae 	beq.w	800bbba <_printf_float+0xb6>
 800be5e:	f108 0801 	add.w	r8, r8, #1
 800be62:	e7ec      	b.n	800be3e <_printf_float+0x33a>
 800be64:	4642      	mov	r2, r8
 800be66:	4631      	mov	r1, r6
 800be68:	4628      	mov	r0, r5
 800be6a:	47b8      	blx	r7
 800be6c:	3001      	adds	r0, #1
 800be6e:	d1c2      	bne.n	800bdf6 <_printf_float+0x2f2>
 800be70:	e6a3      	b.n	800bbba <_printf_float+0xb6>
 800be72:	2301      	movs	r3, #1
 800be74:	4631      	mov	r1, r6
 800be76:	4628      	mov	r0, r5
 800be78:	9206      	str	r2, [sp, #24]
 800be7a:	47b8      	blx	r7
 800be7c:	3001      	adds	r0, #1
 800be7e:	f43f ae9c 	beq.w	800bbba <_printf_float+0xb6>
 800be82:	9a06      	ldr	r2, [sp, #24]
 800be84:	f10b 0b01 	add.w	fp, fp, #1
 800be88:	e7bb      	b.n	800be02 <_printf_float+0x2fe>
 800be8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be8e:	4631      	mov	r1, r6
 800be90:	4628      	mov	r0, r5
 800be92:	47b8      	blx	r7
 800be94:	3001      	adds	r0, #1
 800be96:	d1c0      	bne.n	800be1a <_printf_float+0x316>
 800be98:	e68f      	b.n	800bbba <_printf_float+0xb6>
 800be9a:	9a06      	ldr	r2, [sp, #24]
 800be9c:	464b      	mov	r3, r9
 800be9e:	4442      	add	r2, r8
 800bea0:	4631      	mov	r1, r6
 800bea2:	4628      	mov	r0, r5
 800bea4:	47b8      	blx	r7
 800bea6:	3001      	adds	r0, #1
 800bea8:	d1c3      	bne.n	800be32 <_printf_float+0x32e>
 800beaa:	e686      	b.n	800bbba <_printf_float+0xb6>
 800beac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800beb0:	f1ba 0f01 	cmp.w	sl, #1
 800beb4:	dc01      	bgt.n	800beba <_printf_float+0x3b6>
 800beb6:	07db      	lsls	r3, r3, #31
 800beb8:	d536      	bpl.n	800bf28 <_printf_float+0x424>
 800beba:	2301      	movs	r3, #1
 800bebc:	4642      	mov	r2, r8
 800bebe:	4631      	mov	r1, r6
 800bec0:	4628      	mov	r0, r5
 800bec2:	47b8      	blx	r7
 800bec4:	3001      	adds	r0, #1
 800bec6:	f43f ae78 	beq.w	800bbba <_printf_float+0xb6>
 800beca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bece:	4631      	mov	r1, r6
 800bed0:	4628      	mov	r0, r5
 800bed2:	47b8      	blx	r7
 800bed4:	3001      	adds	r0, #1
 800bed6:	f43f ae70 	beq.w	800bbba <_printf_float+0xb6>
 800beda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bede:	2200      	movs	r2, #0
 800bee0:	2300      	movs	r3, #0
 800bee2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bee6:	f7f4 fdef 	bl	8000ac8 <__aeabi_dcmpeq>
 800beea:	b9c0      	cbnz	r0, 800bf1e <_printf_float+0x41a>
 800beec:	4653      	mov	r3, sl
 800beee:	f108 0201 	add.w	r2, r8, #1
 800bef2:	4631      	mov	r1, r6
 800bef4:	4628      	mov	r0, r5
 800bef6:	47b8      	blx	r7
 800bef8:	3001      	adds	r0, #1
 800befa:	d10c      	bne.n	800bf16 <_printf_float+0x412>
 800befc:	e65d      	b.n	800bbba <_printf_float+0xb6>
 800befe:	2301      	movs	r3, #1
 800bf00:	465a      	mov	r2, fp
 800bf02:	4631      	mov	r1, r6
 800bf04:	4628      	mov	r0, r5
 800bf06:	47b8      	blx	r7
 800bf08:	3001      	adds	r0, #1
 800bf0a:	f43f ae56 	beq.w	800bbba <_printf_float+0xb6>
 800bf0e:	f108 0801 	add.w	r8, r8, #1
 800bf12:	45d0      	cmp	r8, sl
 800bf14:	dbf3      	blt.n	800befe <_printf_float+0x3fa>
 800bf16:	464b      	mov	r3, r9
 800bf18:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bf1c:	e6df      	b.n	800bcde <_printf_float+0x1da>
 800bf1e:	f04f 0800 	mov.w	r8, #0
 800bf22:	f104 0b1a 	add.w	fp, r4, #26
 800bf26:	e7f4      	b.n	800bf12 <_printf_float+0x40e>
 800bf28:	2301      	movs	r3, #1
 800bf2a:	4642      	mov	r2, r8
 800bf2c:	e7e1      	b.n	800bef2 <_printf_float+0x3ee>
 800bf2e:	2301      	movs	r3, #1
 800bf30:	464a      	mov	r2, r9
 800bf32:	4631      	mov	r1, r6
 800bf34:	4628      	mov	r0, r5
 800bf36:	47b8      	blx	r7
 800bf38:	3001      	adds	r0, #1
 800bf3a:	f43f ae3e 	beq.w	800bbba <_printf_float+0xb6>
 800bf3e:	f108 0801 	add.w	r8, r8, #1
 800bf42:	68e3      	ldr	r3, [r4, #12]
 800bf44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bf46:	1a5b      	subs	r3, r3, r1
 800bf48:	4543      	cmp	r3, r8
 800bf4a:	dcf0      	bgt.n	800bf2e <_printf_float+0x42a>
 800bf4c:	e6fc      	b.n	800bd48 <_printf_float+0x244>
 800bf4e:	f04f 0800 	mov.w	r8, #0
 800bf52:	f104 0919 	add.w	r9, r4, #25
 800bf56:	e7f4      	b.n	800bf42 <_printf_float+0x43e>

0800bf58 <_printf_common>:
 800bf58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf5c:	4616      	mov	r6, r2
 800bf5e:	4698      	mov	r8, r3
 800bf60:	688a      	ldr	r2, [r1, #8]
 800bf62:	690b      	ldr	r3, [r1, #16]
 800bf64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	bfb8      	it	lt
 800bf6c:	4613      	movlt	r3, r2
 800bf6e:	6033      	str	r3, [r6, #0]
 800bf70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bf74:	4607      	mov	r7, r0
 800bf76:	460c      	mov	r4, r1
 800bf78:	b10a      	cbz	r2, 800bf7e <_printf_common+0x26>
 800bf7a:	3301      	adds	r3, #1
 800bf7c:	6033      	str	r3, [r6, #0]
 800bf7e:	6823      	ldr	r3, [r4, #0]
 800bf80:	0699      	lsls	r1, r3, #26
 800bf82:	bf42      	ittt	mi
 800bf84:	6833      	ldrmi	r3, [r6, #0]
 800bf86:	3302      	addmi	r3, #2
 800bf88:	6033      	strmi	r3, [r6, #0]
 800bf8a:	6825      	ldr	r5, [r4, #0]
 800bf8c:	f015 0506 	ands.w	r5, r5, #6
 800bf90:	d106      	bne.n	800bfa0 <_printf_common+0x48>
 800bf92:	f104 0a19 	add.w	sl, r4, #25
 800bf96:	68e3      	ldr	r3, [r4, #12]
 800bf98:	6832      	ldr	r2, [r6, #0]
 800bf9a:	1a9b      	subs	r3, r3, r2
 800bf9c:	42ab      	cmp	r3, r5
 800bf9e:	dc26      	bgt.n	800bfee <_printf_common+0x96>
 800bfa0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bfa4:	6822      	ldr	r2, [r4, #0]
 800bfa6:	3b00      	subs	r3, #0
 800bfa8:	bf18      	it	ne
 800bfaa:	2301      	movne	r3, #1
 800bfac:	0692      	lsls	r2, r2, #26
 800bfae:	d42b      	bmi.n	800c008 <_printf_common+0xb0>
 800bfb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bfb4:	4641      	mov	r1, r8
 800bfb6:	4638      	mov	r0, r7
 800bfb8:	47c8      	blx	r9
 800bfba:	3001      	adds	r0, #1
 800bfbc:	d01e      	beq.n	800bffc <_printf_common+0xa4>
 800bfbe:	6823      	ldr	r3, [r4, #0]
 800bfc0:	6922      	ldr	r2, [r4, #16]
 800bfc2:	f003 0306 	and.w	r3, r3, #6
 800bfc6:	2b04      	cmp	r3, #4
 800bfc8:	bf02      	ittt	eq
 800bfca:	68e5      	ldreq	r5, [r4, #12]
 800bfcc:	6833      	ldreq	r3, [r6, #0]
 800bfce:	1aed      	subeq	r5, r5, r3
 800bfd0:	68a3      	ldr	r3, [r4, #8]
 800bfd2:	bf0c      	ite	eq
 800bfd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bfd8:	2500      	movne	r5, #0
 800bfda:	4293      	cmp	r3, r2
 800bfdc:	bfc4      	itt	gt
 800bfde:	1a9b      	subgt	r3, r3, r2
 800bfe0:	18ed      	addgt	r5, r5, r3
 800bfe2:	2600      	movs	r6, #0
 800bfe4:	341a      	adds	r4, #26
 800bfe6:	42b5      	cmp	r5, r6
 800bfe8:	d11a      	bne.n	800c020 <_printf_common+0xc8>
 800bfea:	2000      	movs	r0, #0
 800bfec:	e008      	b.n	800c000 <_printf_common+0xa8>
 800bfee:	2301      	movs	r3, #1
 800bff0:	4652      	mov	r2, sl
 800bff2:	4641      	mov	r1, r8
 800bff4:	4638      	mov	r0, r7
 800bff6:	47c8      	blx	r9
 800bff8:	3001      	adds	r0, #1
 800bffa:	d103      	bne.n	800c004 <_printf_common+0xac>
 800bffc:	f04f 30ff 	mov.w	r0, #4294967295
 800c000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c004:	3501      	adds	r5, #1
 800c006:	e7c6      	b.n	800bf96 <_printf_common+0x3e>
 800c008:	18e1      	adds	r1, r4, r3
 800c00a:	1c5a      	adds	r2, r3, #1
 800c00c:	2030      	movs	r0, #48	@ 0x30
 800c00e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c012:	4422      	add	r2, r4
 800c014:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c018:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c01c:	3302      	adds	r3, #2
 800c01e:	e7c7      	b.n	800bfb0 <_printf_common+0x58>
 800c020:	2301      	movs	r3, #1
 800c022:	4622      	mov	r2, r4
 800c024:	4641      	mov	r1, r8
 800c026:	4638      	mov	r0, r7
 800c028:	47c8      	blx	r9
 800c02a:	3001      	adds	r0, #1
 800c02c:	d0e6      	beq.n	800bffc <_printf_common+0xa4>
 800c02e:	3601      	adds	r6, #1
 800c030:	e7d9      	b.n	800bfe6 <_printf_common+0x8e>
	...

0800c034 <_printf_i>:
 800c034:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c038:	7e0f      	ldrb	r7, [r1, #24]
 800c03a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c03c:	2f78      	cmp	r7, #120	@ 0x78
 800c03e:	4691      	mov	r9, r2
 800c040:	4680      	mov	r8, r0
 800c042:	460c      	mov	r4, r1
 800c044:	469a      	mov	sl, r3
 800c046:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c04a:	d807      	bhi.n	800c05c <_printf_i+0x28>
 800c04c:	2f62      	cmp	r7, #98	@ 0x62
 800c04e:	d80a      	bhi.n	800c066 <_printf_i+0x32>
 800c050:	2f00      	cmp	r7, #0
 800c052:	f000 80d2 	beq.w	800c1fa <_printf_i+0x1c6>
 800c056:	2f58      	cmp	r7, #88	@ 0x58
 800c058:	f000 80b9 	beq.w	800c1ce <_printf_i+0x19a>
 800c05c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c060:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c064:	e03a      	b.n	800c0dc <_printf_i+0xa8>
 800c066:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c06a:	2b15      	cmp	r3, #21
 800c06c:	d8f6      	bhi.n	800c05c <_printf_i+0x28>
 800c06e:	a101      	add	r1, pc, #4	@ (adr r1, 800c074 <_printf_i+0x40>)
 800c070:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c074:	0800c0cd 	.word	0x0800c0cd
 800c078:	0800c0e1 	.word	0x0800c0e1
 800c07c:	0800c05d 	.word	0x0800c05d
 800c080:	0800c05d 	.word	0x0800c05d
 800c084:	0800c05d 	.word	0x0800c05d
 800c088:	0800c05d 	.word	0x0800c05d
 800c08c:	0800c0e1 	.word	0x0800c0e1
 800c090:	0800c05d 	.word	0x0800c05d
 800c094:	0800c05d 	.word	0x0800c05d
 800c098:	0800c05d 	.word	0x0800c05d
 800c09c:	0800c05d 	.word	0x0800c05d
 800c0a0:	0800c1e1 	.word	0x0800c1e1
 800c0a4:	0800c10b 	.word	0x0800c10b
 800c0a8:	0800c19b 	.word	0x0800c19b
 800c0ac:	0800c05d 	.word	0x0800c05d
 800c0b0:	0800c05d 	.word	0x0800c05d
 800c0b4:	0800c203 	.word	0x0800c203
 800c0b8:	0800c05d 	.word	0x0800c05d
 800c0bc:	0800c10b 	.word	0x0800c10b
 800c0c0:	0800c05d 	.word	0x0800c05d
 800c0c4:	0800c05d 	.word	0x0800c05d
 800c0c8:	0800c1a3 	.word	0x0800c1a3
 800c0cc:	6833      	ldr	r3, [r6, #0]
 800c0ce:	1d1a      	adds	r2, r3, #4
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	6032      	str	r2, [r6, #0]
 800c0d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c0d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c0dc:	2301      	movs	r3, #1
 800c0de:	e09d      	b.n	800c21c <_printf_i+0x1e8>
 800c0e0:	6833      	ldr	r3, [r6, #0]
 800c0e2:	6820      	ldr	r0, [r4, #0]
 800c0e4:	1d19      	adds	r1, r3, #4
 800c0e6:	6031      	str	r1, [r6, #0]
 800c0e8:	0606      	lsls	r6, r0, #24
 800c0ea:	d501      	bpl.n	800c0f0 <_printf_i+0xbc>
 800c0ec:	681d      	ldr	r5, [r3, #0]
 800c0ee:	e003      	b.n	800c0f8 <_printf_i+0xc4>
 800c0f0:	0645      	lsls	r5, r0, #25
 800c0f2:	d5fb      	bpl.n	800c0ec <_printf_i+0xb8>
 800c0f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c0f8:	2d00      	cmp	r5, #0
 800c0fa:	da03      	bge.n	800c104 <_printf_i+0xd0>
 800c0fc:	232d      	movs	r3, #45	@ 0x2d
 800c0fe:	426d      	negs	r5, r5
 800c100:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c104:	4859      	ldr	r0, [pc, #356]	@ (800c26c <_printf_i+0x238>)
 800c106:	230a      	movs	r3, #10
 800c108:	e011      	b.n	800c12e <_printf_i+0xfa>
 800c10a:	6821      	ldr	r1, [r4, #0]
 800c10c:	6833      	ldr	r3, [r6, #0]
 800c10e:	0608      	lsls	r0, r1, #24
 800c110:	f853 5b04 	ldr.w	r5, [r3], #4
 800c114:	d402      	bmi.n	800c11c <_printf_i+0xe8>
 800c116:	0649      	lsls	r1, r1, #25
 800c118:	bf48      	it	mi
 800c11a:	b2ad      	uxthmi	r5, r5
 800c11c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c11e:	4853      	ldr	r0, [pc, #332]	@ (800c26c <_printf_i+0x238>)
 800c120:	6033      	str	r3, [r6, #0]
 800c122:	bf14      	ite	ne
 800c124:	230a      	movne	r3, #10
 800c126:	2308      	moveq	r3, #8
 800c128:	2100      	movs	r1, #0
 800c12a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c12e:	6866      	ldr	r6, [r4, #4]
 800c130:	60a6      	str	r6, [r4, #8]
 800c132:	2e00      	cmp	r6, #0
 800c134:	bfa2      	ittt	ge
 800c136:	6821      	ldrge	r1, [r4, #0]
 800c138:	f021 0104 	bicge.w	r1, r1, #4
 800c13c:	6021      	strge	r1, [r4, #0]
 800c13e:	b90d      	cbnz	r5, 800c144 <_printf_i+0x110>
 800c140:	2e00      	cmp	r6, #0
 800c142:	d04b      	beq.n	800c1dc <_printf_i+0x1a8>
 800c144:	4616      	mov	r6, r2
 800c146:	fbb5 f1f3 	udiv	r1, r5, r3
 800c14a:	fb03 5711 	mls	r7, r3, r1, r5
 800c14e:	5dc7      	ldrb	r7, [r0, r7]
 800c150:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c154:	462f      	mov	r7, r5
 800c156:	42bb      	cmp	r3, r7
 800c158:	460d      	mov	r5, r1
 800c15a:	d9f4      	bls.n	800c146 <_printf_i+0x112>
 800c15c:	2b08      	cmp	r3, #8
 800c15e:	d10b      	bne.n	800c178 <_printf_i+0x144>
 800c160:	6823      	ldr	r3, [r4, #0]
 800c162:	07df      	lsls	r7, r3, #31
 800c164:	d508      	bpl.n	800c178 <_printf_i+0x144>
 800c166:	6923      	ldr	r3, [r4, #16]
 800c168:	6861      	ldr	r1, [r4, #4]
 800c16a:	4299      	cmp	r1, r3
 800c16c:	bfde      	ittt	le
 800c16e:	2330      	movle	r3, #48	@ 0x30
 800c170:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c174:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c178:	1b92      	subs	r2, r2, r6
 800c17a:	6122      	str	r2, [r4, #16]
 800c17c:	f8cd a000 	str.w	sl, [sp]
 800c180:	464b      	mov	r3, r9
 800c182:	aa03      	add	r2, sp, #12
 800c184:	4621      	mov	r1, r4
 800c186:	4640      	mov	r0, r8
 800c188:	f7ff fee6 	bl	800bf58 <_printf_common>
 800c18c:	3001      	adds	r0, #1
 800c18e:	d14a      	bne.n	800c226 <_printf_i+0x1f2>
 800c190:	f04f 30ff 	mov.w	r0, #4294967295
 800c194:	b004      	add	sp, #16
 800c196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c19a:	6823      	ldr	r3, [r4, #0]
 800c19c:	f043 0320 	orr.w	r3, r3, #32
 800c1a0:	6023      	str	r3, [r4, #0]
 800c1a2:	4833      	ldr	r0, [pc, #204]	@ (800c270 <_printf_i+0x23c>)
 800c1a4:	2778      	movs	r7, #120	@ 0x78
 800c1a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c1aa:	6823      	ldr	r3, [r4, #0]
 800c1ac:	6831      	ldr	r1, [r6, #0]
 800c1ae:	061f      	lsls	r7, r3, #24
 800c1b0:	f851 5b04 	ldr.w	r5, [r1], #4
 800c1b4:	d402      	bmi.n	800c1bc <_printf_i+0x188>
 800c1b6:	065f      	lsls	r7, r3, #25
 800c1b8:	bf48      	it	mi
 800c1ba:	b2ad      	uxthmi	r5, r5
 800c1bc:	6031      	str	r1, [r6, #0]
 800c1be:	07d9      	lsls	r1, r3, #31
 800c1c0:	bf44      	itt	mi
 800c1c2:	f043 0320 	orrmi.w	r3, r3, #32
 800c1c6:	6023      	strmi	r3, [r4, #0]
 800c1c8:	b11d      	cbz	r5, 800c1d2 <_printf_i+0x19e>
 800c1ca:	2310      	movs	r3, #16
 800c1cc:	e7ac      	b.n	800c128 <_printf_i+0xf4>
 800c1ce:	4827      	ldr	r0, [pc, #156]	@ (800c26c <_printf_i+0x238>)
 800c1d0:	e7e9      	b.n	800c1a6 <_printf_i+0x172>
 800c1d2:	6823      	ldr	r3, [r4, #0]
 800c1d4:	f023 0320 	bic.w	r3, r3, #32
 800c1d8:	6023      	str	r3, [r4, #0]
 800c1da:	e7f6      	b.n	800c1ca <_printf_i+0x196>
 800c1dc:	4616      	mov	r6, r2
 800c1de:	e7bd      	b.n	800c15c <_printf_i+0x128>
 800c1e0:	6833      	ldr	r3, [r6, #0]
 800c1e2:	6825      	ldr	r5, [r4, #0]
 800c1e4:	6961      	ldr	r1, [r4, #20]
 800c1e6:	1d18      	adds	r0, r3, #4
 800c1e8:	6030      	str	r0, [r6, #0]
 800c1ea:	062e      	lsls	r6, r5, #24
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	d501      	bpl.n	800c1f4 <_printf_i+0x1c0>
 800c1f0:	6019      	str	r1, [r3, #0]
 800c1f2:	e002      	b.n	800c1fa <_printf_i+0x1c6>
 800c1f4:	0668      	lsls	r0, r5, #25
 800c1f6:	d5fb      	bpl.n	800c1f0 <_printf_i+0x1bc>
 800c1f8:	8019      	strh	r1, [r3, #0]
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	6123      	str	r3, [r4, #16]
 800c1fe:	4616      	mov	r6, r2
 800c200:	e7bc      	b.n	800c17c <_printf_i+0x148>
 800c202:	6833      	ldr	r3, [r6, #0]
 800c204:	1d1a      	adds	r2, r3, #4
 800c206:	6032      	str	r2, [r6, #0]
 800c208:	681e      	ldr	r6, [r3, #0]
 800c20a:	6862      	ldr	r2, [r4, #4]
 800c20c:	2100      	movs	r1, #0
 800c20e:	4630      	mov	r0, r6
 800c210:	f7f3 ffde 	bl	80001d0 <memchr>
 800c214:	b108      	cbz	r0, 800c21a <_printf_i+0x1e6>
 800c216:	1b80      	subs	r0, r0, r6
 800c218:	6060      	str	r0, [r4, #4]
 800c21a:	6863      	ldr	r3, [r4, #4]
 800c21c:	6123      	str	r3, [r4, #16]
 800c21e:	2300      	movs	r3, #0
 800c220:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c224:	e7aa      	b.n	800c17c <_printf_i+0x148>
 800c226:	6923      	ldr	r3, [r4, #16]
 800c228:	4632      	mov	r2, r6
 800c22a:	4649      	mov	r1, r9
 800c22c:	4640      	mov	r0, r8
 800c22e:	47d0      	blx	sl
 800c230:	3001      	adds	r0, #1
 800c232:	d0ad      	beq.n	800c190 <_printf_i+0x15c>
 800c234:	6823      	ldr	r3, [r4, #0]
 800c236:	079b      	lsls	r3, r3, #30
 800c238:	d413      	bmi.n	800c262 <_printf_i+0x22e>
 800c23a:	68e0      	ldr	r0, [r4, #12]
 800c23c:	9b03      	ldr	r3, [sp, #12]
 800c23e:	4298      	cmp	r0, r3
 800c240:	bfb8      	it	lt
 800c242:	4618      	movlt	r0, r3
 800c244:	e7a6      	b.n	800c194 <_printf_i+0x160>
 800c246:	2301      	movs	r3, #1
 800c248:	4632      	mov	r2, r6
 800c24a:	4649      	mov	r1, r9
 800c24c:	4640      	mov	r0, r8
 800c24e:	47d0      	blx	sl
 800c250:	3001      	adds	r0, #1
 800c252:	d09d      	beq.n	800c190 <_printf_i+0x15c>
 800c254:	3501      	adds	r5, #1
 800c256:	68e3      	ldr	r3, [r4, #12]
 800c258:	9903      	ldr	r1, [sp, #12]
 800c25a:	1a5b      	subs	r3, r3, r1
 800c25c:	42ab      	cmp	r3, r5
 800c25e:	dcf2      	bgt.n	800c246 <_printf_i+0x212>
 800c260:	e7eb      	b.n	800c23a <_printf_i+0x206>
 800c262:	2500      	movs	r5, #0
 800c264:	f104 0619 	add.w	r6, r4, #25
 800c268:	e7f5      	b.n	800c256 <_printf_i+0x222>
 800c26a:	bf00      	nop
 800c26c:	0800f49e 	.word	0x0800f49e
 800c270:	0800f4af 	.word	0x0800f4af

0800c274 <std>:
 800c274:	2300      	movs	r3, #0
 800c276:	b510      	push	{r4, lr}
 800c278:	4604      	mov	r4, r0
 800c27a:	e9c0 3300 	strd	r3, r3, [r0]
 800c27e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c282:	6083      	str	r3, [r0, #8]
 800c284:	8181      	strh	r1, [r0, #12]
 800c286:	6643      	str	r3, [r0, #100]	@ 0x64
 800c288:	81c2      	strh	r2, [r0, #14]
 800c28a:	6183      	str	r3, [r0, #24]
 800c28c:	4619      	mov	r1, r3
 800c28e:	2208      	movs	r2, #8
 800c290:	305c      	adds	r0, #92	@ 0x5c
 800c292:	f000 f9f9 	bl	800c688 <memset>
 800c296:	4b0d      	ldr	r3, [pc, #52]	@ (800c2cc <std+0x58>)
 800c298:	6263      	str	r3, [r4, #36]	@ 0x24
 800c29a:	4b0d      	ldr	r3, [pc, #52]	@ (800c2d0 <std+0x5c>)
 800c29c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c29e:	4b0d      	ldr	r3, [pc, #52]	@ (800c2d4 <std+0x60>)
 800c2a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c2a2:	4b0d      	ldr	r3, [pc, #52]	@ (800c2d8 <std+0x64>)
 800c2a4:	6323      	str	r3, [r4, #48]	@ 0x30
 800c2a6:	4b0d      	ldr	r3, [pc, #52]	@ (800c2dc <std+0x68>)
 800c2a8:	6224      	str	r4, [r4, #32]
 800c2aa:	429c      	cmp	r4, r3
 800c2ac:	d006      	beq.n	800c2bc <std+0x48>
 800c2ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c2b2:	4294      	cmp	r4, r2
 800c2b4:	d002      	beq.n	800c2bc <std+0x48>
 800c2b6:	33d0      	adds	r3, #208	@ 0xd0
 800c2b8:	429c      	cmp	r4, r3
 800c2ba:	d105      	bne.n	800c2c8 <std+0x54>
 800c2bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c2c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2c4:	f000 ba5c 	b.w	800c780 <__retarget_lock_init_recursive>
 800c2c8:	bd10      	pop	{r4, pc}
 800c2ca:	bf00      	nop
 800c2cc:	0800c4d9 	.word	0x0800c4d9
 800c2d0:	0800c4fb 	.word	0x0800c4fb
 800c2d4:	0800c533 	.word	0x0800c533
 800c2d8:	0800c557 	.word	0x0800c557
 800c2dc:	2000073c 	.word	0x2000073c

0800c2e0 <stdio_exit_handler>:
 800c2e0:	4a02      	ldr	r2, [pc, #8]	@ (800c2ec <stdio_exit_handler+0xc>)
 800c2e2:	4903      	ldr	r1, [pc, #12]	@ (800c2f0 <stdio_exit_handler+0x10>)
 800c2e4:	4803      	ldr	r0, [pc, #12]	@ (800c2f4 <stdio_exit_handler+0x14>)
 800c2e6:	f000 b869 	b.w	800c3bc <_fwalk_sglue>
 800c2ea:	bf00      	nop
 800c2ec:	20000010 	.word	0x20000010
 800c2f0:	0800e0b1 	.word	0x0800e0b1
 800c2f4:	20000020 	.word	0x20000020

0800c2f8 <cleanup_stdio>:
 800c2f8:	6841      	ldr	r1, [r0, #4]
 800c2fa:	4b0c      	ldr	r3, [pc, #48]	@ (800c32c <cleanup_stdio+0x34>)
 800c2fc:	4299      	cmp	r1, r3
 800c2fe:	b510      	push	{r4, lr}
 800c300:	4604      	mov	r4, r0
 800c302:	d001      	beq.n	800c308 <cleanup_stdio+0x10>
 800c304:	f001 fed4 	bl	800e0b0 <_fflush_r>
 800c308:	68a1      	ldr	r1, [r4, #8]
 800c30a:	4b09      	ldr	r3, [pc, #36]	@ (800c330 <cleanup_stdio+0x38>)
 800c30c:	4299      	cmp	r1, r3
 800c30e:	d002      	beq.n	800c316 <cleanup_stdio+0x1e>
 800c310:	4620      	mov	r0, r4
 800c312:	f001 fecd 	bl	800e0b0 <_fflush_r>
 800c316:	68e1      	ldr	r1, [r4, #12]
 800c318:	4b06      	ldr	r3, [pc, #24]	@ (800c334 <cleanup_stdio+0x3c>)
 800c31a:	4299      	cmp	r1, r3
 800c31c:	d004      	beq.n	800c328 <cleanup_stdio+0x30>
 800c31e:	4620      	mov	r0, r4
 800c320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c324:	f001 bec4 	b.w	800e0b0 <_fflush_r>
 800c328:	bd10      	pop	{r4, pc}
 800c32a:	bf00      	nop
 800c32c:	2000073c 	.word	0x2000073c
 800c330:	200007a4 	.word	0x200007a4
 800c334:	2000080c 	.word	0x2000080c

0800c338 <global_stdio_init.part.0>:
 800c338:	b510      	push	{r4, lr}
 800c33a:	4b0b      	ldr	r3, [pc, #44]	@ (800c368 <global_stdio_init.part.0+0x30>)
 800c33c:	4c0b      	ldr	r4, [pc, #44]	@ (800c36c <global_stdio_init.part.0+0x34>)
 800c33e:	4a0c      	ldr	r2, [pc, #48]	@ (800c370 <global_stdio_init.part.0+0x38>)
 800c340:	601a      	str	r2, [r3, #0]
 800c342:	4620      	mov	r0, r4
 800c344:	2200      	movs	r2, #0
 800c346:	2104      	movs	r1, #4
 800c348:	f7ff ff94 	bl	800c274 <std>
 800c34c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c350:	2201      	movs	r2, #1
 800c352:	2109      	movs	r1, #9
 800c354:	f7ff ff8e 	bl	800c274 <std>
 800c358:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c35c:	2202      	movs	r2, #2
 800c35e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c362:	2112      	movs	r1, #18
 800c364:	f7ff bf86 	b.w	800c274 <std>
 800c368:	20000874 	.word	0x20000874
 800c36c:	2000073c 	.word	0x2000073c
 800c370:	0800c2e1 	.word	0x0800c2e1

0800c374 <__sfp_lock_acquire>:
 800c374:	4801      	ldr	r0, [pc, #4]	@ (800c37c <__sfp_lock_acquire+0x8>)
 800c376:	f000 ba04 	b.w	800c782 <__retarget_lock_acquire_recursive>
 800c37a:	bf00      	nop
 800c37c:	2000087d 	.word	0x2000087d

0800c380 <__sfp_lock_release>:
 800c380:	4801      	ldr	r0, [pc, #4]	@ (800c388 <__sfp_lock_release+0x8>)
 800c382:	f000 b9ff 	b.w	800c784 <__retarget_lock_release_recursive>
 800c386:	bf00      	nop
 800c388:	2000087d 	.word	0x2000087d

0800c38c <__sinit>:
 800c38c:	b510      	push	{r4, lr}
 800c38e:	4604      	mov	r4, r0
 800c390:	f7ff fff0 	bl	800c374 <__sfp_lock_acquire>
 800c394:	6a23      	ldr	r3, [r4, #32]
 800c396:	b11b      	cbz	r3, 800c3a0 <__sinit+0x14>
 800c398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c39c:	f7ff bff0 	b.w	800c380 <__sfp_lock_release>
 800c3a0:	4b04      	ldr	r3, [pc, #16]	@ (800c3b4 <__sinit+0x28>)
 800c3a2:	6223      	str	r3, [r4, #32]
 800c3a4:	4b04      	ldr	r3, [pc, #16]	@ (800c3b8 <__sinit+0x2c>)
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d1f5      	bne.n	800c398 <__sinit+0xc>
 800c3ac:	f7ff ffc4 	bl	800c338 <global_stdio_init.part.0>
 800c3b0:	e7f2      	b.n	800c398 <__sinit+0xc>
 800c3b2:	bf00      	nop
 800c3b4:	0800c2f9 	.word	0x0800c2f9
 800c3b8:	20000874 	.word	0x20000874

0800c3bc <_fwalk_sglue>:
 800c3bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3c0:	4607      	mov	r7, r0
 800c3c2:	4688      	mov	r8, r1
 800c3c4:	4614      	mov	r4, r2
 800c3c6:	2600      	movs	r6, #0
 800c3c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c3cc:	f1b9 0901 	subs.w	r9, r9, #1
 800c3d0:	d505      	bpl.n	800c3de <_fwalk_sglue+0x22>
 800c3d2:	6824      	ldr	r4, [r4, #0]
 800c3d4:	2c00      	cmp	r4, #0
 800c3d6:	d1f7      	bne.n	800c3c8 <_fwalk_sglue+0xc>
 800c3d8:	4630      	mov	r0, r6
 800c3da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3de:	89ab      	ldrh	r3, [r5, #12]
 800c3e0:	2b01      	cmp	r3, #1
 800c3e2:	d907      	bls.n	800c3f4 <_fwalk_sglue+0x38>
 800c3e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c3e8:	3301      	adds	r3, #1
 800c3ea:	d003      	beq.n	800c3f4 <_fwalk_sglue+0x38>
 800c3ec:	4629      	mov	r1, r5
 800c3ee:	4638      	mov	r0, r7
 800c3f0:	47c0      	blx	r8
 800c3f2:	4306      	orrs	r6, r0
 800c3f4:	3568      	adds	r5, #104	@ 0x68
 800c3f6:	e7e9      	b.n	800c3cc <_fwalk_sglue+0x10>

0800c3f8 <iprintf>:
 800c3f8:	b40f      	push	{r0, r1, r2, r3}
 800c3fa:	b507      	push	{r0, r1, r2, lr}
 800c3fc:	4906      	ldr	r1, [pc, #24]	@ (800c418 <iprintf+0x20>)
 800c3fe:	ab04      	add	r3, sp, #16
 800c400:	6808      	ldr	r0, [r1, #0]
 800c402:	f853 2b04 	ldr.w	r2, [r3], #4
 800c406:	6881      	ldr	r1, [r0, #8]
 800c408:	9301      	str	r3, [sp, #4]
 800c40a:	f001 fcb5 	bl	800dd78 <_vfiprintf_r>
 800c40e:	b003      	add	sp, #12
 800c410:	f85d eb04 	ldr.w	lr, [sp], #4
 800c414:	b004      	add	sp, #16
 800c416:	4770      	bx	lr
 800c418:	2000001c 	.word	0x2000001c

0800c41c <_puts_r>:
 800c41c:	6a03      	ldr	r3, [r0, #32]
 800c41e:	b570      	push	{r4, r5, r6, lr}
 800c420:	6884      	ldr	r4, [r0, #8]
 800c422:	4605      	mov	r5, r0
 800c424:	460e      	mov	r6, r1
 800c426:	b90b      	cbnz	r3, 800c42c <_puts_r+0x10>
 800c428:	f7ff ffb0 	bl	800c38c <__sinit>
 800c42c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c42e:	07db      	lsls	r3, r3, #31
 800c430:	d405      	bmi.n	800c43e <_puts_r+0x22>
 800c432:	89a3      	ldrh	r3, [r4, #12]
 800c434:	0598      	lsls	r0, r3, #22
 800c436:	d402      	bmi.n	800c43e <_puts_r+0x22>
 800c438:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c43a:	f000 f9a2 	bl	800c782 <__retarget_lock_acquire_recursive>
 800c43e:	89a3      	ldrh	r3, [r4, #12]
 800c440:	0719      	lsls	r1, r3, #28
 800c442:	d502      	bpl.n	800c44a <_puts_r+0x2e>
 800c444:	6923      	ldr	r3, [r4, #16]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d135      	bne.n	800c4b6 <_puts_r+0x9a>
 800c44a:	4621      	mov	r1, r4
 800c44c:	4628      	mov	r0, r5
 800c44e:	f000 f8c5 	bl	800c5dc <__swsetup_r>
 800c452:	b380      	cbz	r0, 800c4b6 <_puts_r+0x9a>
 800c454:	f04f 35ff 	mov.w	r5, #4294967295
 800c458:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c45a:	07da      	lsls	r2, r3, #31
 800c45c:	d405      	bmi.n	800c46a <_puts_r+0x4e>
 800c45e:	89a3      	ldrh	r3, [r4, #12]
 800c460:	059b      	lsls	r3, r3, #22
 800c462:	d402      	bmi.n	800c46a <_puts_r+0x4e>
 800c464:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c466:	f000 f98d 	bl	800c784 <__retarget_lock_release_recursive>
 800c46a:	4628      	mov	r0, r5
 800c46c:	bd70      	pop	{r4, r5, r6, pc}
 800c46e:	2b00      	cmp	r3, #0
 800c470:	da04      	bge.n	800c47c <_puts_r+0x60>
 800c472:	69a2      	ldr	r2, [r4, #24]
 800c474:	429a      	cmp	r2, r3
 800c476:	dc17      	bgt.n	800c4a8 <_puts_r+0x8c>
 800c478:	290a      	cmp	r1, #10
 800c47a:	d015      	beq.n	800c4a8 <_puts_r+0x8c>
 800c47c:	6823      	ldr	r3, [r4, #0]
 800c47e:	1c5a      	adds	r2, r3, #1
 800c480:	6022      	str	r2, [r4, #0]
 800c482:	7019      	strb	r1, [r3, #0]
 800c484:	68a3      	ldr	r3, [r4, #8]
 800c486:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c48a:	3b01      	subs	r3, #1
 800c48c:	60a3      	str	r3, [r4, #8]
 800c48e:	2900      	cmp	r1, #0
 800c490:	d1ed      	bne.n	800c46e <_puts_r+0x52>
 800c492:	2b00      	cmp	r3, #0
 800c494:	da11      	bge.n	800c4ba <_puts_r+0x9e>
 800c496:	4622      	mov	r2, r4
 800c498:	210a      	movs	r1, #10
 800c49a:	4628      	mov	r0, r5
 800c49c:	f000 f85f 	bl	800c55e <__swbuf_r>
 800c4a0:	3001      	adds	r0, #1
 800c4a2:	d0d7      	beq.n	800c454 <_puts_r+0x38>
 800c4a4:	250a      	movs	r5, #10
 800c4a6:	e7d7      	b.n	800c458 <_puts_r+0x3c>
 800c4a8:	4622      	mov	r2, r4
 800c4aa:	4628      	mov	r0, r5
 800c4ac:	f000 f857 	bl	800c55e <__swbuf_r>
 800c4b0:	3001      	adds	r0, #1
 800c4b2:	d1e7      	bne.n	800c484 <_puts_r+0x68>
 800c4b4:	e7ce      	b.n	800c454 <_puts_r+0x38>
 800c4b6:	3e01      	subs	r6, #1
 800c4b8:	e7e4      	b.n	800c484 <_puts_r+0x68>
 800c4ba:	6823      	ldr	r3, [r4, #0]
 800c4bc:	1c5a      	adds	r2, r3, #1
 800c4be:	6022      	str	r2, [r4, #0]
 800c4c0:	220a      	movs	r2, #10
 800c4c2:	701a      	strb	r2, [r3, #0]
 800c4c4:	e7ee      	b.n	800c4a4 <_puts_r+0x88>
	...

0800c4c8 <puts>:
 800c4c8:	4b02      	ldr	r3, [pc, #8]	@ (800c4d4 <puts+0xc>)
 800c4ca:	4601      	mov	r1, r0
 800c4cc:	6818      	ldr	r0, [r3, #0]
 800c4ce:	f7ff bfa5 	b.w	800c41c <_puts_r>
 800c4d2:	bf00      	nop
 800c4d4:	2000001c 	.word	0x2000001c

0800c4d8 <__sread>:
 800c4d8:	b510      	push	{r4, lr}
 800c4da:	460c      	mov	r4, r1
 800c4dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4e0:	f000 f900 	bl	800c6e4 <_read_r>
 800c4e4:	2800      	cmp	r0, #0
 800c4e6:	bfab      	itete	ge
 800c4e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c4ea:	89a3      	ldrhlt	r3, [r4, #12]
 800c4ec:	181b      	addge	r3, r3, r0
 800c4ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c4f2:	bfac      	ite	ge
 800c4f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c4f6:	81a3      	strhlt	r3, [r4, #12]
 800c4f8:	bd10      	pop	{r4, pc}

0800c4fa <__swrite>:
 800c4fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4fe:	461f      	mov	r7, r3
 800c500:	898b      	ldrh	r3, [r1, #12]
 800c502:	05db      	lsls	r3, r3, #23
 800c504:	4605      	mov	r5, r0
 800c506:	460c      	mov	r4, r1
 800c508:	4616      	mov	r6, r2
 800c50a:	d505      	bpl.n	800c518 <__swrite+0x1e>
 800c50c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c510:	2302      	movs	r3, #2
 800c512:	2200      	movs	r2, #0
 800c514:	f000 f8d4 	bl	800c6c0 <_lseek_r>
 800c518:	89a3      	ldrh	r3, [r4, #12]
 800c51a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c51e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c522:	81a3      	strh	r3, [r4, #12]
 800c524:	4632      	mov	r2, r6
 800c526:	463b      	mov	r3, r7
 800c528:	4628      	mov	r0, r5
 800c52a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c52e:	f000 b8eb 	b.w	800c708 <_write_r>

0800c532 <__sseek>:
 800c532:	b510      	push	{r4, lr}
 800c534:	460c      	mov	r4, r1
 800c536:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c53a:	f000 f8c1 	bl	800c6c0 <_lseek_r>
 800c53e:	1c43      	adds	r3, r0, #1
 800c540:	89a3      	ldrh	r3, [r4, #12]
 800c542:	bf15      	itete	ne
 800c544:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c546:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c54a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c54e:	81a3      	strheq	r3, [r4, #12]
 800c550:	bf18      	it	ne
 800c552:	81a3      	strhne	r3, [r4, #12]
 800c554:	bd10      	pop	{r4, pc}

0800c556 <__sclose>:
 800c556:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c55a:	f000 b8a1 	b.w	800c6a0 <_close_r>

0800c55e <__swbuf_r>:
 800c55e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c560:	460e      	mov	r6, r1
 800c562:	4614      	mov	r4, r2
 800c564:	4605      	mov	r5, r0
 800c566:	b118      	cbz	r0, 800c570 <__swbuf_r+0x12>
 800c568:	6a03      	ldr	r3, [r0, #32]
 800c56a:	b90b      	cbnz	r3, 800c570 <__swbuf_r+0x12>
 800c56c:	f7ff ff0e 	bl	800c38c <__sinit>
 800c570:	69a3      	ldr	r3, [r4, #24]
 800c572:	60a3      	str	r3, [r4, #8]
 800c574:	89a3      	ldrh	r3, [r4, #12]
 800c576:	071a      	lsls	r2, r3, #28
 800c578:	d501      	bpl.n	800c57e <__swbuf_r+0x20>
 800c57a:	6923      	ldr	r3, [r4, #16]
 800c57c:	b943      	cbnz	r3, 800c590 <__swbuf_r+0x32>
 800c57e:	4621      	mov	r1, r4
 800c580:	4628      	mov	r0, r5
 800c582:	f000 f82b 	bl	800c5dc <__swsetup_r>
 800c586:	b118      	cbz	r0, 800c590 <__swbuf_r+0x32>
 800c588:	f04f 37ff 	mov.w	r7, #4294967295
 800c58c:	4638      	mov	r0, r7
 800c58e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c590:	6823      	ldr	r3, [r4, #0]
 800c592:	6922      	ldr	r2, [r4, #16]
 800c594:	1a98      	subs	r0, r3, r2
 800c596:	6963      	ldr	r3, [r4, #20]
 800c598:	b2f6      	uxtb	r6, r6
 800c59a:	4283      	cmp	r3, r0
 800c59c:	4637      	mov	r7, r6
 800c59e:	dc05      	bgt.n	800c5ac <__swbuf_r+0x4e>
 800c5a0:	4621      	mov	r1, r4
 800c5a2:	4628      	mov	r0, r5
 800c5a4:	f001 fd84 	bl	800e0b0 <_fflush_r>
 800c5a8:	2800      	cmp	r0, #0
 800c5aa:	d1ed      	bne.n	800c588 <__swbuf_r+0x2a>
 800c5ac:	68a3      	ldr	r3, [r4, #8]
 800c5ae:	3b01      	subs	r3, #1
 800c5b0:	60a3      	str	r3, [r4, #8]
 800c5b2:	6823      	ldr	r3, [r4, #0]
 800c5b4:	1c5a      	adds	r2, r3, #1
 800c5b6:	6022      	str	r2, [r4, #0]
 800c5b8:	701e      	strb	r6, [r3, #0]
 800c5ba:	6962      	ldr	r2, [r4, #20]
 800c5bc:	1c43      	adds	r3, r0, #1
 800c5be:	429a      	cmp	r2, r3
 800c5c0:	d004      	beq.n	800c5cc <__swbuf_r+0x6e>
 800c5c2:	89a3      	ldrh	r3, [r4, #12]
 800c5c4:	07db      	lsls	r3, r3, #31
 800c5c6:	d5e1      	bpl.n	800c58c <__swbuf_r+0x2e>
 800c5c8:	2e0a      	cmp	r6, #10
 800c5ca:	d1df      	bne.n	800c58c <__swbuf_r+0x2e>
 800c5cc:	4621      	mov	r1, r4
 800c5ce:	4628      	mov	r0, r5
 800c5d0:	f001 fd6e 	bl	800e0b0 <_fflush_r>
 800c5d4:	2800      	cmp	r0, #0
 800c5d6:	d0d9      	beq.n	800c58c <__swbuf_r+0x2e>
 800c5d8:	e7d6      	b.n	800c588 <__swbuf_r+0x2a>
	...

0800c5dc <__swsetup_r>:
 800c5dc:	b538      	push	{r3, r4, r5, lr}
 800c5de:	4b29      	ldr	r3, [pc, #164]	@ (800c684 <__swsetup_r+0xa8>)
 800c5e0:	4605      	mov	r5, r0
 800c5e2:	6818      	ldr	r0, [r3, #0]
 800c5e4:	460c      	mov	r4, r1
 800c5e6:	b118      	cbz	r0, 800c5f0 <__swsetup_r+0x14>
 800c5e8:	6a03      	ldr	r3, [r0, #32]
 800c5ea:	b90b      	cbnz	r3, 800c5f0 <__swsetup_r+0x14>
 800c5ec:	f7ff fece 	bl	800c38c <__sinit>
 800c5f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5f4:	0719      	lsls	r1, r3, #28
 800c5f6:	d422      	bmi.n	800c63e <__swsetup_r+0x62>
 800c5f8:	06da      	lsls	r2, r3, #27
 800c5fa:	d407      	bmi.n	800c60c <__swsetup_r+0x30>
 800c5fc:	2209      	movs	r2, #9
 800c5fe:	602a      	str	r2, [r5, #0]
 800c600:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c604:	81a3      	strh	r3, [r4, #12]
 800c606:	f04f 30ff 	mov.w	r0, #4294967295
 800c60a:	e033      	b.n	800c674 <__swsetup_r+0x98>
 800c60c:	0758      	lsls	r0, r3, #29
 800c60e:	d512      	bpl.n	800c636 <__swsetup_r+0x5a>
 800c610:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c612:	b141      	cbz	r1, 800c626 <__swsetup_r+0x4a>
 800c614:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c618:	4299      	cmp	r1, r3
 800c61a:	d002      	beq.n	800c622 <__swsetup_r+0x46>
 800c61c:	4628      	mov	r0, r5
 800c61e:	f000 feff 	bl	800d420 <_free_r>
 800c622:	2300      	movs	r3, #0
 800c624:	6363      	str	r3, [r4, #52]	@ 0x34
 800c626:	89a3      	ldrh	r3, [r4, #12]
 800c628:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c62c:	81a3      	strh	r3, [r4, #12]
 800c62e:	2300      	movs	r3, #0
 800c630:	6063      	str	r3, [r4, #4]
 800c632:	6923      	ldr	r3, [r4, #16]
 800c634:	6023      	str	r3, [r4, #0]
 800c636:	89a3      	ldrh	r3, [r4, #12]
 800c638:	f043 0308 	orr.w	r3, r3, #8
 800c63c:	81a3      	strh	r3, [r4, #12]
 800c63e:	6923      	ldr	r3, [r4, #16]
 800c640:	b94b      	cbnz	r3, 800c656 <__swsetup_r+0x7a>
 800c642:	89a3      	ldrh	r3, [r4, #12]
 800c644:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c648:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c64c:	d003      	beq.n	800c656 <__swsetup_r+0x7a>
 800c64e:	4621      	mov	r1, r4
 800c650:	4628      	mov	r0, r5
 800c652:	f001 fd7b 	bl	800e14c <__smakebuf_r>
 800c656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c65a:	f013 0201 	ands.w	r2, r3, #1
 800c65e:	d00a      	beq.n	800c676 <__swsetup_r+0x9a>
 800c660:	2200      	movs	r2, #0
 800c662:	60a2      	str	r2, [r4, #8]
 800c664:	6962      	ldr	r2, [r4, #20]
 800c666:	4252      	negs	r2, r2
 800c668:	61a2      	str	r2, [r4, #24]
 800c66a:	6922      	ldr	r2, [r4, #16]
 800c66c:	b942      	cbnz	r2, 800c680 <__swsetup_r+0xa4>
 800c66e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c672:	d1c5      	bne.n	800c600 <__swsetup_r+0x24>
 800c674:	bd38      	pop	{r3, r4, r5, pc}
 800c676:	0799      	lsls	r1, r3, #30
 800c678:	bf58      	it	pl
 800c67a:	6962      	ldrpl	r2, [r4, #20]
 800c67c:	60a2      	str	r2, [r4, #8]
 800c67e:	e7f4      	b.n	800c66a <__swsetup_r+0x8e>
 800c680:	2000      	movs	r0, #0
 800c682:	e7f7      	b.n	800c674 <__swsetup_r+0x98>
 800c684:	2000001c 	.word	0x2000001c

0800c688 <memset>:
 800c688:	4402      	add	r2, r0
 800c68a:	4603      	mov	r3, r0
 800c68c:	4293      	cmp	r3, r2
 800c68e:	d100      	bne.n	800c692 <memset+0xa>
 800c690:	4770      	bx	lr
 800c692:	f803 1b01 	strb.w	r1, [r3], #1
 800c696:	e7f9      	b.n	800c68c <memset+0x4>

0800c698 <_localeconv_r>:
 800c698:	4800      	ldr	r0, [pc, #0]	@ (800c69c <_localeconv_r+0x4>)
 800c69a:	4770      	bx	lr
 800c69c:	2000015c 	.word	0x2000015c

0800c6a0 <_close_r>:
 800c6a0:	b538      	push	{r3, r4, r5, lr}
 800c6a2:	4d06      	ldr	r5, [pc, #24]	@ (800c6bc <_close_r+0x1c>)
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	4604      	mov	r4, r0
 800c6a8:	4608      	mov	r0, r1
 800c6aa:	602b      	str	r3, [r5, #0]
 800c6ac:	f7f9 f958 	bl	8005960 <_close>
 800c6b0:	1c43      	adds	r3, r0, #1
 800c6b2:	d102      	bne.n	800c6ba <_close_r+0x1a>
 800c6b4:	682b      	ldr	r3, [r5, #0]
 800c6b6:	b103      	cbz	r3, 800c6ba <_close_r+0x1a>
 800c6b8:	6023      	str	r3, [r4, #0]
 800c6ba:	bd38      	pop	{r3, r4, r5, pc}
 800c6bc:	20000878 	.word	0x20000878

0800c6c0 <_lseek_r>:
 800c6c0:	b538      	push	{r3, r4, r5, lr}
 800c6c2:	4d07      	ldr	r5, [pc, #28]	@ (800c6e0 <_lseek_r+0x20>)
 800c6c4:	4604      	mov	r4, r0
 800c6c6:	4608      	mov	r0, r1
 800c6c8:	4611      	mov	r1, r2
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	602a      	str	r2, [r5, #0]
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	f7f9 f96d 	bl	80059ae <_lseek>
 800c6d4:	1c43      	adds	r3, r0, #1
 800c6d6:	d102      	bne.n	800c6de <_lseek_r+0x1e>
 800c6d8:	682b      	ldr	r3, [r5, #0]
 800c6da:	b103      	cbz	r3, 800c6de <_lseek_r+0x1e>
 800c6dc:	6023      	str	r3, [r4, #0]
 800c6de:	bd38      	pop	{r3, r4, r5, pc}
 800c6e0:	20000878 	.word	0x20000878

0800c6e4 <_read_r>:
 800c6e4:	b538      	push	{r3, r4, r5, lr}
 800c6e6:	4d07      	ldr	r5, [pc, #28]	@ (800c704 <_read_r+0x20>)
 800c6e8:	4604      	mov	r4, r0
 800c6ea:	4608      	mov	r0, r1
 800c6ec:	4611      	mov	r1, r2
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	602a      	str	r2, [r5, #0]
 800c6f2:	461a      	mov	r2, r3
 800c6f4:	f7f9 f917 	bl	8005926 <_read>
 800c6f8:	1c43      	adds	r3, r0, #1
 800c6fa:	d102      	bne.n	800c702 <_read_r+0x1e>
 800c6fc:	682b      	ldr	r3, [r5, #0]
 800c6fe:	b103      	cbz	r3, 800c702 <_read_r+0x1e>
 800c700:	6023      	str	r3, [r4, #0]
 800c702:	bd38      	pop	{r3, r4, r5, pc}
 800c704:	20000878 	.word	0x20000878

0800c708 <_write_r>:
 800c708:	b538      	push	{r3, r4, r5, lr}
 800c70a:	4d07      	ldr	r5, [pc, #28]	@ (800c728 <_write_r+0x20>)
 800c70c:	4604      	mov	r4, r0
 800c70e:	4608      	mov	r0, r1
 800c710:	4611      	mov	r1, r2
 800c712:	2200      	movs	r2, #0
 800c714:	602a      	str	r2, [r5, #0]
 800c716:	461a      	mov	r2, r3
 800c718:	f7f6 ff26 	bl	8003568 <_write>
 800c71c:	1c43      	adds	r3, r0, #1
 800c71e:	d102      	bne.n	800c726 <_write_r+0x1e>
 800c720:	682b      	ldr	r3, [r5, #0]
 800c722:	b103      	cbz	r3, 800c726 <_write_r+0x1e>
 800c724:	6023      	str	r3, [r4, #0]
 800c726:	bd38      	pop	{r3, r4, r5, pc}
 800c728:	20000878 	.word	0x20000878

0800c72c <__errno>:
 800c72c:	4b01      	ldr	r3, [pc, #4]	@ (800c734 <__errno+0x8>)
 800c72e:	6818      	ldr	r0, [r3, #0]
 800c730:	4770      	bx	lr
 800c732:	bf00      	nop
 800c734:	2000001c 	.word	0x2000001c

0800c738 <__libc_init_array>:
 800c738:	b570      	push	{r4, r5, r6, lr}
 800c73a:	4d0d      	ldr	r5, [pc, #52]	@ (800c770 <__libc_init_array+0x38>)
 800c73c:	4c0d      	ldr	r4, [pc, #52]	@ (800c774 <__libc_init_array+0x3c>)
 800c73e:	1b64      	subs	r4, r4, r5
 800c740:	10a4      	asrs	r4, r4, #2
 800c742:	2600      	movs	r6, #0
 800c744:	42a6      	cmp	r6, r4
 800c746:	d109      	bne.n	800c75c <__libc_init_array+0x24>
 800c748:	4d0b      	ldr	r5, [pc, #44]	@ (800c778 <__libc_init_array+0x40>)
 800c74a:	4c0c      	ldr	r4, [pc, #48]	@ (800c77c <__libc_init_array+0x44>)
 800c74c:	f002 fc80 	bl	800f050 <_init>
 800c750:	1b64      	subs	r4, r4, r5
 800c752:	10a4      	asrs	r4, r4, #2
 800c754:	2600      	movs	r6, #0
 800c756:	42a6      	cmp	r6, r4
 800c758:	d105      	bne.n	800c766 <__libc_init_array+0x2e>
 800c75a:	bd70      	pop	{r4, r5, r6, pc}
 800c75c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c760:	4798      	blx	r3
 800c762:	3601      	adds	r6, #1
 800c764:	e7ee      	b.n	800c744 <__libc_init_array+0xc>
 800c766:	f855 3b04 	ldr.w	r3, [r5], #4
 800c76a:	4798      	blx	r3
 800c76c:	3601      	adds	r6, #1
 800c76e:	e7f2      	b.n	800c756 <__libc_init_array+0x1e>
 800c770:	0800f858 	.word	0x0800f858
 800c774:	0800f858 	.word	0x0800f858
 800c778:	0800f858 	.word	0x0800f858
 800c77c:	0800f85c 	.word	0x0800f85c

0800c780 <__retarget_lock_init_recursive>:
 800c780:	4770      	bx	lr

0800c782 <__retarget_lock_acquire_recursive>:
 800c782:	4770      	bx	lr

0800c784 <__retarget_lock_release_recursive>:
 800c784:	4770      	bx	lr

0800c786 <quorem>:
 800c786:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c78a:	6903      	ldr	r3, [r0, #16]
 800c78c:	690c      	ldr	r4, [r1, #16]
 800c78e:	42a3      	cmp	r3, r4
 800c790:	4607      	mov	r7, r0
 800c792:	db7e      	blt.n	800c892 <quorem+0x10c>
 800c794:	3c01      	subs	r4, #1
 800c796:	f101 0814 	add.w	r8, r1, #20
 800c79a:	00a3      	lsls	r3, r4, #2
 800c79c:	f100 0514 	add.w	r5, r0, #20
 800c7a0:	9300      	str	r3, [sp, #0]
 800c7a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c7a6:	9301      	str	r3, [sp, #4]
 800c7a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c7ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c7b0:	3301      	adds	r3, #1
 800c7b2:	429a      	cmp	r2, r3
 800c7b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c7b8:	fbb2 f6f3 	udiv	r6, r2, r3
 800c7bc:	d32e      	bcc.n	800c81c <quorem+0x96>
 800c7be:	f04f 0a00 	mov.w	sl, #0
 800c7c2:	46c4      	mov	ip, r8
 800c7c4:	46ae      	mov	lr, r5
 800c7c6:	46d3      	mov	fp, sl
 800c7c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c7cc:	b298      	uxth	r0, r3
 800c7ce:	fb06 a000 	mla	r0, r6, r0, sl
 800c7d2:	0c02      	lsrs	r2, r0, #16
 800c7d4:	0c1b      	lsrs	r3, r3, #16
 800c7d6:	fb06 2303 	mla	r3, r6, r3, r2
 800c7da:	f8de 2000 	ldr.w	r2, [lr]
 800c7de:	b280      	uxth	r0, r0
 800c7e0:	b292      	uxth	r2, r2
 800c7e2:	1a12      	subs	r2, r2, r0
 800c7e4:	445a      	add	r2, fp
 800c7e6:	f8de 0000 	ldr.w	r0, [lr]
 800c7ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c7ee:	b29b      	uxth	r3, r3
 800c7f0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c7f4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c7f8:	b292      	uxth	r2, r2
 800c7fa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c7fe:	45e1      	cmp	r9, ip
 800c800:	f84e 2b04 	str.w	r2, [lr], #4
 800c804:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c808:	d2de      	bcs.n	800c7c8 <quorem+0x42>
 800c80a:	9b00      	ldr	r3, [sp, #0]
 800c80c:	58eb      	ldr	r3, [r5, r3]
 800c80e:	b92b      	cbnz	r3, 800c81c <quorem+0x96>
 800c810:	9b01      	ldr	r3, [sp, #4]
 800c812:	3b04      	subs	r3, #4
 800c814:	429d      	cmp	r5, r3
 800c816:	461a      	mov	r2, r3
 800c818:	d32f      	bcc.n	800c87a <quorem+0xf4>
 800c81a:	613c      	str	r4, [r7, #16]
 800c81c:	4638      	mov	r0, r7
 800c81e:	f001 f979 	bl	800db14 <__mcmp>
 800c822:	2800      	cmp	r0, #0
 800c824:	db25      	blt.n	800c872 <quorem+0xec>
 800c826:	4629      	mov	r1, r5
 800c828:	2000      	movs	r0, #0
 800c82a:	f858 2b04 	ldr.w	r2, [r8], #4
 800c82e:	f8d1 c000 	ldr.w	ip, [r1]
 800c832:	fa1f fe82 	uxth.w	lr, r2
 800c836:	fa1f f38c 	uxth.w	r3, ip
 800c83a:	eba3 030e 	sub.w	r3, r3, lr
 800c83e:	4403      	add	r3, r0
 800c840:	0c12      	lsrs	r2, r2, #16
 800c842:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c846:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c84a:	b29b      	uxth	r3, r3
 800c84c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c850:	45c1      	cmp	r9, r8
 800c852:	f841 3b04 	str.w	r3, [r1], #4
 800c856:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c85a:	d2e6      	bcs.n	800c82a <quorem+0xa4>
 800c85c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c860:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c864:	b922      	cbnz	r2, 800c870 <quorem+0xea>
 800c866:	3b04      	subs	r3, #4
 800c868:	429d      	cmp	r5, r3
 800c86a:	461a      	mov	r2, r3
 800c86c:	d30b      	bcc.n	800c886 <quorem+0x100>
 800c86e:	613c      	str	r4, [r7, #16]
 800c870:	3601      	adds	r6, #1
 800c872:	4630      	mov	r0, r6
 800c874:	b003      	add	sp, #12
 800c876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c87a:	6812      	ldr	r2, [r2, #0]
 800c87c:	3b04      	subs	r3, #4
 800c87e:	2a00      	cmp	r2, #0
 800c880:	d1cb      	bne.n	800c81a <quorem+0x94>
 800c882:	3c01      	subs	r4, #1
 800c884:	e7c6      	b.n	800c814 <quorem+0x8e>
 800c886:	6812      	ldr	r2, [r2, #0]
 800c888:	3b04      	subs	r3, #4
 800c88a:	2a00      	cmp	r2, #0
 800c88c:	d1ef      	bne.n	800c86e <quorem+0xe8>
 800c88e:	3c01      	subs	r4, #1
 800c890:	e7ea      	b.n	800c868 <quorem+0xe2>
 800c892:	2000      	movs	r0, #0
 800c894:	e7ee      	b.n	800c874 <quorem+0xee>
	...

0800c898 <_dtoa_r>:
 800c898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c89c:	69c7      	ldr	r7, [r0, #28]
 800c89e:	b099      	sub	sp, #100	@ 0x64
 800c8a0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c8a4:	ec55 4b10 	vmov	r4, r5, d0
 800c8a8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800c8aa:	9109      	str	r1, [sp, #36]	@ 0x24
 800c8ac:	4683      	mov	fp, r0
 800c8ae:	920e      	str	r2, [sp, #56]	@ 0x38
 800c8b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c8b2:	b97f      	cbnz	r7, 800c8d4 <_dtoa_r+0x3c>
 800c8b4:	2010      	movs	r0, #16
 800c8b6:	f000 fdfd 	bl	800d4b4 <malloc>
 800c8ba:	4602      	mov	r2, r0
 800c8bc:	f8cb 001c 	str.w	r0, [fp, #28]
 800c8c0:	b920      	cbnz	r0, 800c8cc <_dtoa_r+0x34>
 800c8c2:	4ba7      	ldr	r3, [pc, #668]	@ (800cb60 <_dtoa_r+0x2c8>)
 800c8c4:	21ef      	movs	r1, #239	@ 0xef
 800c8c6:	48a7      	ldr	r0, [pc, #668]	@ (800cb64 <_dtoa_r+0x2cc>)
 800c8c8:	f001 fcbc 	bl	800e244 <__assert_func>
 800c8cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c8d0:	6007      	str	r7, [r0, #0]
 800c8d2:	60c7      	str	r7, [r0, #12]
 800c8d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c8d8:	6819      	ldr	r1, [r3, #0]
 800c8da:	b159      	cbz	r1, 800c8f4 <_dtoa_r+0x5c>
 800c8dc:	685a      	ldr	r2, [r3, #4]
 800c8de:	604a      	str	r2, [r1, #4]
 800c8e0:	2301      	movs	r3, #1
 800c8e2:	4093      	lsls	r3, r2
 800c8e4:	608b      	str	r3, [r1, #8]
 800c8e6:	4658      	mov	r0, fp
 800c8e8:	f000 feda 	bl	800d6a0 <_Bfree>
 800c8ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	601a      	str	r2, [r3, #0]
 800c8f4:	1e2b      	subs	r3, r5, #0
 800c8f6:	bfb9      	ittee	lt
 800c8f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c8fc:	9303      	strlt	r3, [sp, #12]
 800c8fe:	2300      	movge	r3, #0
 800c900:	6033      	strge	r3, [r6, #0]
 800c902:	9f03      	ldr	r7, [sp, #12]
 800c904:	4b98      	ldr	r3, [pc, #608]	@ (800cb68 <_dtoa_r+0x2d0>)
 800c906:	bfbc      	itt	lt
 800c908:	2201      	movlt	r2, #1
 800c90a:	6032      	strlt	r2, [r6, #0]
 800c90c:	43bb      	bics	r3, r7
 800c90e:	d112      	bne.n	800c936 <_dtoa_r+0x9e>
 800c910:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c912:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c916:	6013      	str	r3, [r2, #0]
 800c918:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c91c:	4323      	orrs	r3, r4
 800c91e:	f000 854d 	beq.w	800d3bc <_dtoa_r+0xb24>
 800c922:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c924:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800cb7c <_dtoa_r+0x2e4>
 800c928:	2b00      	cmp	r3, #0
 800c92a:	f000 854f 	beq.w	800d3cc <_dtoa_r+0xb34>
 800c92e:	f10a 0303 	add.w	r3, sl, #3
 800c932:	f000 bd49 	b.w	800d3c8 <_dtoa_r+0xb30>
 800c936:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c93a:	2200      	movs	r2, #0
 800c93c:	ec51 0b17 	vmov	r0, r1, d7
 800c940:	2300      	movs	r3, #0
 800c942:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800c946:	f7f4 f8bf 	bl	8000ac8 <__aeabi_dcmpeq>
 800c94a:	4680      	mov	r8, r0
 800c94c:	b158      	cbz	r0, 800c966 <_dtoa_r+0xce>
 800c94e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c950:	2301      	movs	r3, #1
 800c952:	6013      	str	r3, [r2, #0]
 800c954:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c956:	b113      	cbz	r3, 800c95e <_dtoa_r+0xc6>
 800c958:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c95a:	4b84      	ldr	r3, [pc, #528]	@ (800cb6c <_dtoa_r+0x2d4>)
 800c95c:	6013      	str	r3, [r2, #0]
 800c95e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800cb80 <_dtoa_r+0x2e8>
 800c962:	f000 bd33 	b.w	800d3cc <_dtoa_r+0xb34>
 800c966:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c96a:	aa16      	add	r2, sp, #88	@ 0x58
 800c96c:	a917      	add	r1, sp, #92	@ 0x5c
 800c96e:	4658      	mov	r0, fp
 800c970:	f001 f980 	bl	800dc74 <__d2b>
 800c974:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c978:	4681      	mov	r9, r0
 800c97a:	2e00      	cmp	r6, #0
 800c97c:	d077      	beq.n	800ca6e <_dtoa_r+0x1d6>
 800c97e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c980:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800c984:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c988:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c98c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c990:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c994:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c998:	4619      	mov	r1, r3
 800c99a:	2200      	movs	r2, #0
 800c99c:	4b74      	ldr	r3, [pc, #464]	@ (800cb70 <_dtoa_r+0x2d8>)
 800c99e:	f7f3 fc73 	bl	8000288 <__aeabi_dsub>
 800c9a2:	a369      	add	r3, pc, #420	@ (adr r3, 800cb48 <_dtoa_r+0x2b0>)
 800c9a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a8:	f7f3 fe26 	bl	80005f8 <__aeabi_dmul>
 800c9ac:	a368      	add	r3, pc, #416	@ (adr r3, 800cb50 <_dtoa_r+0x2b8>)
 800c9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b2:	f7f3 fc6b 	bl	800028c <__adddf3>
 800c9b6:	4604      	mov	r4, r0
 800c9b8:	4630      	mov	r0, r6
 800c9ba:	460d      	mov	r5, r1
 800c9bc:	f7f3 fdb2 	bl	8000524 <__aeabi_i2d>
 800c9c0:	a365      	add	r3, pc, #404	@ (adr r3, 800cb58 <_dtoa_r+0x2c0>)
 800c9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c6:	f7f3 fe17 	bl	80005f8 <__aeabi_dmul>
 800c9ca:	4602      	mov	r2, r0
 800c9cc:	460b      	mov	r3, r1
 800c9ce:	4620      	mov	r0, r4
 800c9d0:	4629      	mov	r1, r5
 800c9d2:	f7f3 fc5b 	bl	800028c <__adddf3>
 800c9d6:	4604      	mov	r4, r0
 800c9d8:	460d      	mov	r5, r1
 800c9da:	f7f4 f8bd 	bl	8000b58 <__aeabi_d2iz>
 800c9de:	2200      	movs	r2, #0
 800c9e0:	4607      	mov	r7, r0
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	4620      	mov	r0, r4
 800c9e6:	4629      	mov	r1, r5
 800c9e8:	f7f4 f878 	bl	8000adc <__aeabi_dcmplt>
 800c9ec:	b140      	cbz	r0, 800ca00 <_dtoa_r+0x168>
 800c9ee:	4638      	mov	r0, r7
 800c9f0:	f7f3 fd98 	bl	8000524 <__aeabi_i2d>
 800c9f4:	4622      	mov	r2, r4
 800c9f6:	462b      	mov	r3, r5
 800c9f8:	f7f4 f866 	bl	8000ac8 <__aeabi_dcmpeq>
 800c9fc:	b900      	cbnz	r0, 800ca00 <_dtoa_r+0x168>
 800c9fe:	3f01      	subs	r7, #1
 800ca00:	2f16      	cmp	r7, #22
 800ca02:	d851      	bhi.n	800caa8 <_dtoa_r+0x210>
 800ca04:	4b5b      	ldr	r3, [pc, #364]	@ (800cb74 <_dtoa_r+0x2dc>)
 800ca06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca12:	f7f4 f863 	bl	8000adc <__aeabi_dcmplt>
 800ca16:	2800      	cmp	r0, #0
 800ca18:	d048      	beq.n	800caac <_dtoa_r+0x214>
 800ca1a:	3f01      	subs	r7, #1
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	9312      	str	r3, [sp, #72]	@ 0x48
 800ca20:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ca22:	1b9b      	subs	r3, r3, r6
 800ca24:	1e5a      	subs	r2, r3, #1
 800ca26:	bf44      	itt	mi
 800ca28:	f1c3 0801 	rsbmi	r8, r3, #1
 800ca2c:	2300      	movmi	r3, #0
 800ca2e:	9208      	str	r2, [sp, #32]
 800ca30:	bf54      	ite	pl
 800ca32:	f04f 0800 	movpl.w	r8, #0
 800ca36:	9308      	strmi	r3, [sp, #32]
 800ca38:	2f00      	cmp	r7, #0
 800ca3a:	db39      	blt.n	800cab0 <_dtoa_r+0x218>
 800ca3c:	9b08      	ldr	r3, [sp, #32]
 800ca3e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800ca40:	443b      	add	r3, r7
 800ca42:	9308      	str	r3, [sp, #32]
 800ca44:	2300      	movs	r3, #0
 800ca46:	930a      	str	r3, [sp, #40]	@ 0x28
 800ca48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca4a:	2b09      	cmp	r3, #9
 800ca4c:	d864      	bhi.n	800cb18 <_dtoa_r+0x280>
 800ca4e:	2b05      	cmp	r3, #5
 800ca50:	bfc4      	itt	gt
 800ca52:	3b04      	subgt	r3, #4
 800ca54:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800ca56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca58:	f1a3 0302 	sub.w	r3, r3, #2
 800ca5c:	bfcc      	ite	gt
 800ca5e:	2400      	movgt	r4, #0
 800ca60:	2401      	movle	r4, #1
 800ca62:	2b03      	cmp	r3, #3
 800ca64:	d863      	bhi.n	800cb2e <_dtoa_r+0x296>
 800ca66:	e8df f003 	tbb	[pc, r3]
 800ca6a:	372a      	.short	0x372a
 800ca6c:	5535      	.short	0x5535
 800ca6e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ca72:	441e      	add	r6, r3
 800ca74:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ca78:	2b20      	cmp	r3, #32
 800ca7a:	bfc1      	itttt	gt
 800ca7c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ca80:	409f      	lslgt	r7, r3
 800ca82:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ca86:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ca8a:	bfd6      	itet	le
 800ca8c:	f1c3 0320 	rsble	r3, r3, #32
 800ca90:	ea47 0003 	orrgt.w	r0, r7, r3
 800ca94:	fa04 f003 	lslle.w	r0, r4, r3
 800ca98:	f7f3 fd34 	bl	8000504 <__aeabi_ui2d>
 800ca9c:	2201      	movs	r2, #1
 800ca9e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800caa2:	3e01      	subs	r6, #1
 800caa4:	9214      	str	r2, [sp, #80]	@ 0x50
 800caa6:	e777      	b.n	800c998 <_dtoa_r+0x100>
 800caa8:	2301      	movs	r3, #1
 800caaa:	e7b8      	b.n	800ca1e <_dtoa_r+0x186>
 800caac:	9012      	str	r0, [sp, #72]	@ 0x48
 800caae:	e7b7      	b.n	800ca20 <_dtoa_r+0x188>
 800cab0:	427b      	negs	r3, r7
 800cab2:	930a      	str	r3, [sp, #40]	@ 0x28
 800cab4:	2300      	movs	r3, #0
 800cab6:	eba8 0807 	sub.w	r8, r8, r7
 800caba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cabc:	e7c4      	b.n	800ca48 <_dtoa_r+0x1b0>
 800cabe:	2300      	movs	r3, #0
 800cac0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cac2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	dc35      	bgt.n	800cb34 <_dtoa_r+0x29c>
 800cac8:	2301      	movs	r3, #1
 800caca:	9300      	str	r3, [sp, #0]
 800cacc:	9307      	str	r3, [sp, #28]
 800cace:	461a      	mov	r2, r3
 800cad0:	920e      	str	r2, [sp, #56]	@ 0x38
 800cad2:	e00b      	b.n	800caec <_dtoa_r+0x254>
 800cad4:	2301      	movs	r3, #1
 800cad6:	e7f3      	b.n	800cac0 <_dtoa_r+0x228>
 800cad8:	2300      	movs	r3, #0
 800cada:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cadc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cade:	18fb      	adds	r3, r7, r3
 800cae0:	9300      	str	r3, [sp, #0]
 800cae2:	3301      	adds	r3, #1
 800cae4:	2b01      	cmp	r3, #1
 800cae6:	9307      	str	r3, [sp, #28]
 800cae8:	bfb8      	it	lt
 800caea:	2301      	movlt	r3, #1
 800caec:	f8db 001c 	ldr.w	r0, [fp, #28]
 800caf0:	2100      	movs	r1, #0
 800caf2:	2204      	movs	r2, #4
 800caf4:	f102 0514 	add.w	r5, r2, #20
 800caf8:	429d      	cmp	r5, r3
 800cafa:	d91f      	bls.n	800cb3c <_dtoa_r+0x2a4>
 800cafc:	6041      	str	r1, [r0, #4]
 800cafe:	4658      	mov	r0, fp
 800cb00:	f000 fd8e 	bl	800d620 <_Balloc>
 800cb04:	4682      	mov	sl, r0
 800cb06:	2800      	cmp	r0, #0
 800cb08:	d13c      	bne.n	800cb84 <_dtoa_r+0x2ec>
 800cb0a:	4b1b      	ldr	r3, [pc, #108]	@ (800cb78 <_dtoa_r+0x2e0>)
 800cb0c:	4602      	mov	r2, r0
 800cb0e:	f240 11af 	movw	r1, #431	@ 0x1af
 800cb12:	e6d8      	b.n	800c8c6 <_dtoa_r+0x2e>
 800cb14:	2301      	movs	r3, #1
 800cb16:	e7e0      	b.n	800cada <_dtoa_r+0x242>
 800cb18:	2401      	movs	r4, #1
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb1e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cb20:	f04f 33ff 	mov.w	r3, #4294967295
 800cb24:	9300      	str	r3, [sp, #0]
 800cb26:	9307      	str	r3, [sp, #28]
 800cb28:	2200      	movs	r2, #0
 800cb2a:	2312      	movs	r3, #18
 800cb2c:	e7d0      	b.n	800cad0 <_dtoa_r+0x238>
 800cb2e:	2301      	movs	r3, #1
 800cb30:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cb32:	e7f5      	b.n	800cb20 <_dtoa_r+0x288>
 800cb34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb36:	9300      	str	r3, [sp, #0]
 800cb38:	9307      	str	r3, [sp, #28]
 800cb3a:	e7d7      	b.n	800caec <_dtoa_r+0x254>
 800cb3c:	3101      	adds	r1, #1
 800cb3e:	0052      	lsls	r2, r2, #1
 800cb40:	e7d8      	b.n	800caf4 <_dtoa_r+0x25c>
 800cb42:	bf00      	nop
 800cb44:	f3af 8000 	nop.w
 800cb48:	636f4361 	.word	0x636f4361
 800cb4c:	3fd287a7 	.word	0x3fd287a7
 800cb50:	8b60c8b3 	.word	0x8b60c8b3
 800cb54:	3fc68a28 	.word	0x3fc68a28
 800cb58:	509f79fb 	.word	0x509f79fb
 800cb5c:	3fd34413 	.word	0x3fd34413
 800cb60:	0800f4cd 	.word	0x0800f4cd
 800cb64:	0800f4e4 	.word	0x0800f4e4
 800cb68:	7ff00000 	.word	0x7ff00000
 800cb6c:	0800f49d 	.word	0x0800f49d
 800cb70:	3ff80000 	.word	0x3ff80000
 800cb74:	0800f5e0 	.word	0x0800f5e0
 800cb78:	0800f53c 	.word	0x0800f53c
 800cb7c:	0800f4c9 	.word	0x0800f4c9
 800cb80:	0800f49c 	.word	0x0800f49c
 800cb84:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cb88:	6018      	str	r0, [r3, #0]
 800cb8a:	9b07      	ldr	r3, [sp, #28]
 800cb8c:	2b0e      	cmp	r3, #14
 800cb8e:	f200 80a4 	bhi.w	800ccda <_dtoa_r+0x442>
 800cb92:	2c00      	cmp	r4, #0
 800cb94:	f000 80a1 	beq.w	800ccda <_dtoa_r+0x442>
 800cb98:	2f00      	cmp	r7, #0
 800cb9a:	dd33      	ble.n	800cc04 <_dtoa_r+0x36c>
 800cb9c:	4bad      	ldr	r3, [pc, #692]	@ (800ce54 <_dtoa_r+0x5bc>)
 800cb9e:	f007 020f 	and.w	r2, r7, #15
 800cba2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cba6:	ed93 7b00 	vldr	d7, [r3]
 800cbaa:	05f8      	lsls	r0, r7, #23
 800cbac:	ed8d 7b04 	vstr	d7, [sp, #16]
 800cbb0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cbb4:	d516      	bpl.n	800cbe4 <_dtoa_r+0x34c>
 800cbb6:	4ba8      	ldr	r3, [pc, #672]	@ (800ce58 <_dtoa_r+0x5c0>)
 800cbb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cbbc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cbc0:	f7f3 fe44 	bl	800084c <__aeabi_ddiv>
 800cbc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cbc8:	f004 040f 	and.w	r4, r4, #15
 800cbcc:	2603      	movs	r6, #3
 800cbce:	4da2      	ldr	r5, [pc, #648]	@ (800ce58 <_dtoa_r+0x5c0>)
 800cbd0:	b954      	cbnz	r4, 800cbe8 <_dtoa_r+0x350>
 800cbd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cbda:	f7f3 fe37 	bl	800084c <__aeabi_ddiv>
 800cbde:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cbe2:	e028      	b.n	800cc36 <_dtoa_r+0x39e>
 800cbe4:	2602      	movs	r6, #2
 800cbe6:	e7f2      	b.n	800cbce <_dtoa_r+0x336>
 800cbe8:	07e1      	lsls	r1, r4, #31
 800cbea:	d508      	bpl.n	800cbfe <_dtoa_r+0x366>
 800cbec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbf0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cbf4:	f7f3 fd00 	bl	80005f8 <__aeabi_dmul>
 800cbf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cbfc:	3601      	adds	r6, #1
 800cbfe:	1064      	asrs	r4, r4, #1
 800cc00:	3508      	adds	r5, #8
 800cc02:	e7e5      	b.n	800cbd0 <_dtoa_r+0x338>
 800cc04:	f000 80d2 	beq.w	800cdac <_dtoa_r+0x514>
 800cc08:	427c      	negs	r4, r7
 800cc0a:	4b92      	ldr	r3, [pc, #584]	@ (800ce54 <_dtoa_r+0x5bc>)
 800cc0c:	4d92      	ldr	r5, [pc, #584]	@ (800ce58 <_dtoa_r+0x5c0>)
 800cc0e:	f004 020f 	and.w	r2, r4, #15
 800cc12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc1e:	f7f3 fceb 	bl	80005f8 <__aeabi_dmul>
 800cc22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc26:	1124      	asrs	r4, r4, #4
 800cc28:	2300      	movs	r3, #0
 800cc2a:	2602      	movs	r6, #2
 800cc2c:	2c00      	cmp	r4, #0
 800cc2e:	f040 80b2 	bne.w	800cd96 <_dtoa_r+0x4fe>
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d1d3      	bne.n	800cbde <_dtoa_r+0x346>
 800cc36:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cc38:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	f000 80b7 	beq.w	800cdb0 <_dtoa_r+0x518>
 800cc42:	4b86      	ldr	r3, [pc, #536]	@ (800ce5c <_dtoa_r+0x5c4>)
 800cc44:	2200      	movs	r2, #0
 800cc46:	4620      	mov	r0, r4
 800cc48:	4629      	mov	r1, r5
 800cc4a:	f7f3 ff47 	bl	8000adc <__aeabi_dcmplt>
 800cc4e:	2800      	cmp	r0, #0
 800cc50:	f000 80ae 	beq.w	800cdb0 <_dtoa_r+0x518>
 800cc54:	9b07      	ldr	r3, [sp, #28]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	f000 80aa 	beq.w	800cdb0 <_dtoa_r+0x518>
 800cc5c:	9b00      	ldr	r3, [sp, #0]
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	dd37      	ble.n	800ccd2 <_dtoa_r+0x43a>
 800cc62:	1e7b      	subs	r3, r7, #1
 800cc64:	9304      	str	r3, [sp, #16]
 800cc66:	4620      	mov	r0, r4
 800cc68:	4b7d      	ldr	r3, [pc, #500]	@ (800ce60 <_dtoa_r+0x5c8>)
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	4629      	mov	r1, r5
 800cc6e:	f7f3 fcc3 	bl	80005f8 <__aeabi_dmul>
 800cc72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc76:	9c00      	ldr	r4, [sp, #0]
 800cc78:	3601      	adds	r6, #1
 800cc7a:	4630      	mov	r0, r6
 800cc7c:	f7f3 fc52 	bl	8000524 <__aeabi_i2d>
 800cc80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc84:	f7f3 fcb8 	bl	80005f8 <__aeabi_dmul>
 800cc88:	4b76      	ldr	r3, [pc, #472]	@ (800ce64 <_dtoa_r+0x5cc>)
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	f7f3 fafe 	bl	800028c <__adddf3>
 800cc90:	4605      	mov	r5, r0
 800cc92:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cc96:	2c00      	cmp	r4, #0
 800cc98:	f040 808d 	bne.w	800cdb6 <_dtoa_r+0x51e>
 800cc9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cca0:	4b71      	ldr	r3, [pc, #452]	@ (800ce68 <_dtoa_r+0x5d0>)
 800cca2:	2200      	movs	r2, #0
 800cca4:	f7f3 faf0 	bl	8000288 <__aeabi_dsub>
 800cca8:	4602      	mov	r2, r0
 800ccaa:	460b      	mov	r3, r1
 800ccac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ccb0:	462a      	mov	r2, r5
 800ccb2:	4633      	mov	r3, r6
 800ccb4:	f7f3 ff30 	bl	8000b18 <__aeabi_dcmpgt>
 800ccb8:	2800      	cmp	r0, #0
 800ccba:	f040 828b 	bne.w	800d1d4 <_dtoa_r+0x93c>
 800ccbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ccc2:	462a      	mov	r2, r5
 800ccc4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ccc8:	f7f3 ff08 	bl	8000adc <__aeabi_dcmplt>
 800cccc:	2800      	cmp	r0, #0
 800ccce:	f040 8128 	bne.w	800cf22 <_dtoa_r+0x68a>
 800ccd2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ccd6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ccda:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	f2c0 815a 	blt.w	800cf96 <_dtoa_r+0x6fe>
 800cce2:	2f0e      	cmp	r7, #14
 800cce4:	f300 8157 	bgt.w	800cf96 <_dtoa_r+0x6fe>
 800cce8:	4b5a      	ldr	r3, [pc, #360]	@ (800ce54 <_dtoa_r+0x5bc>)
 800ccea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ccee:	ed93 7b00 	vldr	d7, [r3]
 800ccf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	ed8d 7b00 	vstr	d7, [sp]
 800ccfa:	da03      	bge.n	800cd04 <_dtoa_r+0x46c>
 800ccfc:	9b07      	ldr	r3, [sp, #28]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	f340 8101 	ble.w	800cf06 <_dtoa_r+0x66e>
 800cd04:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cd08:	4656      	mov	r6, sl
 800cd0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd0e:	4620      	mov	r0, r4
 800cd10:	4629      	mov	r1, r5
 800cd12:	f7f3 fd9b 	bl	800084c <__aeabi_ddiv>
 800cd16:	f7f3 ff1f 	bl	8000b58 <__aeabi_d2iz>
 800cd1a:	4680      	mov	r8, r0
 800cd1c:	f7f3 fc02 	bl	8000524 <__aeabi_i2d>
 800cd20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd24:	f7f3 fc68 	bl	80005f8 <__aeabi_dmul>
 800cd28:	4602      	mov	r2, r0
 800cd2a:	460b      	mov	r3, r1
 800cd2c:	4620      	mov	r0, r4
 800cd2e:	4629      	mov	r1, r5
 800cd30:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cd34:	f7f3 faa8 	bl	8000288 <__aeabi_dsub>
 800cd38:	f806 4b01 	strb.w	r4, [r6], #1
 800cd3c:	9d07      	ldr	r5, [sp, #28]
 800cd3e:	eba6 040a 	sub.w	r4, r6, sl
 800cd42:	42a5      	cmp	r5, r4
 800cd44:	4602      	mov	r2, r0
 800cd46:	460b      	mov	r3, r1
 800cd48:	f040 8117 	bne.w	800cf7a <_dtoa_r+0x6e2>
 800cd4c:	f7f3 fa9e 	bl	800028c <__adddf3>
 800cd50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd54:	4604      	mov	r4, r0
 800cd56:	460d      	mov	r5, r1
 800cd58:	f7f3 fede 	bl	8000b18 <__aeabi_dcmpgt>
 800cd5c:	2800      	cmp	r0, #0
 800cd5e:	f040 80f9 	bne.w	800cf54 <_dtoa_r+0x6bc>
 800cd62:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd66:	4620      	mov	r0, r4
 800cd68:	4629      	mov	r1, r5
 800cd6a:	f7f3 fead 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd6e:	b118      	cbz	r0, 800cd78 <_dtoa_r+0x4e0>
 800cd70:	f018 0f01 	tst.w	r8, #1
 800cd74:	f040 80ee 	bne.w	800cf54 <_dtoa_r+0x6bc>
 800cd78:	4649      	mov	r1, r9
 800cd7a:	4658      	mov	r0, fp
 800cd7c:	f000 fc90 	bl	800d6a0 <_Bfree>
 800cd80:	2300      	movs	r3, #0
 800cd82:	7033      	strb	r3, [r6, #0]
 800cd84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cd86:	3701      	adds	r7, #1
 800cd88:	601f      	str	r7, [r3, #0]
 800cd8a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	f000 831d 	beq.w	800d3cc <_dtoa_r+0xb34>
 800cd92:	601e      	str	r6, [r3, #0]
 800cd94:	e31a      	b.n	800d3cc <_dtoa_r+0xb34>
 800cd96:	07e2      	lsls	r2, r4, #31
 800cd98:	d505      	bpl.n	800cda6 <_dtoa_r+0x50e>
 800cd9a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cd9e:	f7f3 fc2b 	bl	80005f8 <__aeabi_dmul>
 800cda2:	3601      	adds	r6, #1
 800cda4:	2301      	movs	r3, #1
 800cda6:	1064      	asrs	r4, r4, #1
 800cda8:	3508      	adds	r5, #8
 800cdaa:	e73f      	b.n	800cc2c <_dtoa_r+0x394>
 800cdac:	2602      	movs	r6, #2
 800cdae:	e742      	b.n	800cc36 <_dtoa_r+0x39e>
 800cdb0:	9c07      	ldr	r4, [sp, #28]
 800cdb2:	9704      	str	r7, [sp, #16]
 800cdb4:	e761      	b.n	800cc7a <_dtoa_r+0x3e2>
 800cdb6:	4b27      	ldr	r3, [pc, #156]	@ (800ce54 <_dtoa_r+0x5bc>)
 800cdb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cdba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cdbe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cdc2:	4454      	add	r4, sl
 800cdc4:	2900      	cmp	r1, #0
 800cdc6:	d053      	beq.n	800ce70 <_dtoa_r+0x5d8>
 800cdc8:	4928      	ldr	r1, [pc, #160]	@ (800ce6c <_dtoa_r+0x5d4>)
 800cdca:	2000      	movs	r0, #0
 800cdcc:	f7f3 fd3e 	bl	800084c <__aeabi_ddiv>
 800cdd0:	4633      	mov	r3, r6
 800cdd2:	462a      	mov	r2, r5
 800cdd4:	f7f3 fa58 	bl	8000288 <__aeabi_dsub>
 800cdd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cddc:	4656      	mov	r6, sl
 800cdde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cde2:	f7f3 feb9 	bl	8000b58 <__aeabi_d2iz>
 800cde6:	4605      	mov	r5, r0
 800cde8:	f7f3 fb9c 	bl	8000524 <__aeabi_i2d>
 800cdec:	4602      	mov	r2, r0
 800cdee:	460b      	mov	r3, r1
 800cdf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cdf4:	f7f3 fa48 	bl	8000288 <__aeabi_dsub>
 800cdf8:	3530      	adds	r5, #48	@ 0x30
 800cdfa:	4602      	mov	r2, r0
 800cdfc:	460b      	mov	r3, r1
 800cdfe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ce02:	f806 5b01 	strb.w	r5, [r6], #1
 800ce06:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ce0a:	f7f3 fe67 	bl	8000adc <__aeabi_dcmplt>
 800ce0e:	2800      	cmp	r0, #0
 800ce10:	d171      	bne.n	800cef6 <_dtoa_r+0x65e>
 800ce12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ce16:	4911      	ldr	r1, [pc, #68]	@ (800ce5c <_dtoa_r+0x5c4>)
 800ce18:	2000      	movs	r0, #0
 800ce1a:	f7f3 fa35 	bl	8000288 <__aeabi_dsub>
 800ce1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ce22:	f7f3 fe5b 	bl	8000adc <__aeabi_dcmplt>
 800ce26:	2800      	cmp	r0, #0
 800ce28:	f040 8095 	bne.w	800cf56 <_dtoa_r+0x6be>
 800ce2c:	42a6      	cmp	r6, r4
 800ce2e:	f43f af50 	beq.w	800ccd2 <_dtoa_r+0x43a>
 800ce32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ce36:	4b0a      	ldr	r3, [pc, #40]	@ (800ce60 <_dtoa_r+0x5c8>)
 800ce38:	2200      	movs	r2, #0
 800ce3a:	f7f3 fbdd 	bl	80005f8 <__aeabi_dmul>
 800ce3e:	4b08      	ldr	r3, [pc, #32]	@ (800ce60 <_dtoa_r+0x5c8>)
 800ce40:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ce44:	2200      	movs	r2, #0
 800ce46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce4a:	f7f3 fbd5 	bl	80005f8 <__aeabi_dmul>
 800ce4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ce52:	e7c4      	b.n	800cdde <_dtoa_r+0x546>
 800ce54:	0800f5e0 	.word	0x0800f5e0
 800ce58:	0800f5b8 	.word	0x0800f5b8
 800ce5c:	3ff00000 	.word	0x3ff00000
 800ce60:	40240000 	.word	0x40240000
 800ce64:	401c0000 	.word	0x401c0000
 800ce68:	40140000 	.word	0x40140000
 800ce6c:	3fe00000 	.word	0x3fe00000
 800ce70:	4631      	mov	r1, r6
 800ce72:	4628      	mov	r0, r5
 800ce74:	f7f3 fbc0 	bl	80005f8 <__aeabi_dmul>
 800ce78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ce7c:	9415      	str	r4, [sp, #84]	@ 0x54
 800ce7e:	4656      	mov	r6, sl
 800ce80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce84:	f7f3 fe68 	bl	8000b58 <__aeabi_d2iz>
 800ce88:	4605      	mov	r5, r0
 800ce8a:	f7f3 fb4b 	bl	8000524 <__aeabi_i2d>
 800ce8e:	4602      	mov	r2, r0
 800ce90:	460b      	mov	r3, r1
 800ce92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce96:	f7f3 f9f7 	bl	8000288 <__aeabi_dsub>
 800ce9a:	3530      	adds	r5, #48	@ 0x30
 800ce9c:	f806 5b01 	strb.w	r5, [r6], #1
 800cea0:	4602      	mov	r2, r0
 800cea2:	460b      	mov	r3, r1
 800cea4:	42a6      	cmp	r6, r4
 800cea6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ceaa:	f04f 0200 	mov.w	r2, #0
 800ceae:	d124      	bne.n	800cefa <_dtoa_r+0x662>
 800ceb0:	4bac      	ldr	r3, [pc, #688]	@ (800d164 <_dtoa_r+0x8cc>)
 800ceb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ceb6:	f7f3 f9e9 	bl	800028c <__adddf3>
 800ceba:	4602      	mov	r2, r0
 800cebc:	460b      	mov	r3, r1
 800cebe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cec2:	f7f3 fe29 	bl	8000b18 <__aeabi_dcmpgt>
 800cec6:	2800      	cmp	r0, #0
 800cec8:	d145      	bne.n	800cf56 <_dtoa_r+0x6be>
 800ceca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cece:	49a5      	ldr	r1, [pc, #660]	@ (800d164 <_dtoa_r+0x8cc>)
 800ced0:	2000      	movs	r0, #0
 800ced2:	f7f3 f9d9 	bl	8000288 <__aeabi_dsub>
 800ced6:	4602      	mov	r2, r0
 800ced8:	460b      	mov	r3, r1
 800ceda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cede:	f7f3 fdfd 	bl	8000adc <__aeabi_dcmplt>
 800cee2:	2800      	cmp	r0, #0
 800cee4:	f43f aef5 	beq.w	800ccd2 <_dtoa_r+0x43a>
 800cee8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800ceea:	1e73      	subs	r3, r6, #1
 800ceec:	9315      	str	r3, [sp, #84]	@ 0x54
 800ceee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cef2:	2b30      	cmp	r3, #48	@ 0x30
 800cef4:	d0f8      	beq.n	800cee8 <_dtoa_r+0x650>
 800cef6:	9f04      	ldr	r7, [sp, #16]
 800cef8:	e73e      	b.n	800cd78 <_dtoa_r+0x4e0>
 800cefa:	4b9b      	ldr	r3, [pc, #620]	@ (800d168 <_dtoa_r+0x8d0>)
 800cefc:	f7f3 fb7c 	bl	80005f8 <__aeabi_dmul>
 800cf00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf04:	e7bc      	b.n	800ce80 <_dtoa_r+0x5e8>
 800cf06:	d10c      	bne.n	800cf22 <_dtoa_r+0x68a>
 800cf08:	4b98      	ldr	r3, [pc, #608]	@ (800d16c <_dtoa_r+0x8d4>)
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cf10:	f7f3 fb72 	bl	80005f8 <__aeabi_dmul>
 800cf14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cf18:	f7f3 fdf4 	bl	8000b04 <__aeabi_dcmpge>
 800cf1c:	2800      	cmp	r0, #0
 800cf1e:	f000 8157 	beq.w	800d1d0 <_dtoa_r+0x938>
 800cf22:	2400      	movs	r4, #0
 800cf24:	4625      	mov	r5, r4
 800cf26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf28:	43db      	mvns	r3, r3
 800cf2a:	9304      	str	r3, [sp, #16]
 800cf2c:	4656      	mov	r6, sl
 800cf2e:	2700      	movs	r7, #0
 800cf30:	4621      	mov	r1, r4
 800cf32:	4658      	mov	r0, fp
 800cf34:	f000 fbb4 	bl	800d6a0 <_Bfree>
 800cf38:	2d00      	cmp	r5, #0
 800cf3a:	d0dc      	beq.n	800cef6 <_dtoa_r+0x65e>
 800cf3c:	b12f      	cbz	r7, 800cf4a <_dtoa_r+0x6b2>
 800cf3e:	42af      	cmp	r7, r5
 800cf40:	d003      	beq.n	800cf4a <_dtoa_r+0x6b2>
 800cf42:	4639      	mov	r1, r7
 800cf44:	4658      	mov	r0, fp
 800cf46:	f000 fbab 	bl	800d6a0 <_Bfree>
 800cf4a:	4629      	mov	r1, r5
 800cf4c:	4658      	mov	r0, fp
 800cf4e:	f000 fba7 	bl	800d6a0 <_Bfree>
 800cf52:	e7d0      	b.n	800cef6 <_dtoa_r+0x65e>
 800cf54:	9704      	str	r7, [sp, #16]
 800cf56:	4633      	mov	r3, r6
 800cf58:	461e      	mov	r6, r3
 800cf5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cf5e:	2a39      	cmp	r2, #57	@ 0x39
 800cf60:	d107      	bne.n	800cf72 <_dtoa_r+0x6da>
 800cf62:	459a      	cmp	sl, r3
 800cf64:	d1f8      	bne.n	800cf58 <_dtoa_r+0x6c0>
 800cf66:	9a04      	ldr	r2, [sp, #16]
 800cf68:	3201      	adds	r2, #1
 800cf6a:	9204      	str	r2, [sp, #16]
 800cf6c:	2230      	movs	r2, #48	@ 0x30
 800cf6e:	f88a 2000 	strb.w	r2, [sl]
 800cf72:	781a      	ldrb	r2, [r3, #0]
 800cf74:	3201      	adds	r2, #1
 800cf76:	701a      	strb	r2, [r3, #0]
 800cf78:	e7bd      	b.n	800cef6 <_dtoa_r+0x65e>
 800cf7a:	4b7b      	ldr	r3, [pc, #492]	@ (800d168 <_dtoa_r+0x8d0>)
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	f7f3 fb3b 	bl	80005f8 <__aeabi_dmul>
 800cf82:	2200      	movs	r2, #0
 800cf84:	2300      	movs	r3, #0
 800cf86:	4604      	mov	r4, r0
 800cf88:	460d      	mov	r5, r1
 800cf8a:	f7f3 fd9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800cf8e:	2800      	cmp	r0, #0
 800cf90:	f43f aebb 	beq.w	800cd0a <_dtoa_r+0x472>
 800cf94:	e6f0      	b.n	800cd78 <_dtoa_r+0x4e0>
 800cf96:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800cf98:	2a00      	cmp	r2, #0
 800cf9a:	f000 80db 	beq.w	800d154 <_dtoa_r+0x8bc>
 800cf9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cfa0:	2a01      	cmp	r2, #1
 800cfa2:	f300 80bf 	bgt.w	800d124 <_dtoa_r+0x88c>
 800cfa6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800cfa8:	2a00      	cmp	r2, #0
 800cfaa:	f000 80b7 	beq.w	800d11c <_dtoa_r+0x884>
 800cfae:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cfb2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cfb4:	4646      	mov	r6, r8
 800cfb6:	9a08      	ldr	r2, [sp, #32]
 800cfb8:	2101      	movs	r1, #1
 800cfba:	441a      	add	r2, r3
 800cfbc:	4658      	mov	r0, fp
 800cfbe:	4498      	add	r8, r3
 800cfc0:	9208      	str	r2, [sp, #32]
 800cfc2:	f000 fc21 	bl	800d808 <__i2b>
 800cfc6:	4605      	mov	r5, r0
 800cfc8:	b15e      	cbz	r6, 800cfe2 <_dtoa_r+0x74a>
 800cfca:	9b08      	ldr	r3, [sp, #32]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	dd08      	ble.n	800cfe2 <_dtoa_r+0x74a>
 800cfd0:	42b3      	cmp	r3, r6
 800cfd2:	9a08      	ldr	r2, [sp, #32]
 800cfd4:	bfa8      	it	ge
 800cfd6:	4633      	movge	r3, r6
 800cfd8:	eba8 0803 	sub.w	r8, r8, r3
 800cfdc:	1af6      	subs	r6, r6, r3
 800cfde:	1ad3      	subs	r3, r2, r3
 800cfe0:	9308      	str	r3, [sp, #32]
 800cfe2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cfe4:	b1f3      	cbz	r3, 800d024 <_dtoa_r+0x78c>
 800cfe6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	f000 80b7 	beq.w	800d15c <_dtoa_r+0x8c4>
 800cfee:	b18c      	cbz	r4, 800d014 <_dtoa_r+0x77c>
 800cff0:	4629      	mov	r1, r5
 800cff2:	4622      	mov	r2, r4
 800cff4:	4658      	mov	r0, fp
 800cff6:	f000 fcc7 	bl	800d988 <__pow5mult>
 800cffa:	464a      	mov	r2, r9
 800cffc:	4601      	mov	r1, r0
 800cffe:	4605      	mov	r5, r0
 800d000:	4658      	mov	r0, fp
 800d002:	f000 fc17 	bl	800d834 <__multiply>
 800d006:	4649      	mov	r1, r9
 800d008:	9004      	str	r0, [sp, #16]
 800d00a:	4658      	mov	r0, fp
 800d00c:	f000 fb48 	bl	800d6a0 <_Bfree>
 800d010:	9b04      	ldr	r3, [sp, #16]
 800d012:	4699      	mov	r9, r3
 800d014:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d016:	1b1a      	subs	r2, r3, r4
 800d018:	d004      	beq.n	800d024 <_dtoa_r+0x78c>
 800d01a:	4649      	mov	r1, r9
 800d01c:	4658      	mov	r0, fp
 800d01e:	f000 fcb3 	bl	800d988 <__pow5mult>
 800d022:	4681      	mov	r9, r0
 800d024:	2101      	movs	r1, #1
 800d026:	4658      	mov	r0, fp
 800d028:	f000 fbee 	bl	800d808 <__i2b>
 800d02c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d02e:	4604      	mov	r4, r0
 800d030:	2b00      	cmp	r3, #0
 800d032:	f000 81cf 	beq.w	800d3d4 <_dtoa_r+0xb3c>
 800d036:	461a      	mov	r2, r3
 800d038:	4601      	mov	r1, r0
 800d03a:	4658      	mov	r0, fp
 800d03c:	f000 fca4 	bl	800d988 <__pow5mult>
 800d040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d042:	2b01      	cmp	r3, #1
 800d044:	4604      	mov	r4, r0
 800d046:	f300 8095 	bgt.w	800d174 <_dtoa_r+0x8dc>
 800d04a:	9b02      	ldr	r3, [sp, #8]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	f040 8087 	bne.w	800d160 <_dtoa_r+0x8c8>
 800d052:	9b03      	ldr	r3, [sp, #12]
 800d054:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d058:	2b00      	cmp	r3, #0
 800d05a:	f040 8089 	bne.w	800d170 <_dtoa_r+0x8d8>
 800d05e:	9b03      	ldr	r3, [sp, #12]
 800d060:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d064:	0d1b      	lsrs	r3, r3, #20
 800d066:	051b      	lsls	r3, r3, #20
 800d068:	b12b      	cbz	r3, 800d076 <_dtoa_r+0x7de>
 800d06a:	9b08      	ldr	r3, [sp, #32]
 800d06c:	3301      	adds	r3, #1
 800d06e:	9308      	str	r3, [sp, #32]
 800d070:	f108 0801 	add.w	r8, r8, #1
 800d074:	2301      	movs	r3, #1
 800d076:	930a      	str	r3, [sp, #40]	@ 0x28
 800d078:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	f000 81b0 	beq.w	800d3e0 <_dtoa_r+0xb48>
 800d080:	6923      	ldr	r3, [r4, #16]
 800d082:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d086:	6918      	ldr	r0, [r3, #16]
 800d088:	f000 fb72 	bl	800d770 <__hi0bits>
 800d08c:	f1c0 0020 	rsb	r0, r0, #32
 800d090:	9b08      	ldr	r3, [sp, #32]
 800d092:	4418      	add	r0, r3
 800d094:	f010 001f 	ands.w	r0, r0, #31
 800d098:	d077      	beq.n	800d18a <_dtoa_r+0x8f2>
 800d09a:	f1c0 0320 	rsb	r3, r0, #32
 800d09e:	2b04      	cmp	r3, #4
 800d0a0:	dd6b      	ble.n	800d17a <_dtoa_r+0x8e2>
 800d0a2:	9b08      	ldr	r3, [sp, #32]
 800d0a4:	f1c0 001c 	rsb	r0, r0, #28
 800d0a8:	4403      	add	r3, r0
 800d0aa:	4480      	add	r8, r0
 800d0ac:	4406      	add	r6, r0
 800d0ae:	9308      	str	r3, [sp, #32]
 800d0b0:	f1b8 0f00 	cmp.w	r8, #0
 800d0b4:	dd05      	ble.n	800d0c2 <_dtoa_r+0x82a>
 800d0b6:	4649      	mov	r1, r9
 800d0b8:	4642      	mov	r2, r8
 800d0ba:	4658      	mov	r0, fp
 800d0bc:	f000 fcbe 	bl	800da3c <__lshift>
 800d0c0:	4681      	mov	r9, r0
 800d0c2:	9b08      	ldr	r3, [sp, #32]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	dd05      	ble.n	800d0d4 <_dtoa_r+0x83c>
 800d0c8:	4621      	mov	r1, r4
 800d0ca:	461a      	mov	r2, r3
 800d0cc:	4658      	mov	r0, fp
 800d0ce:	f000 fcb5 	bl	800da3c <__lshift>
 800d0d2:	4604      	mov	r4, r0
 800d0d4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d059      	beq.n	800d18e <_dtoa_r+0x8f6>
 800d0da:	4621      	mov	r1, r4
 800d0dc:	4648      	mov	r0, r9
 800d0de:	f000 fd19 	bl	800db14 <__mcmp>
 800d0e2:	2800      	cmp	r0, #0
 800d0e4:	da53      	bge.n	800d18e <_dtoa_r+0x8f6>
 800d0e6:	1e7b      	subs	r3, r7, #1
 800d0e8:	9304      	str	r3, [sp, #16]
 800d0ea:	4649      	mov	r1, r9
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	220a      	movs	r2, #10
 800d0f0:	4658      	mov	r0, fp
 800d0f2:	f000 faf7 	bl	800d6e4 <__multadd>
 800d0f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0f8:	4681      	mov	r9, r0
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	f000 8172 	beq.w	800d3e4 <_dtoa_r+0xb4c>
 800d100:	2300      	movs	r3, #0
 800d102:	4629      	mov	r1, r5
 800d104:	220a      	movs	r2, #10
 800d106:	4658      	mov	r0, fp
 800d108:	f000 faec 	bl	800d6e4 <__multadd>
 800d10c:	9b00      	ldr	r3, [sp, #0]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	4605      	mov	r5, r0
 800d112:	dc67      	bgt.n	800d1e4 <_dtoa_r+0x94c>
 800d114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d116:	2b02      	cmp	r3, #2
 800d118:	dc41      	bgt.n	800d19e <_dtoa_r+0x906>
 800d11a:	e063      	b.n	800d1e4 <_dtoa_r+0x94c>
 800d11c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d11e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d122:	e746      	b.n	800cfb2 <_dtoa_r+0x71a>
 800d124:	9b07      	ldr	r3, [sp, #28]
 800d126:	1e5c      	subs	r4, r3, #1
 800d128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d12a:	42a3      	cmp	r3, r4
 800d12c:	bfbf      	itttt	lt
 800d12e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d130:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d132:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d134:	1ae3      	sublt	r3, r4, r3
 800d136:	bfb4      	ite	lt
 800d138:	18d2      	addlt	r2, r2, r3
 800d13a:	1b1c      	subge	r4, r3, r4
 800d13c:	9b07      	ldr	r3, [sp, #28]
 800d13e:	bfbc      	itt	lt
 800d140:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d142:	2400      	movlt	r4, #0
 800d144:	2b00      	cmp	r3, #0
 800d146:	bfb5      	itete	lt
 800d148:	eba8 0603 	sublt.w	r6, r8, r3
 800d14c:	9b07      	ldrge	r3, [sp, #28]
 800d14e:	2300      	movlt	r3, #0
 800d150:	4646      	movge	r6, r8
 800d152:	e730      	b.n	800cfb6 <_dtoa_r+0x71e>
 800d154:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d156:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d158:	4646      	mov	r6, r8
 800d15a:	e735      	b.n	800cfc8 <_dtoa_r+0x730>
 800d15c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d15e:	e75c      	b.n	800d01a <_dtoa_r+0x782>
 800d160:	2300      	movs	r3, #0
 800d162:	e788      	b.n	800d076 <_dtoa_r+0x7de>
 800d164:	3fe00000 	.word	0x3fe00000
 800d168:	40240000 	.word	0x40240000
 800d16c:	40140000 	.word	0x40140000
 800d170:	9b02      	ldr	r3, [sp, #8]
 800d172:	e780      	b.n	800d076 <_dtoa_r+0x7de>
 800d174:	2300      	movs	r3, #0
 800d176:	930a      	str	r3, [sp, #40]	@ 0x28
 800d178:	e782      	b.n	800d080 <_dtoa_r+0x7e8>
 800d17a:	d099      	beq.n	800d0b0 <_dtoa_r+0x818>
 800d17c:	9a08      	ldr	r2, [sp, #32]
 800d17e:	331c      	adds	r3, #28
 800d180:	441a      	add	r2, r3
 800d182:	4498      	add	r8, r3
 800d184:	441e      	add	r6, r3
 800d186:	9208      	str	r2, [sp, #32]
 800d188:	e792      	b.n	800d0b0 <_dtoa_r+0x818>
 800d18a:	4603      	mov	r3, r0
 800d18c:	e7f6      	b.n	800d17c <_dtoa_r+0x8e4>
 800d18e:	9b07      	ldr	r3, [sp, #28]
 800d190:	9704      	str	r7, [sp, #16]
 800d192:	2b00      	cmp	r3, #0
 800d194:	dc20      	bgt.n	800d1d8 <_dtoa_r+0x940>
 800d196:	9300      	str	r3, [sp, #0]
 800d198:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d19a:	2b02      	cmp	r3, #2
 800d19c:	dd1e      	ble.n	800d1dc <_dtoa_r+0x944>
 800d19e:	9b00      	ldr	r3, [sp, #0]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	f47f aec0 	bne.w	800cf26 <_dtoa_r+0x68e>
 800d1a6:	4621      	mov	r1, r4
 800d1a8:	2205      	movs	r2, #5
 800d1aa:	4658      	mov	r0, fp
 800d1ac:	f000 fa9a 	bl	800d6e4 <__multadd>
 800d1b0:	4601      	mov	r1, r0
 800d1b2:	4604      	mov	r4, r0
 800d1b4:	4648      	mov	r0, r9
 800d1b6:	f000 fcad 	bl	800db14 <__mcmp>
 800d1ba:	2800      	cmp	r0, #0
 800d1bc:	f77f aeb3 	ble.w	800cf26 <_dtoa_r+0x68e>
 800d1c0:	4656      	mov	r6, sl
 800d1c2:	2331      	movs	r3, #49	@ 0x31
 800d1c4:	f806 3b01 	strb.w	r3, [r6], #1
 800d1c8:	9b04      	ldr	r3, [sp, #16]
 800d1ca:	3301      	adds	r3, #1
 800d1cc:	9304      	str	r3, [sp, #16]
 800d1ce:	e6ae      	b.n	800cf2e <_dtoa_r+0x696>
 800d1d0:	9c07      	ldr	r4, [sp, #28]
 800d1d2:	9704      	str	r7, [sp, #16]
 800d1d4:	4625      	mov	r5, r4
 800d1d6:	e7f3      	b.n	800d1c0 <_dtoa_r+0x928>
 800d1d8:	9b07      	ldr	r3, [sp, #28]
 800d1da:	9300      	str	r3, [sp, #0]
 800d1dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	f000 8104 	beq.w	800d3ec <_dtoa_r+0xb54>
 800d1e4:	2e00      	cmp	r6, #0
 800d1e6:	dd05      	ble.n	800d1f4 <_dtoa_r+0x95c>
 800d1e8:	4629      	mov	r1, r5
 800d1ea:	4632      	mov	r2, r6
 800d1ec:	4658      	mov	r0, fp
 800d1ee:	f000 fc25 	bl	800da3c <__lshift>
 800d1f2:	4605      	mov	r5, r0
 800d1f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d05a      	beq.n	800d2b0 <_dtoa_r+0xa18>
 800d1fa:	6869      	ldr	r1, [r5, #4]
 800d1fc:	4658      	mov	r0, fp
 800d1fe:	f000 fa0f 	bl	800d620 <_Balloc>
 800d202:	4606      	mov	r6, r0
 800d204:	b928      	cbnz	r0, 800d212 <_dtoa_r+0x97a>
 800d206:	4b84      	ldr	r3, [pc, #528]	@ (800d418 <_dtoa_r+0xb80>)
 800d208:	4602      	mov	r2, r0
 800d20a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d20e:	f7ff bb5a 	b.w	800c8c6 <_dtoa_r+0x2e>
 800d212:	692a      	ldr	r2, [r5, #16]
 800d214:	3202      	adds	r2, #2
 800d216:	0092      	lsls	r2, r2, #2
 800d218:	f105 010c 	add.w	r1, r5, #12
 800d21c:	300c      	adds	r0, #12
 800d21e:	f001 f803 	bl	800e228 <memcpy>
 800d222:	2201      	movs	r2, #1
 800d224:	4631      	mov	r1, r6
 800d226:	4658      	mov	r0, fp
 800d228:	f000 fc08 	bl	800da3c <__lshift>
 800d22c:	f10a 0301 	add.w	r3, sl, #1
 800d230:	9307      	str	r3, [sp, #28]
 800d232:	9b00      	ldr	r3, [sp, #0]
 800d234:	4453      	add	r3, sl
 800d236:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d238:	9b02      	ldr	r3, [sp, #8]
 800d23a:	f003 0301 	and.w	r3, r3, #1
 800d23e:	462f      	mov	r7, r5
 800d240:	930a      	str	r3, [sp, #40]	@ 0x28
 800d242:	4605      	mov	r5, r0
 800d244:	9b07      	ldr	r3, [sp, #28]
 800d246:	4621      	mov	r1, r4
 800d248:	3b01      	subs	r3, #1
 800d24a:	4648      	mov	r0, r9
 800d24c:	9300      	str	r3, [sp, #0]
 800d24e:	f7ff fa9a 	bl	800c786 <quorem>
 800d252:	4639      	mov	r1, r7
 800d254:	9002      	str	r0, [sp, #8]
 800d256:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d25a:	4648      	mov	r0, r9
 800d25c:	f000 fc5a 	bl	800db14 <__mcmp>
 800d260:	462a      	mov	r2, r5
 800d262:	9008      	str	r0, [sp, #32]
 800d264:	4621      	mov	r1, r4
 800d266:	4658      	mov	r0, fp
 800d268:	f000 fc70 	bl	800db4c <__mdiff>
 800d26c:	68c2      	ldr	r2, [r0, #12]
 800d26e:	4606      	mov	r6, r0
 800d270:	bb02      	cbnz	r2, 800d2b4 <_dtoa_r+0xa1c>
 800d272:	4601      	mov	r1, r0
 800d274:	4648      	mov	r0, r9
 800d276:	f000 fc4d 	bl	800db14 <__mcmp>
 800d27a:	4602      	mov	r2, r0
 800d27c:	4631      	mov	r1, r6
 800d27e:	4658      	mov	r0, fp
 800d280:	920e      	str	r2, [sp, #56]	@ 0x38
 800d282:	f000 fa0d 	bl	800d6a0 <_Bfree>
 800d286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d288:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d28a:	9e07      	ldr	r6, [sp, #28]
 800d28c:	ea43 0102 	orr.w	r1, r3, r2
 800d290:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d292:	4319      	orrs	r1, r3
 800d294:	d110      	bne.n	800d2b8 <_dtoa_r+0xa20>
 800d296:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d29a:	d029      	beq.n	800d2f0 <_dtoa_r+0xa58>
 800d29c:	9b08      	ldr	r3, [sp, #32]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	dd02      	ble.n	800d2a8 <_dtoa_r+0xa10>
 800d2a2:	9b02      	ldr	r3, [sp, #8]
 800d2a4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d2a8:	9b00      	ldr	r3, [sp, #0]
 800d2aa:	f883 8000 	strb.w	r8, [r3]
 800d2ae:	e63f      	b.n	800cf30 <_dtoa_r+0x698>
 800d2b0:	4628      	mov	r0, r5
 800d2b2:	e7bb      	b.n	800d22c <_dtoa_r+0x994>
 800d2b4:	2201      	movs	r2, #1
 800d2b6:	e7e1      	b.n	800d27c <_dtoa_r+0x9e4>
 800d2b8:	9b08      	ldr	r3, [sp, #32]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	db04      	blt.n	800d2c8 <_dtoa_r+0xa30>
 800d2be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d2c0:	430b      	orrs	r3, r1
 800d2c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d2c4:	430b      	orrs	r3, r1
 800d2c6:	d120      	bne.n	800d30a <_dtoa_r+0xa72>
 800d2c8:	2a00      	cmp	r2, #0
 800d2ca:	dded      	ble.n	800d2a8 <_dtoa_r+0xa10>
 800d2cc:	4649      	mov	r1, r9
 800d2ce:	2201      	movs	r2, #1
 800d2d0:	4658      	mov	r0, fp
 800d2d2:	f000 fbb3 	bl	800da3c <__lshift>
 800d2d6:	4621      	mov	r1, r4
 800d2d8:	4681      	mov	r9, r0
 800d2da:	f000 fc1b 	bl	800db14 <__mcmp>
 800d2de:	2800      	cmp	r0, #0
 800d2e0:	dc03      	bgt.n	800d2ea <_dtoa_r+0xa52>
 800d2e2:	d1e1      	bne.n	800d2a8 <_dtoa_r+0xa10>
 800d2e4:	f018 0f01 	tst.w	r8, #1
 800d2e8:	d0de      	beq.n	800d2a8 <_dtoa_r+0xa10>
 800d2ea:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d2ee:	d1d8      	bne.n	800d2a2 <_dtoa_r+0xa0a>
 800d2f0:	9a00      	ldr	r2, [sp, #0]
 800d2f2:	2339      	movs	r3, #57	@ 0x39
 800d2f4:	7013      	strb	r3, [r2, #0]
 800d2f6:	4633      	mov	r3, r6
 800d2f8:	461e      	mov	r6, r3
 800d2fa:	3b01      	subs	r3, #1
 800d2fc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d300:	2a39      	cmp	r2, #57	@ 0x39
 800d302:	d052      	beq.n	800d3aa <_dtoa_r+0xb12>
 800d304:	3201      	adds	r2, #1
 800d306:	701a      	strb	r2, [r3, #0]
 800d308:	e612      	b.n	800cf30 <_dtoa_r+0x698>
 800d30a:	2a00      	cmp	r2, #0
 800d30c:	dd07      	ble.n	800d31e <_dtoa_r+0xa86>
 800d30e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d312:	d0ed      	beq.n	800d2f0 <_dtoa_r+0xa58>
 800d314:	9a00      	ldr	r2, [sp, #0]
 800d316:	f108 0301 	add.w	r3, r8, #1
 800d31a:	7013      	strb	r3, [r2, #0]
 800d31c:	e608      	b.n	800cf30 <_dtoa_r+0x698>
 800d31e:	9b07      	ldr	r3, [sp, #28]
 800d320:	9a07      	ldr	r2, [sp, #28]
 800d322:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d326:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d328:	4293      	cmp	r3, r2
 800d32a:	d028      	beq.n	800d37e <_dtoa_r+0xae6>
 800d32c:	4649      	mov	r1, r9
 800d32e:	2300      	movs	r3, #0
 800d330:	220a      	movs	r2, #10
 800d332:	4658      	mov	r0, fp
 800d334:	f000 f9d6 	bl	800d6e4 <__multadd>
 800d338:	42af      	cmp	r7, r5
 800d33a:	4681      	mov	r9, r0
 800d33c:	f04f 0300 	mov.w	r3, #0
 800d340:	f04f 020a 	mov.w	r2, #10
 800d344:	4639      	mov	r1, r7
 800d346:	4658      	mov	r0, fp
 800d348:	d107      	bne.n	800d35a <_dtoa_r+0xac2>
 800d34a:	f000 f9cb 	bl	800d6e4 <__multadd>
 800d34e:	4607      	mov	r7, r0
 800d350:	4605      	mov	r5, r0
 800d352:	9b07      	ldr	r3, [sp, #28]
 800d354:	3301      	adds	r3, #1
 800d356:	9307      	str	r3, [sp, #28]
 800d358:	e774      	b.n	800d244 <_dtoa_r+0x9ac>
 800d35a:	f000 f9c3 	bl	800d6e4 <__multadd>
 800d35e:	4629      	mov	r1, r5
 800d360:	4607      	mov	r7, r0
 800d362:	2300      	movs	r3, #0
 800d364:	220a      	movs	r2, #10
 800d366:	4658      	mov	r0, fp
 800d368:	f000 f9bc 	bl	800d6e4 <__multadd>
 800d36c:	4605      	mov	r5, r0
 800d36e:	e7f0      	b.n	800d352 <_dtoa_r+0xaba>
 800d370:	9b00      	ldr	r3, [sp, #0]
 800d372:	2b00      	cmp	r3, #0
 800d374:	bfcc      	ite	gt
 800d376:	461e      	movgt	r6, r3
 800d378:	2601      	movle	r6, #1
 800d37a:	4456      	add	r6, sl
 800d37c:	2700      	movs	r7, #0
 800d37e:	4649      	mov	r1, r9
 800d380:	2201      	movs	r2, #1
 800d382:	4658      	mov	r0, fp
 800d384:	f000 fb5a 	bl	800da3c <__lshift>
 800d388:	4621      	mov	r1, r4
 800d38a:	4681      	mov	r9, r0
 800d38c:	f000 fbc2 	bl	800db14 <__mcmp>
 800d390:	2800      	cmp	r0, #0
 800d392:	dcb0      	bgt.n	800d2f6 <_dtoa_r+0xa5e>
 800d394:	d102      	bne.n	800d39c <_dtoa_r+0xb04>
 800d396:	f018 0f01 	tst.w	r8, #1
 800d39a:	d1ac      	bne.n	800d2f6 <_dtoa_r+0xa5e>
 800d39c:	4633      	mov	r3, r6
 800d39e:	461e      	mov	r6, r3
 800d3a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d3a4:	2a30      	cmp	r2, #48	@ 0x30
 800d3a6:	d0fa      	beq.n	800d39e <_dtoa_r+0xb06>
 800d3a8:	e5c2      	b.n	800cf30 <_dtoa_r+0x698>
 800d3aa:	459a      	cmp	sl, r3
 800d3ac:	d1a4      	bne.n	800d2f8 <_dtoa_r+0xa60>
 800d3ae:	9b04      	ldr	r3, [sp, #16]
 800d3b0:	3301      	adds	r3, #1
 800d3b2:	9304      	str	r3, [sp, #16]
 800d3b4:	2331      	movs	r3, #49	@ 0x31
 800d3b6:	f88a 3000 	strb.w	r3, [sl]
 800d3ba:	e5b9      	b.n	800cf30 <_dtoa_r+0x698>
 800d3bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d3be:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d41c <_dtoa_r+0xb84>
 800d3c2:	b11b      	cbz	r3, 800d3cc <_dtoa_r+0xb34>
 800d3c4:	f10a 0308 	add.w	r3, sl, #8
 800d3c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d3ca:	6013      	str	r3, [r2, #0]
 800d3cc:	4650      	mov	r0, sl
 800d3ce:	b019      	add	sp, #100	@ 0x64
 800d3d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3d6:	2b01      	cmp	r3, #1
 800d3d8:	f77f ae37 	ble.w	800d04a <_dtoa_r+0x7b2>
 800d3dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3de:	930a      	str	r3, [sp, #40]	@ 0x28
 800d3e0:	2001      	movs	r0, #1
 800d3e2:	e655      	b.n	800d090 <_dtoa_r+0x7f8>
 800d3e4:	9b00      	ldr	r3, [sp, #0]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	f77f aed6 	ble.w	800d198 <_dtoa_r+0x900>
 800d3ec:	4656      	mov	r6, sl
 800d3ee:	4621      	mov	r1, r4
 800d3f0:	4648      	mov	r0, r9
 800d3f2:	f7ff f9c8 	bl	800c786 <quorem>
 800d3f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d3fa:	f806 8b01 	strb.w	r8, [r6], #1
 800d3fe:	9b00      	ldr	r3, [sp, #0]
 800d400:	eba6 020a 	sub.w	r2, r6, sl
 800d404:	4293      	cmp	r3, r2
 800d406:	ddb3      	ble.n	800d370 <_dtoa_r+0xad8>
 800d408:	4649      	mov	r1, r9
 800d40a:	2300      	movs	r3, #0
 800d40c:	220a      	movs	r2, #10
 800d40e:	4658      	mov	r0, fp
 800d410:	f000 f968 	bl	800d6e4 <__multadd>
 800d414:	4681      	mov	r9, r0
 800d416:	e7ea      	b.n	800d3ee <_dtoa_r+0xb56>
 800d418:	0800f53c 	.word	0x0800f53c
 800d41c:	0800f4c0 	.word	0x0800f4c0

0800d420 <_free_r>:
 800d420:	b538      	push	{r3, r4, r5, lr}
 800d422:	4605      	mov	r5, r0
 800d424:	2900      	cmp	r1, #0
 800d426:	d041      	beq.n	800d4ac <_free_r+0x8c>
 800d428:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d42c:	1f0c      	subs	r4, r1, #4
 800d42e:	2b00      	cmp	r3, #0
 800d430:	bfb8      	it	lt
 800d432:	18e4      	addlt	r4, r4, r3
 800d434:	f000 f8e8 	bl	800d608 <__malloc_lock>
 800d438:	4a1d      	ldr	r2, [pc, #116]	@ (800d4b0 <_free_r+0x90>)
 800d43a:	6813      	ldr	r3, [r2, #0]
 800d43c:	b933      	cbnz	r3, 800d44c <_free_r+0x2c>
 800d43e:	6063      	str	r3, [r4, #4]
 800d440:	6014      	str	r4, [r2, #0]
 800d442:	4628      	mov	r0, r5
 800d444:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d448:	f000 b8e4 	b.w	800d614 <__malloc_unlock>
 800d44c:	42a3      	cmp	r3, r4
 800d44e:	d908      	bls.n	800d462 <_free_r+0x42>
 800d450:	6820      	ldr	r0, [r4, #0]
 800d452:	1821      	adds	r1, r4, r0
 800d454:	428b      	cmp	r3, r1
 800d456:	bf01      	itttt	eq
 800d458:	6819      	ldreq	r1, [r3, #0]
 800d45a:	685b      	ldreq	r3, [r3, #4]
 800d45c:	1809      	addeq	r1, r1, r0
 800d45e:	6021      	streq	r1, [r4, #0]
 800d460:	e7ed      	b.n	800d43e <_free_r+0x1e>
 800d462:	461a      	mov	r2, r3
 800d464:	685b      	ldr	r3, [r3, #4]
 800d466:	b10b      	cbz	r3, 800d46c <_free_r+0x4c>
 800d468:	42a3      	cmp	r3, r4
 800d46a:	d9fa      	bls.n	800d462 <_free_r+0x42>
 800d46c:	6811      	ldr	r1, [r2, #0]
 800d46e:	1850      	adds	r0, r2, r1
 800d470:	42a0      	cmp	r0, r4
 800d472:	d10b      	bne.n	800d48c <_free_r+0x6c>
 800d474:	6820      	ldr	r0, [r4, #0]
 800d476:	4401      	add	r1, r0
 800d478:	1850      	adds	r0, r2, r1
 800d47a:	4283      	cmp	r3, r0
 800d47c:	6011      	str	r1, [r2, #0]
 800d47e:	d1e0      	bne.n	800d442 <_free_r+0x22>
 800d480:	6818      	ldr	r0, [r3, #0]
 800d482:	685b      	ldr	r3, [r3, #4]
 800d484:	6053      	str	r3, [r2, #4]
 800d486:	4408      	add	r0, r1
 800d488:	6010      	str	r0, [r2, #0]
 800d48a:	e7da      	b.n	800d442 <_free_r+0x22>
 800d48c:	d902      	bls.n	800d494 <_free_r+0x74>
 800d48e:	230c      	movs	r3, #12
 800d490:	602b      	str	r3, [r5, #0]
 800d492:	e7d6      	b.n	800d442 <_free_r+0x22>
 800d494:	6820      	ldr	r0, [r4, #0]
 800d496:	1821      	adds	r1, r4, r0
 800d498:	428b      	cmp	r3, r1
 800d49a:	bf04      	itt	eq
 800d49c:	6819      	ldreq	r1, [r3, #0]
 800d49e:	685b      	ldreq	r3, [r3, #4]
 800d4a0:	6063      	str	r3, [r4, #4]
 800d4a2:	bf04      	itt	eq
 800d4a4:	1809      	addeq	r1, r1, r0
 800d4a6:	6021      	streq	r1, [r4, #0]
 800d4a8:	6054      	str	r4, [r2, #4]
 800d4aa:	e7ca      	b.n	800d442 <_free_r+0x22>
 800d4ac:	bd38      	pop	{r3, r4, r5, pc}
 800d4ae:	bf00      	nop
 800d4b0:	20000884 	.word	0x20000884

0800d4b4 <malloc>:
 800d4b4:	4b02      	ldr	r3, [pc, #8]	@ (800d4c0 <malloc+0xc>)
 800d4b6:	4601      	mov	r1, r0
 800d4b8:	6818      	ldr	r0, [r3, #0]
 800d4ba:	f000 b825 	b.w	800d508 <_malloc_r>
 800d4be:	bf00      	nop
 800d4c0:	2000001c 	.word	0x2000001c

0800d4c4 <sbrk_aligned>:
 800d4c4:	b570      	push	{r4, r5, r6, lr}
 800d4c6:	4e0f      	ldr	r6, [pc, #60]	@ (800d504 <sbrk_aligned+0x40>)
 800d4c8:	460c      	mov	r4, r1
 800d4ca:	6831      	ldr	r1, [r6, #0]
 800d4cc:	4605      	mov	r5, r0
 800d4ce:	b911      	cbnz	r1, 800d4d6 <sbrk_aligned+0x12>
 800d4d0:	f000 fe9a 	bl	800e208 <_sbrk_r>
 800d4d4:	6030      	str	r0, [r6, #0]
 800d4d6:	4621      	mov	r1, r4
 800d4d8:	4628      	mov	r0, r5
 800d4da:	f000 fe95 	bl	800e208 <_sbrk_r>
 800d4de:	1c43      	adds	r3, r0, #1
 800d4e0:	d103      	bne.n	800d4ea <sbrk_aligned+0x26>
 800d4e2:	f04f 34ff 	mov.w	r4, #4294967295
 800d4e6:	4620      	mov	r0, r4
 800d4e8:	bd70      	pop	{r4, r5, r6, pc}
 800d4ea:	1cc4      	adds	r4, r0, #3
 800d4ec:	f024 0403 	bic.w	r4, r4, #3
 800d4f0:	42a0      	cmp	r0, r4
 800d4f2:	d0f8      	beq.n	800d4e6 <sbrk_aligned+0x22>
 800d4f4:	1a21      	subs	r1, r4, r0
 800d4f6:	4628      	mov	r0, r5
 800d4f8:	f000 fe86 	bl	800e208 <_sbrk_r>
 800d4fc:	3001      	adds	r0, #1
 800d4fe:	d1f2      	bne.n	800d4e6 <sbrk_aligned+0x22>
 800d500:	e7ef      	b.n	800d4e2 <sbrk_aligned+0x1e>
 800d502:	bf00      	nop
 800d504:	20000880 	.word	0x20000880

0800d508 <_malloc_r>:
 800d508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d50c:	1ccd      	adds	r5, r1, #3
 800d50e:	f025 0503 	bic.w	r5, r5, #3
 800d512:	3508      	adds	r5, #8
 800d514:	2d0c      	cmp	r5, #12
 800d516:	bf38      	it	cc
 800d518:	250c      	movcc	r5, #12
 800d51a:	2d00      	cmp	r5, #0
 800d51c:	4606      	mov	r6, r0
 800d51e:	db01      	blt.n	800d524 <_malloc_r+0x1c>
 800d520:	42a9      	cmp	r1, r5
 800d522:	d904      	bls.n	800d52e <_malloc_r+0x26>
 800d524:	230c      	movs	r3, #12
 800d526:	6033      	str	r3, [r6, #0]
 800d528:	2000      	movs	r0, #0
 800d52a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d52e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d604 <_malloc_r+0xfc>
 800d532:	f000 f869 	bl	800d608 <__malloc_lock>
 800d536:	f8d8 3000 	ldr.w	r3, [r8]
 800d53a:	461c      	mov	r4, r3
 800d53c:	bb44      	cbnz	r4, 800d590 <_malloc_r+0x88>
 800d53e:	4629      	mov	r1, r5
 800d540:	4630      	mov	r0, r6
 800d542:	f7ff ffbf 	bl	800d4c4 <sbrk_aligned>
 800d546:	1c43      	adds	r3, r0, #1
 800d548:	4604      	mov	r4, r0
 800d54a:	d158      	bne.n	800d5fe <_malloc_r+0xf6>
 800d54c:	f8d8 4000 	ldr.w	r4, [r8]
 800d550:	4627      	mov	r7, r4
 800d552:	2f00      	cmp	r7, #0
 800d554:	d143      	bne.n	800d5de <_malloc_r+0xd6>
 800d556:	2c00      	cmp	r4, #0
 800d558:	d04b      	beq.n	800d5f2 <_malloc_r+0xea>
 800d55a:	6823      	ldr	r3, [r4, #0]
 800d55c:	4639      	mov	r1, r7
 800d55e:	4630      	mov	r0, r6
 800d560:	eb04 0903 	add.w	r9, r4, r3
 800d564:	f000 fe50 	bl	800e208 <_sbrk_r>
 800d568:	4581      	cmp	r9, r0
 800d56a:	d142      	bne.n	800d5f2 <_malloc_r+0xea>
 800d56c:	6821      	ldr	r1, [r4, #0]
 800d56e:	1a6d      	subs	r5, r5, r1
 800d570:	4629      	mov	r1, r5
 800d572:	4630      	mov	r0, r6
 800d574:	f7ff ffa6 	bl	800d4c4 <sbrk_aligned>
 800d578:	3001      	adds	r0, #1
 800d57a:	d03a      	beq.n	800d5f2 <_malloc_r+0xea>
 800d57c:	6823      	ldr	r3, [r4, #0]
 800d57e:	442b      	add	r3, r5
 800d580:	6023      	str	r3, [r4, #0]
 800d582:	f8d8 3000 	ldr.w	r3, [r8]
 800d586:	685a      	ldr	r2, [r3, #4]
 800d588:	bb62      	cbnz	r2, 800d5e4 <_malloc_r+0xdc>
 800d58a:	f8c8 7000 	str.w	r7, [r8]
 800d58e:	e00f      	b.n	800d5b0 <_malloc_r+0xa8>
 800d590:	6822      	ldr	r2, [r4, #0]
 800d592:	1b52      	subs	r2, r2, r5
 800d594:	d420      	bmi.n	800d5d8 <_malloc_r+0xd0>
 800d596:	2a0b      	cmp	r2, #11
 800d598:	d917      	bls.n	800d5ca <_malloc_r+0xc2>
 800d59a:	1961      	adds	r1, r4, r5
 800d59c:	42a3      	cmp	r3, r4
 800d59e:	6025      	str	r5, [r4, #0]
 800d5a0:	bf18      	it	ne
 800d5a2:	6059      	strne	r1, [r3, #4]
 800d5a4:	6863      	ldr	r3, [r4, #4]
 800d5a6:	bf08      	it	eq
 800d5a8:	f8c8 1000 	streq.w	r1, [r8]
 800d5ac:	5162      	str	r2, [r4, r5]
 800d5ae:	604b      	str	r3, [r1, #4]
 800d5b0:	4630      	mov	r0, r6
 800d5b2:	f000 f82f 	bl	800d614 <__malloc_unlock>
 800d5b6:	f104 000b 	add.w	r0, r4, #11
 800d5ba:	1d23      	adds	r3, r4, #4
 800d5bc:	f020 0007 	bic.w	r0, r0, #7
 800d5c0:	1ac2      	subs	r2, r0, r3
 800d5c2:	bf1c      	itt	ne
 800d5c4:	1a1b      	subne	r3, r3, r0
 800d5c6:	50a3      	strne	r3, [r4, r2]
 800d5c8:	e7af      	b.n	800d52a <_malloc_r+0x22>
 800d5ca:	6862      	ldr	r2, [r4, #4]
 800d5cc:	42a3      	cmp	r3, r4
 800d5ce:	bf0c      	ite	eq
 800d5d0:	f8c8 2000 	streq.w	r2, [r8]
 800d5d4:	605a      	strne	r2, [r3, #4]
 800d5d6:	e7eb      	b.n	800d5b0 <_malloc_r+0xa8>
 800d5d8:	4623      	mov	r3, r4
 800d5da:	6864      	ldr	r4, [r4, #4]
 800d5dc:	e7ae      	b.n	800d53c <_malloc_r+0x34>
 800d5de:	463c      	mov	r4, r7
 800d5e0:	687f      	ldr	r7, [r7, #4]
 800d5e2:	e7b6      	b.n	800d552 <_malloc_r+0x4a>
 800d5e4:	461a      	mov	r2, r3
 800d5e6:	685b      	ldr	r3, [r3, #4]
 800d5e8:	42a3      	cmp	r3, r4
 800d5ea:	d1fb      	bne.n	800d5e4 <_malloc_r+0xdc>
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	6053      	str	r3, [r2, #4]
 800d5f0:	e7de      	b.n	800d5b0 <_malloc_r+0xa8>
 800d5f2:	230c      	movs	r3, #12
 800d5f4:	6033      	str	r3, [r6, #0]
 800d5f6:	4630      	mov	r0, r6
 800d5f8:	f000 f80c 	bl	800d614 <__malloc_unlock>
 800d5fc:	e794      	b.n	800d528 <_malloc_r+0x20>
 800d5fe:	6005      	str	r5, [r0, #0]
 800d600:	e7d6      	b.n	800d5b0 <_malloc_r+0xa8>
 800d602:	bf00      	nop
 800d604:	20000884 	.word	0x20000884

0800d608 <__malloc_lock>:
 800d608:	4801      	ldr	r0, [pc, #4]	@ (800d610 <__malloc_lock+0x8>)
 800d60a:	f7ff b8ba 	b.w	800c782 <__retarget_lock_acquire_recursive>
 800d60e:	bf00      	nop
 800d610:	2000087c 	.word	0x2000087c

0800d614 <__malloc_unlock>:
 800d614:	4801      	ldr	r0, [pc, #4]	@ (800d61c <__malloc_unlock+0x8>)
 800d616:	f7ff b8b5 	b.w	800c784 <__retarget_lock_release_recursive>
 800d61a:	bf00      	nop
 800d61c:	2000087c 	.word	0x2000087c

0800d620 <_Balloc>:
 800d620:	b570      	push	{r4, r5, r6, lr}
 800d622:	69c6      	ldr	r6, [r0, #28]
 800d624:	4604      	mov	r4, r0
 800d626:	460d      	mov	r5, r1
 800d628:	b976      	cbnz	r6, 800d648 <_Balloc+0x28>
 800d62a:	2010      	movs	r0, #16
 800d62c:	f7ff ff42 	bl	800d4b4 <malloc>
 800d630:	4602      	mov	r2, r0
 800d632:	61e0      	str	r0, [r4, #28]
 800d634:	b920      	cbnz	r0, 800d640 <_Balloc+0x20>
 800d636:	4b18      	ldr	r3, [pc, #96]	@ (800d698 <_Balloc+0x78>)
 800d638:	4818      	ldr	r0, [pc, #96]	@ (800d69c <_Balloc+0x7c>)
 800d63a:	216b      	movs	r1, #107	@ 0x6b
 800d63c:	f000 fe02 	bl	800e244 <__assert_func>
 800d640:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d644:	6006      	str	r6, [r0, #0]
 800d646:	60c6      	str	r6, [r0, #12]
 800d648:	69e6      	ldr	r6, [r4, #28]
 800d64a:	68f3      	ldr	r3, [r6, #12]
 800d64c:	b183      	cbz	r3, 800d670 <_Balloc+0x50>
 800d64e:	69e3      	ldr	r3, [r4, #28]
 800d650:	68db      	ldr	r3, [r3, #12]
 800d652:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d656:	b9b8      	cbnz	r0, 800d688 <_Balloc+0x68>
 800d658:	2101      	movs	r1, #1
 800d65a:	fa01 f605 	lsl.w	r6, r1, r5
 800d65e:	1d72      	adds	r2, r6, #5
 800d660:	0092      	lsls	r2, r2, #2
 800d662:	4620      	mov	r0, r4
 800d664:	f000 fe0c 	bl	800e280 <_calloc_r>
 800d668:	b160      	cbz	r0, 800d684 <_Balloc+0x64>
 800d66a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d66e:	e00e      	b.n	800d68e <_Balloc+0x6e>
 800d670:	2221      	movs	r2, #33	@ 0x21
 800d672:	2104      	movs	r1, #4
 800d674:	4620      	mov	r0, r4
 800d676:	f000 fe03 	bl	800e280 <_calloc_r>
 800d67a:	69e3      	ldr	r3, [r4, #28]
 800d67c:	60f0      	str	r0, [r6, #12]
 800d67e:	68db      	ldr	r3, [r3, #12]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d1e4      	bne.n	800d64e <_Balloc+0x2e>
 800d684:	2000      	movs	r0, #0
 800d686:	bd70      	pop	{r4, r5, r6, pc}
 800d688:	6802      	ldr	r2, [r0, #0]
 800d68a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d68e:	2300      	movs	r3, #0
 800d690:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d694:	e7f7      	b.n	800d686 <_Balloc+0x66>
 800d696:	bf00      	nop
 800d698:	0800f4cd 	.word	0x0800f4cd
 800d69c:	0800f54d 	.word	0x0800f54d

0800d6a0 <_Bfree>:
 800d6a0:	b570      	push	{r4, r5, r6, lr}
 800d6a2:	69c6      	ldr	r6, [r0, #28]
 800d6a4:	4605      	mov	r5, r0
 800d6a6:	460c      	mov	r4, r1
 800d6a8:	b976      	cbnz	r6, 800d6c8 <_Bfree+0x28>
 800d6aa:	2010      	movs	r0, #16
 800d6ac:	f7ff ff02 	bl	800d4b4 <malloc>
 800d6b0:	4602      	mov	r2, r0
 800d6b2:	61e8      	str	r0, [r5, #28]
 800d6b4:	b920      	cbnz	r0, 800d6c0 <_Bfree+0x20>
 800d6b6:	4b09      	ldr	r3, [pc, #36]	@ (800d6dc <_Bfree+0x3c>)
 800d6b8:	4809      	ldr	r0, [pc, #36]	@ (800d6e0 <_Bfree+0x40>)
 800d6ba:	218f      	movs	r1, #143	@ 0x8f
 800d6bc:	f000 fdc2 	bl	800e244 <__assert_func>
 800d6c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d6c4:	6006      	str	r6, [r0, #0]
 800d6c6:	60c6      	str	r6, [r0, #12]
 800d6c8:	b13c      	cbz	r4, 800d6da <_Bfree+0x3a>
 800d6ca:	69eb      	ldr	r3, [r5, #28]
 800d6cc:	6862      	ldr	r2, [r4, #4]
 800d6ce:	68db      	ldr	r3, [r3, #12]
 800d6d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d6d4:	6021      	str	r1, [r4, #0]
 800d6d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d6da:	bd70      	pop	{r4, r5, r6, pc}
 800d6dc:	0800f4cd 	.word	0x0800f4cd
 800d6e0:	0800f54d 	.word	0x0800f54d

0800d6e4 <__multadd>:
 800d6e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6e8:	690d      	ldr	r5, [r1, #16]
 800d6ea:	4607      	mov	r7, r0
 800d6ec:	460c      	mov	r4, r1
 800d6ee:	461e      	mov	r6, r3
 800d6f0:	f101 0c14 	add.w	ip, r1, #20
 800d6f4:	2000      	movs	r0, #0
 800d6f6:	f8dc 3000 	ldr.w	r3, [ip]
 800d6fa:	b299      	uxth	r1, r3
 800d6fc:	fb02 6101 	mla	r1, r2, r1, r6
 800d700:	0c1e      	lsrs	r6, r3, #16
 800d702:	0c0b      	lsrs	r3, r1, #16
 800d704:	fb02 3306 	mla	r3, r2, r6, r3
 800d708:	b289      	uxth	r1, r1
 800d70a:	3001      	adds	r0, #1
 800d70c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d710:	4285      	cmp	r5, r0
 800d712:	f84c 1b04 	str.w	r1, [ip], #4
 800d716:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d71a:	dcec      	bgt.n	800d6f6 <__multadd+0x12>
 800d71c:	b30e      	cbz	r6, 800d762 <__multadd+0x7e>
 800d71e:	68a3      	ldr	r3, [r4, #8]
 800d720:	42ab      	cmp	r3, r5
 800d722:	dc19      	bgt.n	800d758 <__multadd+0x74>
 800d724:	6861      	ldr	r1, [r4, #4]
 800d726:	4638      	mov	r0, r7
 800d728:	3101      	adds	r1, #1
 800d72a:	f7ff ff79 	bl	800d620 <_Balloc>
 800d72e:	4680      	mov	r8, r0
 800d730:	b928      	cbnz	r0, 800d73e <__multadd+0x5a>
 800d732:	4602      	mov	r2, r0
 800d734:	4b0c      	ldr	r3, [pc, #48]	@ (800d768 <__multadd+0x84>)
 800d736:	480d      	ldr	r0, [pc, #52]	@ (800d76c <__multadd+0x88>)
 800d738:	21ba      	movs	r1, #186	@ 0xba
 800d73a:	f000 fd83 	bl	800e244 <__assert_func>
 800d73e:	6922      	ldr	r2, [r4, #16]
 800d740:	3202      	adds	r2, #2
 800d742:	f104 010c 	add.w	r1, r4, #12
 800d746:	0092      	lsls	r2, r2, #2
 800d748:	300c      	adds	r0, #12
 800d74a:	f000 fd6d 	bl	800e228 <memcpy>
 800d74e:	4621      	mov	r1, r4
 800d750:	4638      	mov	r0, r7
 800d752:	f7ff ffa5 	bl	800d6a0 <_Bfree>
 800d756:	4644      	mov	r4, r8
 800d758:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d75c:	3501      	adds	r5, #1
 800d75e:	615e      	str	r6, [r3, #20]
 800d760:	6125      	str	r5, [r4, #16]
 800d762:	4620      	mov	r0, r4
 800d764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d768:	0800f53c 	.word	0x0800f53c
 800d76c:	0800f54d 	.word	0x0800f54d

0800d770 <__hi0bits>:
 800d770:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d774:	4603      	mov	r3, r0
 800d776:	bf36      	itet	cc
 800d778:	0403      	lslcc	r3, r0, #16
 800d77a:	2000      	movcs	r0, #0
 800d77c:	2010      	movcc	r0, #16
 800d77e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d782:	bf3c      	itt	cc
 800d784:	021b      	lslcc	r3, r3, #8
 800d786:	3008      	addcc	r0, #8
 800d788:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d78c:	bf3c      	itt	cc
 800d78e:	011b      	lslcc	r3, r3, #4
 800d790:	3004      	addcc	r0, #4
 800d792:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d796:	bf3c      	itt	cc
 800d798:	009b      	lslcc	r3, r3, #2
 800d79a:	3002      	addcc	r0, #2
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	db05      	blt.n	800d7ac <__hi0bits+0x3c>
 800d7a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d7a4:	f100 0001 	add.w	r0, r0, #1
 800d7a8:	bf08      	it	eq
 800d7aa:	2020      	moveq	r0, #32
 800d7ac:	4770      	bx	lr

0800d7ae <__lo0bits>:
 800d7ae:	6803      	ldr	r3, [r0, #0]
 800d7b0:	4602      	mov	r2, r0
 800d7b2:	f013 0007 	ands.w	r0, r3, #7
 800d7b6:	d00b      	beq.n	800d7d0 <__lo0bits+0x22>
 800d7b8:	07d9      	lsls	r1, r3, #31
 800d7ba:	d421      	bmi.n	800d800 <__lo0bits+0x52>
 800d7bc:	0798      	lsls	r0, r3, #30
 800d7be:	bf49      	itett	mi
 800d7c0:	085b      	lsrmi	r3, r3, #1
 800d7c2:	089b      	lsrpl	r3, r3, #2
 800d7c4:	2001      	movmi	r0, #1
 800d7c6:	6013      	strmi	r3, [r2, #0]
 800d7c8:	bf5c      	itt	pl
 800d7ca:	6013      	strpl	r3, [r2, #0]
 800d7cc:	2002      	movpl	r0, #2
 800d7ce:	4770      	bx	lr
 800d7d0:	b299      	uxth	r1, r3
 800d7d2:	b909      	cbnz	r1, 800d7d8 <__lo0bits+0x2a>
 800d7d4:	0c1b      	lsrs	r3, r3, #16
 800d7d6:	2010      	movs	r0, #16
 800d7d8:	b2d9      	uxtb	r1, r3
 800d7da:	b909      	cbnz	r1, 800d7e0 <__lo0bits+0x32>
 800d7dc:	3008      	adds	r0, #8
 800d7de:	0a1b      	lsrs	r3, r3, #8
 800d7e0:	0719      	lsls	r1, r3, #28
 800d7e2:	bf04      	itt	eq
 800d7e4:	091b      	lsreq	r3, r3, #4
 800d7e6:	3004      	addeq	r0, #4
 800d7e8:	0799      	lsls	r1, r3, #30
 800d7ea:	bf04      	itt	eq
 800d7ec:	089b      	lsreq	r3, r3, #2
 800d7ee:	3002      	addeq	r0, #2
 800d7f0:	07d9      	lsls	r1, r3, #31
 800d7f2:	d403      	bmi.n	800d7fc <__lo0bits+0x4e>
 800d7f4:	085b      	lsrs	r3, r3, #1
 800d7f6:	f100 0001 	add.w	r0, r0, #1
 800d7fa:	d003      	beq.n	800d804 <__lo0bits+0x56>
 800d7fc:	6013      	str	r3, [r2, #0]
 800d7fe:	4770      	bx	lr
 800d800:	2000      	movs	r0, #0
 800d802:	4770      	bx	lr
 800d804:	2020      	movs	r0, #32
 800d806:	4770      	bx	lr

0800d808 <__i2b>:
 800d808:	b510      	push	{r4, lr}
 800d80a:	460c      	mov	r4, r1
 800d80c:	2101      	movs	r1, #1
 800d80e:	f7ff ff07 	bl	800d620 <_Balloc>
 800d812:	4602      	mov	r2, r0
 800d814:	b928      	cbnz	r0, 800d822 <__i2b+0x1a>
 800d816:	4b05      	ldr	r3, [pc, #20]	@ (800d82c <__i2b+0x24>)
 800d818:	4805      	ldr	r0, [pc, #20]	@ (800d830 <__i2b+0x28>)
 800d81a:	f240 1145 	movw	r1, #325	@ 0x145
 800d81e:	f000 fd11 	bl	800e244 <__assert_func>
 800d822:	2301      	movs	r3, #1
 800d824:	6144      	str	r4, [r0, #20]
 800d826:	6103      	str	r3, [r0, #16]
 800d828:	bd10      	pop	{r4, pc}
 800d82a:	bf00      	nop
 800d82c:	0800f53c 	.word	0x0800f53c
 800d830:	0800f54d 	.word	0x0800f54d

0800d834 <__multiply>:
 800d834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d838:	4614      	mov	r4, r2
 800d83a:	690a      	ldr	r2, [r1, #16]
 800d83c:	6923      	ldr	r3, [r4, #16]
 800d83e:	429a      	cmp	r2, r3
 800d840:	bfa8      	it	ge
 800d842:	4623      	movge	r3, r4
 800d844:	460f      	mov	r7, r1
 800d846:	bfa4      	itt	ge
 800d848:	460c      	movge	r4, r1
 800d84a:	461f      	movge	r7, r3
 800d84c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d850:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d854:	68a3      	ldr	r3, [r4, #8]
 800d856:	6861      	ldr	r1, [r4, #4]
 800d858:	eb0a 0609 	add.w	r6, sl, r9
 800d85c:	42b3      	cmp	r3, r6
 800d85e:	b085      	sub	sp, #20
 800d860:	bfb8      	it	lt
 800d862:	3101      	addlt	r1, #1
 800d864:	f7ff fedc 	bl	800d620 <_Balloc>
 800d868:	b930      	cbnz	r0, 800d878 <__multiply+0x44>
 800d86a:	4602      	mov	r2, r0
 800d86c:	4b44      	ldr	r3, [pc, #272]	@ (800d980 <__multiply+0x14c>)
 800d86e:	4845      	ldr	r0, [pc, #276]	@ (800d984 <__multiply+0x150>)
 800d870:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d874:	f000 fce6 	bl	800e244 <__assert_func>
 800d878:	f100 0514 	add.w	r5, r0, #20
 800d87c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d880:	462b      	mov	r3, r5
 800d882:	2200      	movs	r2, #0
 800d884:	4543      	cmp	r3, r8
 800d886:	d321      	bcc.n	800d8cc <__multiply+0x98>
 800d888:	f107 0114 	add.w	r1, r7, #20
 800d88c:	f104 0214 	add.w	r2, r4, #20
 800d890:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d894:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d898:	9302      	str	r3, [sp, #8]
 800d89a:	1b13      	subs	r3, r2, r4
 800d89c:	3b15      	subs	r3, #21
 800d89e:	f023 0303 	bic.w	r3, r3, #3
 800d8a2:	3304      	adds	r3, #4
 800d8a4:	f104 0715 	add.w	r7, r4, #21
 800d8a8:	42ba      	cmp	r2, r7
 800d8aa:	bf38      	it	cc
 800d8ac:	2304      	movcc	r3, #4
 800d8ae:	9301      	str	r3, [sp, #4]
 800d8b0:	9b02      	ldr	r3, [sp, #8]
 800d8b2:	9103      	str	r1, [sp, #12]
 800d8b4:	428b      	cmp	r3, r1
 800d8b6:	d80c      	bhi.n	800d8d2 <__multiply+0x9e>
 800d8b8:	2e00      	cmp	r6, #0
 800d8ba:	dd03      	ble.n	800d8c4 <__multiply+0x90>
 800d8bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d05b      	beq.n	800d97c <__multiply+0x148>
 800d8c4:	6106      	str	r6, [r0, #16]
 800d8c6:	b005      	add	sp, #20
 800d8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8cc:	f843 2b04 	str.w	r2, [r3], #4
 800d8d0:	e7d8      	b.n	800d884 <__multiply+0x50>
 800d8d2:	f8b1 a000 	ldrh.w	sl, [r1]
 800d8d6:	f1ba 0f00 	cmp.w	sl, #0
 800d8da:	d024      	beq.n	800d926 <__multiply+0xf2>
 800d8dc:	f104 0e14 	add.w	lr, r4, #20
 800d8e0:	46a9      	mov	r9, r5
 800d8e2:	f04f 0c00 	mov.w	ip, #0
 800d8e6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d8ea:	f8d9 3000 	ldr.w	r3, [r9]
 800d8ee:	fa1f fb87 	uxth.w	fp, r7
 800d8f2:	b29b      	uxth	r3, r3
 800d8f4:	fb0a 330b 	mla	r3, sl, fp, r3
 800d8f8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800d8fc:	f8d9 7000 	ldr.w	r7, [r9]
 800d900:	4463      	add	r3, ip
 800d902:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d906:	fb0a c70b 	mla	r7, sl, fp, ip
 800d90a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d90e:	b29b      	uxth	r3, r3
 800d910:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d914:	4572      	cmp	r2, lr
 800d916:	f849 3b04 	str.w	r3, [r9], #4
 800d91a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d91e:	d8e2      	bhi.n	800d8e6 <__multiply+0xb2>
 800d920:	9b01      	ldr	r3, [sp, #4]
 800d922:	f845 c003 	str.w	ip, [r5, r3]
 800d926:	9b03      	ldr	r3, [sp, #12]
 800d928:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d92c:	3104      	adds	r1, #4
 800d92e:	f1b9 0f00 	cmp.w	r9, #0
 800d932:	d021      	beq.n	800d978 <__multiply+0x144>
 800d934:	682b      	ldr	r3, [r5, #0]
 800d936:	f104 0c14 	add.w	ip, r4, #20
 800d93a:	46ae      	mov	lr, r5
 800d93c:	f04f 0a00 	mov.w	sl, #0
 800d940:	f8bc b000 	ldrh.w	fp, [ip]
 800d944:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d948:	fb09 770b 	mla	r7, r9, fp, r7
 800d94c:	4457      	add	r7, sl
 800d94e:	b29b      	uxth	r3, r3
 800d950:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d954:	f84e 3b04 	str.w	r3, [lr], #4
 800d958:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d95c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d960:	f8be 3000 	ldrh.w	r3, [lr]
 800d964:	fb09 330a 	mla	r3, r9, sl, r3
 800d968:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d96c:	4562      	cmp	r2, ip
 800d96e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d972:	d8e5      	bhi.n	800d940 <__multiply+0x10c>
 800d974:	9f01      	ldr	r7, [sp, #4]
 800d976:	51eb      	str	r3, [r5, r7]
 800d978:	3504      	adds	r5, #4
 800d97a:	e799      	b.n	800d8b0 <__multiply+0x7c>
 800d97c:	3e01      	subs	r6, #1
 800d97e:	e79b      	b.n	800d8b8 <__multiply+0x84>
 800d980:	0800f53c 	.word	0x0800f53c
 800d984:	0800f54d 	.word	0x0800f54d

0800d988 <__pow5mult>:
 800d988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d98c:	4615      	mov	r5, r2
 800d98e:	f012 0203 	ands.w	r2, r2, #3
 800d992:	4607      	mov	r7, r0
 800d994:	460e      	mov	r6, r1
 800d996:	d007      	beq.n	800d9a8 <__pow5mult+0x20>
 800d998:	4c25      	ldr	r4, [pc, #148]	@ (800da30 <__pow5mult+0xa8>)
 800d99a:	3a01      	subs	r2, #1
 800d99c:	2300      	movs	r3, #0
 800d99e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d9a2:	f7ff fe9f 	bl	800d6e4 <__multadd>
 800d9a6:	4606      	mov	r6, r0
 800d9a8:	10ad      	asrs	r5, r5, #2
 800d9aa:	d03d      	beq.n	800da28 <__pow5mult+0xa0>
 800d9ac:	69fc      	ldr	r4, [r7, #28]
 800d9ae:	b97c      	cbnz	r4, 800d9d0 <__pow5mult+0x48>
 800d9b0:	2010      	movs	r0, #16
 800d9b2:	f7ff fd7f 	bl	800d4b4 <malloc>
 800d9b6:	4602      	mov	r2, r0
 800d9b8:	61f8      	str	r0, [r7, #28]
 800d9ba:	b928      	cbnz	r0, 800d9c8 <__pow5mult+0x40>
 800d9bc:	4b1d      	ldr	r3, [pc, #116]	@ (800da34 <__pow5mult+0xac>)
 800d9be:	481e      	ldr	r0, [pc, #120]	@ (800da38 <__pow5mult+0xb0>)
 800d9c0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d9c4:	f000 fc3e 	bl	800e244 <__assert_func>
 800d9c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d9cc:	6004      	str	r4, [r0, #0]
 800d9ce:	60c4      	str	r4, [r0, #12]
 800d9d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d9d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d9d8:	b94c      	cbnz	r4, 800d9ee <__pow5mult+0x66>
 800d9da:	f240 2171 	movw	r1, #625	@ 0x271
 800d9de:	4638      	mov	r0, r7
 800d9e0:	f7ff ff12 	bl	800d808 <__i2b>
 800d9e4:	2300      	movs	r3, #0
 800d9e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800d9ea:	4604      	mov	r4, r0
 800d9ec:	6003      	str	r3, [r0, #0]
 800d9ee:	f04f 0900 	mov.w	r9, #0
 800d9f2:	07eb      	lsls	r3, r5, #31
 800d9f4:	d50a      	bpl.n	800da0c <__pow5mult+0x84>
 800d9f6:	4631      	mov	r1, r6
 800d9f8:	4622      	mov	r2, r4
 800d9fa:	4638      	mov	r0, r7
 800d9fc:	f7ff ff1a 	bl	800d834 <__multiply>
 800da00:	4631      	mov	r1, r6
 800da02:	4680      	mov	r8, r0
 800da04:	4638      	mov	r0, r7
 800da06:	f7ff fe4b 	bl	800d6a0 <_Bfree>
 800da0a:	4646      	mov	r6, r8
 800da0c:	106d      	asrs	r5, r5, #1
 800da0e:	d00b      	beq.n	800da28 <__pow5mult+0xa0>
 800da10:	6820      	ldr	r0, [r4, #0]
 800da12:	b938      	cbnz	r0, 800da24 <__pow5mult+0x9c>
 800da14:	4622      	mov	r2, r4
 800da16:	4621      	mov	r1, r4
 800da18:	4638      	mov	r0, r7
 800da1a:	f7ff ff0b 	bl	800d834 <__multiply>
 800da1e:	6020      	str	r0, [r4, #0]
 800da20:	f8c0 9000 	str.w	r9, [r0]
 800da24:	4604      	mov	r4, r0
 800da26:	e7e4      	b.n	800d9f2 <__pow5mult+0x6a>
 800da28:	4630      	mov	r0, r6
 800da2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da2e:	bf00      	nop
 800da30:	0800f5a8 	.word	0x0800f5a8
 800da34:	0800f4cd 	.word	0x0800f4cd
 800da38:	0800f54d 	.word	0x0800f54d

0800da3c <__lshift>:
 800da3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da40:	460c      	mov	r4, r1
 800da42:	6849      	ldr	r1, [r1, #4]
 800da44:	6923      	ldr	r3, [r4, #16]
 800da46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800da4a:	68a3      	ldr	r3, [r4, #8]
 800da4c:	4607      	mov	r7, r0
 800da4e:	4691      	mov	r9, r2
 800da50:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800da54:	f108 0601 	add.w	r6, r8, #1
 800da58:	42b3      	cmp	r3, r6
 800da5a:	db0b      	blt.n	800da74 <__lshift+0x38>
 800da5c:	4638      	mov	r0, r7
 800da5e:	f7ff fddf 	bl	800d620 <_Balloc>
 800da62:	4605      	mov	r5, r0
 800da64:	b948      	cbnz	r0, 800da7a <__lshift+0x3e>
 800da66:	4602      	mov	r2, r0
 800da68:	4b28      	ldr	r3, [pc, #160]	@ (800db0c <__lshift+0xd0>)
 800da6a:	4829      	ldr	r0, [pc, #164]	@ (800db10 <__lshift+0xd4>)
 800da6c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800da70:	f000 fbe8 	bl	800e244 <__assert_func>
 800da74:	3101      	adds	r1, #1
 800da76:	005b      	lsls	r3, r3, #1
 800da78:	e7ee      	b.n	800da58 <__lshift+0x1c>
 800da7a:	2300      	movs	r3, #0
 800da7c:	f100 0114 	add.w	r1, r0, #20
 800da80:	f100 0210 	add.w	r2, r0, #16
 800da84:	4618      	mov	r0, r3
 800da86:	4553      	cmp	r3, sl
 800da88:	db33      	blt.n	800daf2 <__lshift+0xb6>
 800da8a:	6920      	ldr	r0, [r4, #16]
 800da8c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800da90:	f104 0314 	add.w	r3, r4, #20
 800da94:	f019 091f 	ands.w	r9, r9, #31
 800da98:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800da9c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800daa0:	d02b      	beq.n	800dafa <__lshift+0xbe>
 800daa2:	f1c9 0e20 	rsb	lr, r9, #32
 800daa6:	468a      	mov	sl, r1
 800daa8:	2200      	movs	r2, #0
 800daaa:	6818      	ldr	r0, [r3, #0]
 800daac:	fa00 f009 	lsl.w	r0, r0, r9
 800dab0:	4310      	orrs	r0, r2
 800dab2:	f84a 0b04 	str.w	r0, [sl], #4
 800dab6:	f853 2b04 	ldr.w	r2, [r3], #4
 800daba:	459c      	cmp	ip, r3
 800dabc:	fa22 f20e 	lsr.w	r2, r2, lr
 800dac0:	d8f3      	bhi.n	800daaa <__lshift+0x6e>
 800dac2:	ebac 0304 	sub.w	r3, ip, r4
 800dac6:	3b15      	subs	r3, #21
 800dac8:	f023 0303 	bic.w	r3, r3, #3
 800dacc:	3304      	adds	r3, #4
 800dace:	f104 0015 	add.w	r0, r4, #21
 800dad2:	4584      	cmp	ip, r0
 800dad4:	bf38      	it	cc
 800dad6:	2304      	movcc	r3, #4
 800dad8:	50ca      	str	r2, [r1, r3]
 800dada:	b10a      	cbz	r2, 800dae0 <__lshift+0xa4>
 800dadc:	f108 0602 	add.w	r6, r8, #2
 800dae0:	3e01      	subs	r6, #1
 800dae2:	4638      	mov	r0, r7
 800dae4:	612e      	str	r6, [r5, #16]
 800dae6:	4621      	mov	r1, r4
 800dae8:	f7ff fdda 	bl	800d6a0 <_Bfree>
 800daec:	4628      	mov	r0, r5
 800daee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800daf2:	f842 0f04 	str.w	r0, [r2, #4]!
 800daf6:	3301      	adds	r3, #1
 800daf8:	e7c5      	b.n	800da86 <__lshift+0x4a>
 800dafa:	3904      	subs	r1, #4
 800dafc:	f853 2b04 	ldr.w	r2, [r3], #4
 800db00:	f841 2f04 	str.w	r2, [r1, #4]!
 800db04:	459c      	cmp	ip, r3
 800db06:	d8f9      	bhi.n	800dafc <__lshift+0xc0>
 800db08:	e7ea      	b.n	800dae0 <__lshift+0xa4>
 800db0a:	bf00      	nop
 800db0c:	0800f53c 	.word	0x0800f53c
 800db10:	0800f54d 	.word	0x0800f54d

0800db14 <__mcmp>:
 800db14:	690a      	ldr	r2, [r1, #16]
 800db16:	4603      	mov	r3, r0
 800db18:	6900      	ldr	r0, [r0, #16]
 800db1a:	1a80      	subs	r0, r0, r2
 800db1c:	b530      	push	{r4, r5, lr}
 800db1e:	d10e      	bne.n	800db3e <__mcmp+0x2a>
 800db20:	3314      	adds	r3, #20
 800db22:	3114      	adds	r1, #20
 800db24:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800db28:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800db2c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800db30:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800db34:	4295      	cmp	r5, r2
 800db36:	d003      	beq.n	800db40 <__mcmp+0x2c>
 800db38:	d205      	bcs.n	800db46 <__mcmp+0x32>
 800db3a:	f04f 30ff 	mov.w	r0, #4294967295
 800db3e:	bd30      	pop	{r4, r5, pc}
 800db40:	42a3      	cmp	r3, r4
 800db42:	d3f3      	bcc.n	800db2c <__mcmp+0x18>
 800db44:	e7fb      	b.n	800db3e <__mcmp+0x2a>
 800db46:	2001      	movs	r0, #1
 800db48:	e7f9      	b.n	800db3e <__mcmp+0x2a>
	...

0800db4c <__mdiff>:
 800db4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db50:	4689      	mov	r9, r1
 800db52:	4606      	mov	r6, r0
 800db54:	4611      	mov	r1, r2
 800db56:	4648      	mov	r0, r9
 800db58:	4614      	mov	r4, r2
 800db5a:	f7ff ffdb 	bl	800db14 <__mcmp>
 800db5e:	1e05      	subs	r5, r0, #0
 800db60:	d112      	bne.n	800db88 <__mdiff+0x3c>
 800db62:	4629      	mov	r1, r5
 800db64:	4630      	mov	r0, r6
 800db66:	f7ff fd5b 	bl	800d620 <_Balloc>
 800db6a:	4602      	mov	r2, r0
 800db6c:	b928      	cbnz	r0, 800db7a <__mdiff+0x2e>
 800db6e:	4b3f      	ldr	r3, [pc, #252]	@ (800dc6c <__mdiff+0x120>)
 800db70:	f240 2137 	movw	r1, #567	@ 0x237
 800db74:	483e      	ldr	r0, [pc, #248]	@ (800dc70 <__mdiff+0x124>)
 800db76:	f000 fb65 	bl	800e244 <__assert_func>
 800db7a:	2301      	movs	r3, #1
 800db7c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800db80:	4610      	mov	r0, r2
 800db82:	b003      	add	sp, #12
 800db84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db88:	bfbc      	itt	lt
 800db8a:	464b      	movlt	r3, r9
 800db8c:	46a1      	movlt	r9, r4
 800db8e:	4630      	mov	r0, r6
 800db90:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800db94:	bfba      	itte	lt
 800db96:	461c      	movlt	r4, r3
 800db98:	2501      	movlt	r5, #1
 800db9a:	2500      	movge	r5, #0
 800db9c:	f7ff fd40 	bl	800d620 <_Balloc>
 800dba0:	4602      	mov	r2, r0
 800dba2:	b918      	cbnz	r0, 800dbac <__mdiff+0x60>
 800dba4:	4b31      	ldr	r3, [pc, #196]	@ (800dc6c <__mdiff+0x120>)
 800dba6:	f240 2145 	movw	r1, #581	@ 0x245
 800dbaa:	e7e3      	b.n	800db74 <__mdiff+0x28>
 800dbac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dbb0:	6926      	ldr	r6, [r4, #16]
 800dbb2:	60c5      	str	r5, [r0, #12]
 800dbb4:	f109 0310 	add.w	r3, r9, #16
 800dbb8:	f109 0514 	add.w	r5, r9, #20
 800dbbc:	f104 0e14 	add.w	lr, r4, #20
 800dbc0:	f100 0b14 	add.w	fp, r0, #20
 800dbc4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dbc8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dbcc:	9301      	str	r3, [sp, #4]
 800dbce:	46d9      	mov	r9, fp
 800dbd0:	f04f 0c00 	mov.w	ip, #0
 800dbd4:	9b01      	ldr	r3, [sp, #4]
 800dbd6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dbda:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dbde:	9301      	str	r3, [sp, #4]
 800dbe0:	fa1f f38a 	uxth.w	r3, sl
 800dbe4:	4619      	mov	r1, r3
 800dbe6:	b283      	uxth	r3, r0
 800dbe8:	1acb      	subs	r3, r1, r3
 800dbea:	0c00      	lsrs	r0, r0, #16
 800dbec:	4463      	add	r3, ip
 800dbee:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dbf2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dbf6:	b29b      	uxth	r3, r3
 800dbf8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dbfc:	4576      	cmp	r6, lr
 800dbfe:	f849 3b04 	str.w	r3, [r9], #4
 800dc02:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dc06:	d8e5      	bhi.n	800dbd4 <__mdiff+0x88>
 800dc08:	1b33      	subs	r3, r6, r4
 800dc0a:	3b15      	subs	r3, #21
 800dc0c:	f023 0303 	bic.w	r3, r3, #3
 800dc10:	3415      	adds	r4, #21
 800dc12:	3304      	adds	r3, #4
 800dc14:	42a6      	cmp	r6, r4
 800dc16:	bf38      	it	cc
 800dc18:	2304      	movcc	r3, #4
 800dc1a:	441d      	add	r5, r3
 800dc1c:	445b      	add	r3, fp
 800dc1e:	461e      	mov	r6, r3
 800dc20:	462c      	mov	r4, r5
 800dc22:	4544      	cmp	r4, r8
 800dc24:	d30e      	bcc.n	800dc44 <__mdiff+0xf8>
 800dc26:	f108 0103 	add.w	r1, r8, #3
 800dc2a:	1b49      	subs	r1, r1, r5
 800dc2c:	f021 0103 	bic.w	r1, r1, #3
 800dc30:	3d03      	subs	r5, #3
 800dc32:	45a8      	cmp	r8, r5
 800dc34:	bf38      	it	cc
 800dc36:	2100      	movcc	r1, #0
 800dc38:	440b      	add	r3, r1
 800dc3a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dc3e:	b191      	cbz	r1, 800dc66 <__mdiff+0x11a>
 800dc40:	6117      	str	r7, [r2, #16]
 800dc42:	e79d      	b.n	800db80 <__mdiff+0x34>
 800dc44:	f854 1b04 	ldr.w	r1, [r4], #4
 800dc48:	46e6      	mov	lr, ip
 800dc4a:	0c08      	lsrs	r0, r1, #16
 800dc4c:	fa1c fc81 	uxtah	ip, ip, r1
 800dc50:	4471      	add	r1, lr
 800dc52:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dc56:	b289      	uxth	r1, r1
 800dc58:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dc5c:	f846 1b04 	str.w	r1, [r6], #4
 800dc60:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dc64:	e7dd      	b.n	800dc22 <__mdiff+0xd6>
 800dc66:	3f01      	subs	r7, #1
 800dc68:	e7e7      	b.n	800dc3a <__mdiff+0xee>
 800dc6a:	bf00      	nop
 800dc6c:	0800f53c 	.word	0x0800f53c
 800dc70:	0800f54d 	.word	0x0800f54d

0800dc74 <__d2b>:
 800dc74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dc78:	460f      	mov	r7, r1
 800dc7a:	2101      	movs	r1, #1
 800dc7c:	ec59 8b10 	vmov	r8, r9, d0
 800dc80:	4616      	mov	r6, r2
 800dc82:	f7ff fccd 	bl	800d620 <_Balloc>
 800dc86:	4604      	mov	r4, r0
 800dc88:	b930      	cbnz	r0, 800dc98 <__d2b+0x24>
 800dc8a:	4602      	mov	r2, r0
 800dc8c:	4b23      	ldr	r3, [pc, #140]	@ (800dd1c <__d2b+0xa8>)
 800dc8e:	4824      	ldr	r0, [pc, #144]	@ (800dd20 <__d2b+0xac>)
 800dc90:	f240 310f 	movw	r1, #783	@ 0x30f
 800dc94:	f000 fad6 	bl	800e244 <__assert_func>
 800dc98:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dc9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dca0:	b10d      	cbz	r5, 800dca6 <__d2b+0x32>
 800dca2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dca6:	9301      	str	r3, [sp, #4]
 800dca8:	f1b8 0300 	subs.w	r3, r8, #0
 800dcac:	d023      	beq.n	800dcf6 <__d2b+0x82>
 800dcae:	4668      	mov	r0, sp
 800dcb0:	9300      	str	r3, [sp, #0]
 800dcb2:	f7ff fd7c 	bl	800d7ae <__lo0bits>
 800dcb6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dcba:	b1d0      	cbz	r0, 800dcf2 <__d2b+0x7e>
 800dcbc:	f1c0 0320 	rsb	r3, r0, #32
 800dcc0:	fa02 f303 	lsl.w	r3, r2, r3
 800dcc4:	430b      	orrs	r3, r1
 800dcc6:	40c2      	lsrs	r2, r0
 800dcc8:	6163      	str	r3, [r4, #20]
 800dcca:	9201      	str	r2, [sp, #4]
 800dccc:	9b01      	ldr	r3, [sp, #4]
 800dcce:	61a3      	str	r3, [r4, #24]
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	bf0c      	ite	eq
 800dcd4:	2201      	moveq	r2, #1
 800dcd6:	2202      	movne	r2, #2
 800dcd8:	6122      	str	r2, [r4, #16]
 800dcda:	b1a5      	cbz	r5, 800dd06 <__d2b+0x92>
 800dcdc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dce0:	4405      	add	r5, r0
 800dce2:	603d      	str	r5, [r7, #0]
 800dce4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dce8:	6030      	str	r0, [r6, #0]
 800dcea:	4620      	mov	r0, r4
 800dcec:	b003      	add	sp, #12
 800dcee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcf2:	6161      	str	r1, [r4, #20]
 800dcf4:	e7ea      	b.n	800dccc <__d2b+0x58>
 800dcf6:	a801      	add	r0, sp, #4
 800dcf8:	f7ff fd59 	bl	800d7ae <__lo0bits>
 800dcfc:	9b01      	ldr	r3, [sp, #4]
 800dcfe:	6163      	str	r3, [r4, #20]
 800dd00:	3020      	adds	r0, #32
 800dd02:	2201      	movs	r2, #1
 800dd04:	e7e8      	b.n	800dcd8 <__d2b+0x64>
 800dd06:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dd0a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dd0e:	6038      	str	r0, [r7, #0]
 800dd10:	6918      	ldr	r0, [r3, #16]
 800dd12:	f7ff fd2d 	bl	800d770 <__hi0bits>
 800dd16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dd1a:	e7e5      	b.n	800dce8 <__d2b+0x74>
 800dd1c:	0800f53c 	.word	0x0800f53c
 800dd20:	0800f54d 	.word	0x0800f54d

0800dd24 <__sfputc_r>:
 800dd24:	6893      	ldr	r3, [r2, #8]
 800dd26:	3b01      	subs	r3, #1
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	b410      	push	{r4}
 800dd2c:	6093      	str	r3, [r2, #8]
 800dd2e:	da08      	bge.n	800dd42 <__sfputc_r+0x1e>
 800dd30:	6994      	ldr	r4, [r2, #24]
 800dd32:	42a3      	cmp	r3, r4
 800dd34:	db01      	blt.n	800dd3a <__sfputc_r+0x16>
 800dd36:	290a      	cmp	r1, #10
 800dd38:	d103      	bne.n	800dd42 <__sfputc_r+0x1e>
 800dd3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd3e:	f7fe bc0e 	b.w	800c55e <__swbuf_r>
 800dd42:	6813      	ldr	r3, [r2, #0]
 800dd44:	1c58      	adds	r0, r3, #1
 800dd46:	6010      	str	r0, [r2, #0]
 800dd48:	7019      	strb	r1, [r3, #0]
 800dd4a:	4608      	mov	r0, r1
 800dd4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dd50:	4770      	bx	lr

0800dd52 <__sfputs_r>:
 800dd52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd54:	4606      	mov	r6, r0
 800dd56:	460f      	mov	r7, r1
 800dd58:	4614      	mov	r4, r2
 800dd5a:	18d5      	adds	r5, r2, r3
 800dd5c:	42ac      	cmp	r4, r5
 800dd5e:	d101      	bne.n	800dd64 <__sfputs_r+0x12>
 800dd60:	2000      	movs	r0, #0
 800dd62:	e007      	b.n	800dd74 <__sfputs_r+0x22>
 800dd64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd68:	463a      	mov	r2, r7
 800dd6a:	4630      	mov	r0, r6
 800dd6c:	f7ff ffda 	bl	800dd24 <__sfputc_r>
 800dd70:	1c43      	adds	r3, r0, #1
 800dd72:	d1f3      	bne.n	800dd5c <__sfputs_r+0xa>
 800dd74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dd78 <_vfiprintf_r>:
 800dd78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd7c:	460d      	mov	r5, r1
 800dd7e:	b09d      	sub	sp, #116	@ 0x74
 800dd80:	4614      	mov	r4, r2
 800dd82:	4698      	mov	r8, r3
 800dd84:	4606      	mov	r6, r0
 800dd86:	b118      	cbz	r0, 800dd90 <_vfiprintf_r+0x18>
 800dd88:	6a03      	ldr	r3, [r0, #32]
 800dd8a:	b90b      	cbnz	r3, 800dd90 <_vfiprintf_r+0x18>
 800dd8c:	f7fe fafe 	bl	800c38c <__sinit>
 800dd90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dd92:	07d9      	lsls	r1, r3, #31
 800dd94:	d405      	bmi.n	800dda2 <_vfiprintf_r+0x2a>
 800dd96:	89ab      	ldrh	r3, [r5, #12]
 800dd98:	059a      	lsls	r2, r3, #22
 800dd9a:	d402      	bmi.n	800dda2 <_vfiprintf_r+0x2a>
 800dd9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dd9e:	f7fe fcf0 	bl	800c782 <__retarget_lock_acquire_recursive>
 800dda2:	89ab      	ldrh	r3, [r5, #12]
 800dda4:	071b      	lsls	r3, r3, #28
 800dda6:	d501      	bpl.n	800ddac <_vfiprintf_r+0x34>
 800dda8:	692b      	ldr	r3, [r5, #16]
 800ddaa:	b99b      	cbnz	r3, 800ddd4 <_vfiprintf_r+0x5c>
 800ddac:	4629      	mov	r1, r5
 800ddae:	4630      	mov	r0, r6
 800ddb0:	f7fe fc14 	bl	800c5dc <__swsetup_r>
 800ddb4:	b170      	cbz	r0, 800ddd4 <_vfiprintf_r+0x5c>
 800ddb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ddb8:	07dc      	lsls	r4, r3, #31
 800ddba:	d504      	bpl.n	800ddc6 <_vfiprintf_r+0x4e>
 800ddbc:	f04f 30ff 	mov.w	r0, #4294967295
 800ddc0:	b01d      	add	sp, #116	@ 0x74
 800ddc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddc6:	89ab      	ldrh	r3, [r5, #12]
 800ddc8:	0598      	lsls	r0, r3, #22
 800ddca:	d4f7      	bmi.n	800ddbc <_vfiprintf_r+0x44>
 800ddcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ddce:	f7fe fcd9 	bl	800c784 <__retarget_lock_release_recursive>
 800ddd2:	e7f3      	b.n	800ddbc <_vfiprintf_r+0x44>
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddd8:	2320      	movs	r3, #32
 800ddda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ddde:	f8cd 800c 	str.w	r8, [sp, #12]
 800dde2:	2330      	movs	r3, #48	@ 0x30
 800dde4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800df94 <_vfiprintf_r+0x21c>
 800dde8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ddec:	f04f 0901 	mov.w	r9, #1
 800ddf0:	4623      	mov	r3, r4
 800ddf2:	469a      	mov	sl, r3
 800ddf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ddf8:	b10a      	cbz	r2, 800ddfe <_vfiprintf_r+0x86>
 800ddfa:	2a25      	cmp	r2, #37	@ 0x25
 800ddfc:	d1f9      	bne.n	800ddf2 <_vfiprintf_r+0x7a>
 800ddfe:	ebba 0b04 	subs.w	fp, sl, r4
 800de02:	d00b      	beq.n	800de1c <_vfiprintf_r+0xa4>
 800de04:	465b      	mov	r3, fp
 800de06:	4622      	mov	r2, r4
 800de08:	4629      	mov	r1, r5
 800de0a:	4630      	mov	r0, r6
 800de0c:	f7ff ffa1 	bl	800dd52 <__sfputs_r>
 800de10:	3001      	adds	r0, #1
 800de12:	f000 80a7 	beq.w	800df64 <_vfiprintf_r+0x1ec>
 800de16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de18:	445a      	add	r2, fp
 800de1a:	9209      	str	r2, [sp, #36]	@ 0x24
 800de1c:	f89a 3000 	ldrb.w	r3, [sl]
 800de20:	2b00      	cmp	r3, #0
 800de22:	f000 809f 	beq.w	800df64 <_vfiprintf_r+0x1ec>
 800de26:	2300      	movs	r3, #0
 800de28:	f04f 32ff 	mov.w	r2, #4294967295
 800de2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800de30:	f10a 0a01 	add.w	sl, sl, #1
 800de34:	9304      	str	r3, [sp, #16]
 800de36:	9307      	str	r3, [sp, #28]
 800de38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800de3c:	931a      	str	r3, [sp, #104]	@ 0x68
 800de3e:	4654      	mov	r4, sl
 800de40:	2205      	movs	r2, #5
 800de42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de46:	4853      	ldr	r0, [pc, #332]	@ (800df94 <_vfiprintf_r+0x21c>)
 800de48:	f7f2 f9c2 	bl	80001d0 <memchr>
 800de4c:	9a04      	ldr	r2, [sp, #16]
 800de4e:	b9d8      	cbnz	r0, 800de88 <_vfiprintf_r+0x110>
 800de50:	06d1      	lsls	r1, r2, #27
 800de52:	bf44      	itt	mi
 800de54:	2320      	movmi	r3, #32
 800de56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de5a:	0713      	lsls	r3, r2, #28
 800de5c:	bf44      	itt	mi
 800de5e:	232b      	movmi	r3, #43	@ 0x2b
 800de60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800de64:	f89a 3000 	ldrb.w	r3, [sl]
 800de68:	2b2a      	cmp	r3, #42	@ 0x2a
 800de6a:	d015      	beq.n	800de98 <_vfiprintf_r+0x120>
 800de6c:	9a07      	ldr	r2, [sp, #28]
 800de6e:	4654      	mov	r4, sl
 800de70:	2000      	movs	r0, #0
 800de72:	f04f 0c0a 	mov.w	ip, #10
 800de76:	4621      	mov	r1, r4
 800de78:	f811 3b01 	ldrb.w	r3, [r1], #1
 800de7c:	3b30      	subs	r3, #48	@ 0x30
 800de7e:	2b09      	cmp	r3, #9
 800de80:	d94b      	bls.n	800df1a <_vfiprintf_r+0x1a2>
 800de82:	b1b0      	cbz	r0, 800deb2 <_vfiprintf_r+0x13a>
 800de84:	9207      	str	r2, [sp, #28]
 800de86:	e014      	b.n	800deb2 <_vfiprintf_r+0x13a>
 800de88:	eba0 0308 	sub.w	r3, r0, r8
 800de8c:	fa09 f303 	lsl.w	r3, r9, r3
 800de90:	4313      	orrs	r3, r2
 800de92:	9304      	str	r3, [sp, #16]
 800de94:	46a2      	mov	sl, r4
 800de96:	e7d2      	b.n	800de3e <_vfiprintf_r+0xc6>
 800de98:	9b03      	ldr	r3, [sp, #12]
 800de9a:	1d19      	adds	r1, r3, #4
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	9103      	str	r1, [sp, #12]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	bfbb      	ittet	lt
 800dea4:	425b      	neglt	r3, r3
 800dea6:	f042 0202 	orrlt.w	r2, r2, #2
 800deaa:	9307      	strge	r3, [sp, #28]
 800deac:	9307      	strlt	r3, [sp, #28]
 800deae:	bfb8      	it	lt
 800deb0:	9204      	strlt	r2, [sp, #16]
 800deb2:	7823      	ldrb	r3, [r4, #0]
 800deb4:	2b2e      	cmp	r3, #46	@ 0x2e
 800deb6:	d10a      	bne.n	800dece <_vfiprintf_r+0x156>
 800deb8:	7863      	ldrb	r3, [r4, #1]
 800deba:	2b2a      	cmp	r3, #42	@ 0x2a
 800debc:	d132      	bne.n	800df24 <_vfiprintf_r+0x1ac>
 800debe:	9b03      	ldr	r3, [sp, #12]
 800dec0:	1d1a      	adds	r2, r3, #4
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	9203      	str	r2, [sp, #12]
 800dec6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800deca:	3402      	adds	r4, #2
 800decc:	9305      	str	r3, [sp, #20]
 800dece:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dfa4 <_vfiprintf_r+0x22c>
 800ded2:	7821      	ldrb	r1, [r4, #0]
 800ded4:	2203      	movs	r2, #3
 800ded6:	4650      	mov	r0, sl
 800ded8:	f7f2 f97a 	bl	80001d0 <memchr>
 800dedc:	b138      	cbz	r0, 800deee <_vfiprintf_r+0x176>
 800dede:	9b04      	ldr	r3, [sp, #16]
 800dee0:	eba0 000a 	sub.w	r0, r0, sl
 800dee4:	2240      	movs	r2, #64	@ 0x40
 800dee6:	4082      	lsls	r2, r0
 800dee8:	4313      	orrs	r3, r2
 800deea:	3401      	adds	r4, #1
 800deec:	9304      	str	r3, [sp, #16]
 800deee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800def2:	4829      	ldr	r0, [pc, #164]	@ (800df98 <_vfiprintf_r+0x220>)
 800def4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800def8:	2206      	movs	r2, #6
 800defa:	f7f2 f969 	bl	80001d0 <memchr>
 800defe:	2800      	cmp	r0, #0
 800df00:	d03f      	beq.n	800df82 <_vfiprintf_r+0x20a>
 800df02:	4b26      	ldr	r3, [pc, #152]	@ (800df9c <_vfiprintf_r+0x224>)
 800df04:	bb1b      	cbnz	r3, 800df4e <_vfiprintf_r+0x1d6>
 800df06:	9b03      	ldr	r3, [sp, #12]
 800df08:	3307      	adds	r3, #7
 800df0a:	f023 0307 	bic.w	r3, r3, #7
 800df0e:	3308      	adds	r3, #8
 800df10:	9303      	str	r3, [sp, #12]
 800df12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df14:	443b      	add	r3, r7
 800df16:	9309      	str	r3, [sp, #36]	@ 0x24
 800df18:	e76a      	b.n	800ddf0 <_vfiprintf_r+0x78>
 800df1a:	fb0c 3202 	mla	r2, ip, r2, r3
 800df1e:	460c      	mov	r4, r1
 800df20:	2001      	movs	r0, #1
 800df22:	e7a8      	b.n	800de76 <_vfiprintf_r+0xfe>
 800df24:	2300      	movs	r3, #0
 800df26:	3401      	adds	r4, #1
 800df28:	9305      	str	r3, [sp, #20]
 800df2a:	4619      	mov	r1, r3
 800df2c:	f04f 0c0a 	mov.w	ip, #10
 800df30:	4620      	mov	r0, r4
 800df32:	f810 2b01 	ldrb.w	r2, [r0], #1
 800df36:	3a30      	subs	r2, #48	@ 0x30
 800df38:	2a09      	cmp	r2, #9
 800df3a:	d903      	bls.n	800df44 <_vfiprintf_r+0x1cc>
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d0c6      	beq.n	800dece <_vfiprintf_r+0x156>
 800df40:	9105      	str	r1, [sp, #20]
 800df42:	e7c4      	b.n	800dece <_vfiprintf_r+0x156>
 800df44:	fb0c 2101 	mla	r1, ip, r1, r2
 800df48:	4604      	mov	r4, r0
 800df4a:	2301      	movs	r3, #1
 800df4c:	e7f0      	b.n	800df30 <_vfiprintf_r+0x1b8>
 800df4e:	ab03      	add	r3, sp, #12
 800df50:	9300      	str	r3, [sp, #0]
 800df52:	462a      	mov	r2, r5
 800df54:	4b12      	ldr	r3, [pc, #72]	@ (800dfa0 <_vfiprintf_r+0x228>)
 800df56:	a904      	add	r1, sp, #16
 800df58:	4630      	mov	r0, r6
 800df5a:	f7fd fdd3 	bl	800bb04 <_printf_float>
 800df5e:	4607      	mov	r7, r0
 800df60:	1c78      	adds	r0, r7, #1
 800df62:	d1d6      	bne.n	800df12 <_vfiprintf_r+0x19a>
 800df64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800df66:	07d9      	lsls	r1, r3, #31
 800df68:	d405      	bmi.n	800df76 <_vfiprintf_r+0x1fe>
 800df6a:	89ab      	ldrh	r3, [r5, #12]
 800df6c:	059a      	lsls	r2, r3, #22
 800df6e:	d402      	bmi.n	800df76 <_vfiprintf_r+0x1fe>
 800df70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800df72:	f7fe fc07 	bl	800c784 <__retarget_lock_release_recursive>
 800df76:	89ab      	ldrh	r3, [r5, #12]
 800df78:	065b      	lsls	r3, r3, #25
 800df7a:	f53f af1f 	bmi.w	800ddbc <_vfiprintf_r+0x44>
 800df7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800df80:	e71e      	b.n	800ddc0 <_vfiprintf_r+0x48>
 800df82:	ab03      	add	r3, sp, #12
 800df84:	9300      	str	r3, [sp, #0]
 800df86:	462a      	mov	r2, r5
 800df88:	4b05      	ldr	r3, [pc, #20]	@ (800dfa0 <_vfiprintf_r+0x228>)
 800df8a:	a904      	add	r1, sp, #16
 800df8c:	4630      	mov	r0, r6
 800df8e:	f7fe f851 	bl	800c034 <_printf_i>
 800df92:	e7e4      	b.n	800df5e <_vfiprintf_r+0x1e6>
 800df94:	0800f6a8 	.word	0x0800f6a8
 800df98:	0800f6b2 	.word	0x0800f6b2
 800df9c:	0800bb05 	.word	0x0800bb05
 800dfa0:	0800dd53 	.word	0x0800dd53
 800dfa4:	0800f6ae 	.word	0x0800f6ae

0800dfa8 <__sflush_r>:
 800dfa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dfac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfb0:	0716      	lsls	r6, r2, #28
 800dfb2:	4605      	mov	r5, r0
 800dfb4:	460c      	mov	r4, r1
 800dfb6:	d454      	bmi.n	800e062 <__sflush_r+0xba>
 800dfb8:	684b      	ldr	r3, [r1, #4]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	dc02      	bgt.n	800dfc4 <__sflush_r+0x1c>
 800dfbe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	dd48      	ble.n	800e056 <__sflush_r+0xae>
 800dfc4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dfc6:	2e00      	cmp	r6, #0
 800dfc8:	d045      	beq.n	800e056 <__sflush_r+0xae>
 800dfca:	2300      	movs	r3, #0
 800dfcc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dfd0:	682f      	ldr	r7, [r5, #0]
 800dfd2:	6a21      	ldr	r1, [r4, #32]
 800dfd4:	602b      	str	r3, [r5, #0]
 800dfd6:	d030      	beq.n	800e03a <__sflush_r+0x92>
 800dfd8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dfda:	89a3      	ldrh	r3, [r4, #12]
 800dfdc:	0759      	lsls	r1, r3, #29
 800dfde:	d505      	bpl.n	800dfec <__sflush_r+0x44>
 800dfe0:	6863      	ldr	r3, [r4, #4]
 800dfe2:	1ad2      	subs	r2, r2, r3
 800dfe4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dfe6:	b10b      	cbz	r3, 800dfec <__sflush_r+0x44>
 800dfe8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dfea:	1ad2      	subs	r2, r2, r3
 800dfec:	2300      	movs	r3, #0
 800dfee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dff0:	6a21      	ldr	r1, [r4, #32]
 800dff2:	4628      	mov	r0, r5
 800dff4:	47b0      	blx	r6
 800dff6:	1c43      	adds	r3, r0, #1
 800dff8:	89a3      	ldrh	r3, [r4, #12]
 800dffa:	d106      	bne.n	800e00a <__sflush_r+0x62>
 800dffc:	6829      	ldr	r1, [r5, #0]
 800dffe:	291d      	cmp	r1, #29
 800e000:	d82b      	bhi.n	800e05a <__sflush_r+0xb2>
 800e002:	4a2a      	ldr	r2, [pc, #168]	@ (800e0ac <__sflush_r+0x104>)
 800e004:	410a      	asrs	r2, r1
 800e006:	07d6      	lsls	r6, r2, #31
 800e008:	d427      	bmi.n	800e05a <__sflush_r+0xb2>
 800e00a:	2200      	movs	r2, #0
 800e00c:	6062      	str	r2, [r4, #4]
 800e00e:	04d9      	lsls	r1, r3, #19
 800e010:	6922      	ldr	r2, [r4, #16]
 800e012:	6022      	str	r2, [r4, #0]
 800e014:	d504      	bpl.n	800e020 <__sflush_r+0x78>
 800e016:	1c42      	adds	r2, r0, #1
 800e018:	d101      	bne.n	800e01e <__sflush_r+0x76>
 800e01a:	682b      	ldr	r3, [r5, #0]
 800e01c:	b903      	cbnz	r3, 800e020 <__sflush_r+0x78>
 800e01e:	6560      	str	r0, [r4, #84]	@ 0x54
 800e020:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e022:	602f      	str	r7, [r5, #0]
 800e024:	b1b9      	cbz	r1, 800e056 <__sflush_r+0xae>
 800e026:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e02a:	4299      	cmp	r1, r3
 800e02c:	d002      	beq.n	800e034 <__sflush_r+0x8c>
 800e02e:	4628      	mov	r0, r5
 800e030:	f7ff f9f6 	bl	800d420 <_free_r>
 800e034:	2300      	movs	r3, #0
 800e036:	6363      	str	r3, [r4, #52]	@ 0x34
 800e038:	e00d      	b.n	800e056 <__sflush_r+0xae>
 800e03a:	2301      	movs	r3, #1
 800e03c:	4628      	mov	r0, r5
 800e03e:	47b0      	blx	r6
 800e040:	4602      	mov	r2, r0
 800e042:	1c50      	adds	r0, r2, #1
 800e044:	d1c9      	bne.n	800dfda <__sflush_r+0x32>
 800e046:	682b      	ldr	r3, [r5, #0]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d0c6      	beq.n	800dfda <__sflush_r+0x32>
 800e04c:	2b1d      	cmp	r3, #29
 800e04e:	d001      	beq.n	800e054 <__sflush_r+0xac>
 800e050:	2b16      	cmp	r3, #22
 800e052:	d11e      	bne.n	800e092 <__sflush_r+0xea>
 800e054:	602f      	str	r7, [r5, #0]
 800e056:	2000      	movs	r0, #0
 800e058:	e022      	b.n	800e0a0 <__sflush_r+0xf8>
 800e05a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e05e:	b21b      	sxth	r3, r3
 800e060:	e01b      	b.n	800e09a <__sflush_r+0xf2>
 800e062:	690f      	ldr	r7, [r1, #16]
 800e064:	2f00      	cmp	r7, #0
 800e066:	d0f6      	beq.n	800e056 <__sflush_r+0xae>
 800e068:	0793      	lsls	r3, r2, #30
 800e06a:	680e      	ldr	r6, [r1, #0]
 800e06c:	bf08      	it	eq
 800e06e:	694b      	ldreq	r3, [r1, #20]
 800e070:	600f      	str	r7, [r1, #0]
 800e072:	bf18      	it	ne
 800e074:	2300      	movne	r3, #0
 800e076:	eba6 0807 	sub.w	r8, r6, r7
 800e07a:	608b      	str	r3, [r1, #8]
 800e07c:	f1b8 0f00 	cmp.w	r8, #0
 800e080:	dde9      	ble.n	800e056 <__sflush_r+0xae>
 800e082:	6a21      	ldr	r1, [r4, #32]
 800e084:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e086:	4643      	mov	r3, r8
 800e088:	463a      	mov	r2, r7
 800e08a:	4628      	mov	r0, r5
 800e08c:	47b0      	blx	r6
 800e08e:	2800      	cmp	r0, #0
 800e090:	dc08      	bgt.n	800e0a4 <__sflush_r+0xfc>
 800e092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e096:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e09a:	81a3      	strh	r3, [r4, #12]
 800e09c:	f04f 30ff 	mov.w	r0, #4294967295
 800e0a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0a4:	4407      	add	r7, r0
 800e0a6:	eba8 0800 	sub.w	r8, r8, r0
 800e0aa:	e7e7      	b.n	800e07c <__sflush_r+0xd4>
 800e0ac:	dfbffffe 	.word	0xdfbffffe

0800e0b0 <_fflush_r>:
 800e0b0:	b538      	push	{r3, r4, r5, lr}
 800e0b2:	690b      	ldr	r3, [r1, #16]
 800e0b4:	4605      	mov	r5, r0
 800e0b6:	460c      	mov	r4, r1
 800e0b8:	b913      	cbnz	r3, 800e0c0 <_fflush_r+0x10>
 800e0ba:	2500      	movs	r5, #0
 800e0bc:	4628      	mov	r0, r5
 800e0be:	bd38      	pop	{r3, r4, r5, pc}
 800e0c0:	b118      	cbz	r0, 800e0ca <_fflush_r+0x1a>
 800e0c2:	6a03      	ldr	r3, [r0, #32]
 800e0c4:	b90b      	cbnz	r3, 800e0ca <_fflush_r+0x1a>
 800e0c6:	f7fe f961 	bl	800c38c <__sinit>
 800e0ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d0f3      	beq.n	800e0ba <_fflush_r+0xa>
 800e0d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e0d4:	07d0      	lsls	r0, r2, #31
 800e0d6:	d404      	bmi.n	800e0e2 <_fflush_r+0x32>
 800e0d8:	0599      	lsls	r1, r3, #22
 800e0da:	d402      	bmi.n	800e0e2 <_fflush_r+0x32>
 800e0dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e0de:	f7fe fb50 	bl	800c782 <__retarget_lock_acquire_recursive>
 800e0e2:	4628      	mov	r0, r5
 800e0e4:	4621      	mov	r1, r4
 800e0e6:	f7ff ff5f 	bl	800dfa8 <__sflush_r>
 800e0ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e0ec:	07da      	lsls	r2, r3, #31
 800e0ee:	4605      	mov	r5, r0
 800e0f0:	d4e4      	bmi.n	800e0bc <_fflush_r+0xc>
 800e0f2:	89a3      	ldrh	r3, [r4, #12]
 800e0f4:	059b      	lsls	r3, r3, #22
 800e0f6:	d4e1      	bmi.n	800e0bc <_fflush_r+0xc>
 800e0f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e0fa:	f7fe fb43 	bl	800c784 <__retarget_lock_release_recursive>
 800e0fe:	e7dd      	b.n	800e0bc <_fflush_r+0xc>

0800e100 <__swhatbuf_r>:
 800e100:	b570      	push	{r4, r5, r6, lr}
 800e102:	460c      	mov	r4, r1
 800e104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e108:	2900      	cmp	r1, #0
 800e10a:	b096      	sub	sp, #88	@ 0x58
 800e10c:	4615      	mov	r5, r2
 800e10e:	461e      	mov	r6, r3
 800e110:	da0d      	bge.n	800e12e <__swhatbuf_r+0x2e>
 800e112:	89a3      	ldrh	r3, [r4, #12]
 800e114:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e118:	f04f 0100 	mov.w	r1, #0
 800e11c:	bf14      	ite	ne
 800e11e:	2340      	movne	r3, #64	@ 0x40
 800e120:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e124:	2000      	movs	r0, #0
 800e126:	6031      	str	r1, [r6, #0]
 800e128:	602b      	str	r3, [r5, #0]
 800e12a:	b016      	add	sp, #88	@ 0x58
 800e12c:	bd70      	pop	{r4, r5, r6, pc}
 800e12e:	466a      	mov	r2, sp
 800e130:	f000 f848 	bl	800e1c4 <_fstat_r>
 800e134:	2800      	cmp	r0, #0
 800e136:	dbec      	blt.n	800e112 <__swhatbuf_r+0x12>
 800e138:	9901      	ldr	r1, [sp, #4]
 800e13a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e13e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e142:	4259      	negs	r1, r3
 800e144:	4159      	adcs	r1, r3
 800e146:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e14a:	e7eb      	b.n	800e124 <__swhatbuf_r+0x24>

0800e14c <__smakebuf_r>:
 800e14c:	898b      	ldrh	r3, [r1, #12]
 800e14e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e150:	079d      	lsls	r5, r3, #30
 800e152:	4606      	mov	r6, r0
 800e154:	460c      	mov	r4, r1
 800e156:	d507      	bpl.n	800e168 <__smakebuf_r+0x1c>
 800e158:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e15c:	6023      	str	r3, [r4, #0]
 800e15e:	6123      	str	r3, [r4, #16]
 800e160:	2301      	movs	r3, #1
 800e162:	6163      	str	r3, [r4, #20]
 800e164:	b003      	add	sp, #12
 800e166:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e168:	ab01      	add	r3, sp, #4
 800e16a:	466a      	mov	r2, sp
 800e16c:	f7ff ffc8 	bl	800e100 <__swhatbuf_r>
 800e170:	9f00      	ldr	r7, [sp, #0]
 800e172:	4605      	mov	r5, r0
 800e174:	4639      	mov	r1, r7
 800e176:	4630      	mov	r0, r6
 800e178:	f7ff f9c6 	bl	800d508 <_malloc_r>
 800e17c:	b948      	cbnz	r0, 800e192 <__smakebuf_r+0x46>
 800e17e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e182:	059a      	lsls	r2, r3, #22
 800e184:	d4ee      	bmi.n	800e164 <__smakebuf_r+0x18>
 800e186:	f023 0303 	bic.w	r3, r3, #3
 800e18a:	f043 0302 	orr.w	r3, r3, #2
 800e18e:	81a3      	strh	r3, [r4, #12]
 800e190:	e7e2      	b.n	800e158 <__smakebuf_r+0xc>
 800e192:	89a3      	ldrh	r3, [r4, #12]
 800e194:	6020      	str	r0, [r4, #0]
 800e196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e19a:	81a3      	strh	r3, [r4, #12]
 800e19c:	9b01      	ldr	r3, [sp, #4]
 800e19e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e1a2:	b15b      	cbz	r3, 800e1bc <__smakebuf_r+0x70>
 800e1a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e1a8:	4630      	mov	r0, r6
 800e1aa:	f000 f81d 	bl	800e1e8 <_isatty_r>
 800e1ae:	b128      	cbz	r0, 800e1bc <__smakebuf_r+0x70>
 800e1b0:	89a3      	ldrh	r3, [r4, #12]
 800e1b2:	f023 0303 	bic.w	r3, r3, #3
 800e1b6:	f043 0301 	orr.w	r3, r3, #1
 800e1ba:	81a3      	strh	r3, [r4, #12]
 800e1bc:	89a3      	ldrh	r3, [r4, #12]
 800e1be:	431d      	orrs	r5, r3
 800e1c0:	81a5      	strh	r5, [r4, #12]
 800e1c2:	e7cf      	b.n	800e164 <__smakebuf_r+0x18>

0800e1c4 <_fstat_r>:
 800e1c4:	b538      	push	{r3, r4, r5, lr}
 800e1c6:	4d07      	ldr	r5, [pc, #28]	@ (800e1e4 <_fstat_r+0x20>)
 800e1c8:	2300      	movs	r3, #0
 800e1ca:	4604      	mov	r4, r0
 800e1cc:	4608      	mov	r0, r1
 800e1ce:	4611      	mov	r1, r2
 800e1d0:	602b      	str	r3, [r5, #0]
 800e1d2:	f7f7 fbd1 	bl	8005978 <_fstat>
 800e1d6:	1c43      	adds	r3, r0, #1
 800e1d8:	d102      	bne.n	800e1e0 <_fstat_r+0x1c>
 800e1da:	682b      	ldr	r3, [r5, #0]
 800e1dc:	b103      	cbz	r3, 800e1e0 <_fstat_r+0x1c>
 800e1de:	6023      	str	r3, [r4, #0]
 800e1e0:	bd38      	pop	{r3, r4, r5, pc}
 800e1e2:	bf00      	nop
 800e1e4:	20000878 	.word	0x20000878

0800e1e8 <_isatty_r>:
 800e1e8:	b538      	push	{r3, r4, r5, lr}
 800e1ea:	4d06      	ldr	r5, [pc, #24]	@ (800e204 <_isatty_r+0x1c>)
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	4604      	mov	r4, r0
 800e1f0:	4608      	mov	r0, r1
 800e1f2:	602b      	str	r3, [r5, #0]
 800e1f4:	f7f7 fbd0 	bl	8005998 <_isatty>
 800e1f8:	1c43      	adds	r3, r0, #1
 800e1fa:	d102      	bne.n	800e202 <_isatty_r+0x1a>
 800e1fc:	682b      	ldr	r3, [r5, #0]
 800e1fe:	b103      	cbz	r3, 800e202 <_isatty_r+0x1a>
 800e200:	6023      	str	r3, [r4, #0]
 800e202:	bd38      	pop	{r3, r4, r5, pc}
 800e204:	20000878 	.word	0x20000878

0800e208 <_sbrk_r>:
 800e208:	b538      	push	{r3, r4, r5, lr}
 800e20a:	4d06      	ldr	r5, [pc, #24]	@ (800e224 <_sbrk_r+0x1c>)
 800e20c:	2300      	movs	r3, #0
 800e20e:	4604      	mov	r4, r0
 800e210:	4608      	mov	r0, r1
 800e212:	602b      	str	r3, [r5, #0]
 800e214:	f7f7 fbd8 	bl	80059c8 <_sbrk>
 800e218:	1c43      	adds	r3, r0, #1
 800e21a:	d102      	bne.n	800e222 <_sbrk_r+0x1a>
 800e21c:	682b      	ldr	r3, [r5, #0]
 800e21e:	b103      	cbz	r3, 800e222 <_sbrk_r+0x1a>
 800e220:	6023      	str	r3, [r4, #0]
 800e222:	bd38      	pop	{r3, r4, r5, pc}
 800e224:	20000878 	.word	0x20000878

0800e228 <memcpy>:
 800e228:	440a      	add	r2, r1
 800e22a:	4291      	cmp	r1, r2
 800e22c:	f100 33ff 	add.w	r3, r0, #4294967295
 800e230:	d100      	bne.n	800e234 <memcpy+0xc>
 800e232:	4770      	bx	lr
 800e234:	b510      	push	{r4, lr}
 800e236:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e23a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e23e:	4291      	cmp	r1, r2
 800e240:	d1f9      	bne.n	800e236 <memcpy+0xe>
 800e242:	bd10      	pop	{r4, pc}

0800e244 <__assert_func>:
 800e244:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e246:	4614      	mov	r4, r2
 800e248:	461a      	mov	r2, r3
 800e24a:	4b09      	ldr	r3, [pc, #36]	@ (800e270 <__assert_func+0x2c>)
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	4605      	mov	r5, r0
 800e250:	68d8      	ldr	r0, [r3, #12]
 800e252:	b954      	cbnz	r4, 800e26a <__assert_func+0x26>
 800e254:	4b07      	ldr	r3, [pc, #28]	@ (800e274 <__assert_func+0x30>)
 800e256:	461c      	mov	r4, r3
 800e258:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e25c:	9100      	str	r1, [sp, #0]
 800e25e:	462b      	mov	r3, r5
 800e260:	4905      	ldr	r1, [pc, #20]	@ (800e278 <__assert_func+0x34>)
 800e262:	f000 f841 	bl	800e2e8 <fiprintf>
 800e266:	f000 f851 	bl	800e30c <abort>
 800e26a:	4b04      	ldr	r3, [pc, #16]	@ (800e27c <__assert_func+0x38>)
 800e26c:	e7f4      	b.n	800e258 <__assert_func+0x14>
 800e26e:	bf00      	nop
 800e270:	2000001c 	.word	0x2000001c
 800e274:	0800f6fe 	.word	0x0800f6fe
 800e278:	0800f6d0 	.word	0x0800f6d0
 800e27c:	0800f6c3 	.word	0x0800f6c3

0800e280 <_calloc_r>:
 800e280:	b570      	push	{r4, r5, r6, lr}
 800e282:	fba1 5402 	umull	r5, r4, r1, r2
 800e286:	b93c      	cbnz	r4, 800e298 <_calloc_r+0x18>
 800e288:	4629      	mov	r1, r5
 800e28a:	f7ff f93d 	bl	800d508 <_malloc_r>
 800e28e:	4606      	mov	r6, r0
 800e290:	b928      	cbnz	r0, 800e29e <_calloc_r+0x1e>
 800e292:	2600      	movs	r6, #0
 800e294:	4630      	mov	r0, r6
 800e296:	bd70      	pop	{r4, r5, r6, pc}
 800e298:	220c      	movs	r2, #12
 800e29a:	6002      	str	r2, [r0, #0]
 800e29c:	e7f9      	b.n	800e292 <_calloc_r+0x12>
 800e29e:	462a      	mov	r2, r5
 800e2a0:	4621      	mov	r1, r4
 800e2a2:	f7fe f9f1 	bl	800c688 <memset>
 800e2a6:	e7f5      	b.n	800e294 <_calloc_r+0x14>

0800e2a8 <__ascii_mbtowc>:
 800e2a8:	b082      	sub	sp, #8
 800e2aa:	b901      	cbnz	r1, 800e2ae <__ascii_mbtowc+0x6>
 800e2ac:	a901      	add	r1, sp, #4
 800e2ae:	b142      	cbz	r2, 800e2c2 <__ascii_mbtowc+0x1a>
 800e2b0:	b14b      	cbz	r3, 800e2c6 <__ascii_mbtowc+0x1e>
 800e2b2:	7813      	ldrb	r3, [r2, #0]
 800e2b4:	600b      	str	r3, [r1, #0]
 800e2b6:	7812      	ldrb	r2, [r2, #0]
 800e2b8:	1e10      	subs	r0, r2, #0
 800e2ba:	bf18      	it	ne
 800e2bc:	2001      	movne	r0, #1
 800e2be:	b002      	add	sp, #8
 800e2c0:	4770      	bx	lr
 800e2c2:	4610      	mov	r0, r2
 800e2c4:	e7fb      	b.n	800e2be <__ascii_mbtowc+0x16>
 800e2c6:	f06f 0001 	mvn.w	r0, #1
 800e2ca:	e7f8      	b.n	800e2be <__ascii_mbtowc+0x16>

0800e2cc <__ascii_wctomb>:
 800e2cc:	4603      	mov	r3, r0
 800e2ce:	4608      	mov	r0, r1
 800e2d0:	b141      	cbz	r1, 800e2e4 <__ascii_wctomb+0x18>
 800e2d2:	2aff      	cmp	r2, #255	@ 0xff
 800e2d4:	d904      	bls.n	800e2e0 <__ascii_wctomb+0x14>
 800e2d6:	228a      	movs	r2, #138	@ 0x8a
 800e2d8:	601a      	str	r2, [r3, #0]
 800e2da:	f04f 30ff 	mov.w	r0, #4294967295
 800e2de:	4770      	bx	lr
 800e2e0:	700a      	strb	r2, [r1, #0]
 800e2e2:	2001      	movs	r0, #1
 800e2e4:	4770      	bx	lr
	...

0800e2e8 <fiprintf>:
 800e2e8:	b40e      	push	{r1, r2, r3}
 800e2ea:	b503      	push	{r0, r1, lr}
 800e2ec:	4601      	mov	r1, r0
 800e2ee:	ab03      	add	r3, sp, #12
 800e2f0:	4805      	ldr	r0, [pc, #20]	@ (800e308 <fiprintf+0x20>)
 800e2f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e2f6:	6800      	ldr	r0, [r0, #0]
 800e2f8:	9301      	str	r3, [sp, #4]
 800e2fa:	f7ff fd3d 	bl	800dd78 <_vfiprintf_r>
 800e2fe:	b002      	add	sp, #8
 800e300:	f85d eb04 	ldr.w	lr, [sp], #4
 800e304:	b003      	add	sp, #12
 800e306:	4770      	bx	lr
 800e308:	2000001c 	.word	0x2000001c

0800e30c <abort>:
 800e30c:	b508      	push	{r3, lr}
 800e30e:	2006      	movs	r0, #6
 800e310:	f000 f82c 	bl	800e36c <raise>
 800e314:	2001      	movs	r0, #1
 800e316:	f7f7 fafb 	bl	8005910 <_exit>

0800e31a <_raise_r>:
 800e31a:	291f      	cmp	r1, #31
 800e31c:	b538      	push	{r3, r4, r5, lr}
 800e31e:	4605      	mov	r5, r0
 800e320:	460c      	mov	r4, r1
 800e322:	d904      	bls.n	800e32e <_raise_r+0x14>
 800e324:	2316      	movs	r3, #22
 800e326:	6003      	str	r3, [r0, #0]
 800e328:	f04f 30ff 	mov.w	r0, #4294967295
 800e32c:	bd38      	pop	{r3, r4, r5, pc}
 800e32e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e330:	b112      	cbz	r2, 800e338 <_raise_r+0x1e>
 800e332:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e336:	b94b      	cbnz	r3, 800e34c <_raise_r+0x32>
 800e338:	4628      	mov	r0, r5
 800e33a:	f000 f831 	bl	800e3a0 <_getpid_r>
 800e33e:	4622      	mov	r2, r4
 800e340:	4601      	mov	r1, r0
 800e342:	4628      	mov	r0, r5
 800e344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e348:	f000 b818 	b.w	800e37c <_kill_r>
 800e34c:	2b01      	cmp	r3, #1
 800e34e:	d00a      	beq.n	800e366 <_raise_r+0x4c>
 800e350:	1c59      	adds	r1, r3, #1
 800e352:	d103      	bne.n	800e35c <_raise_r+0x42>
 800e354:	2316      	movs	r3, #22
 800e356:	6003      	str	r3, [r0, #0]
 800e358:	2001      	movs	r0, #1
 800e35a:	e7e7      	b.n	800e32c <_raise_r+0x12>
 800e35c:	2100      	movs	r1, #0
 800e35e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e362:	4620      	mov	r0, r4
 800e364:	4798      	blx	r3
 800e366:	2000      	movs	r0, #0
 800e368:	e7e0      	b.n	800e32c <_raise_r+0x12>
	...

0800e36c <raise>:
 800e36c:	4b02      	ldr	r3, [pc, #8]	@ (800e378 <raise+0xc>)
 800e36e:	4601      	mov	r1, r0
 800e370:	6818      	ldr	r0, [r3, #0]
 800e372:	f7ff bfd2 	b.w	800e31a <_raise_r>
 800e376:	bf00      	nop
 800e378:	2000001c 	.word	0x2000001c

0800e37c <_kill_r>:
 800e37c:	b538      	push	{r3, r4, r5, lr}
 800e37e:	4d07      	ldr	r5, [pc, #28]	@ (800e39c <_kill_r+0x20>)
 800e380:	2300      	movs	r3, #0
 800e382:	4604      	mov	r4, r0
 800e384:	4608      	mov	r0, r1
 800e386:	4611      	mov	r1, r2
 800e388:	602b      	str	r3, [r5, #0]
 800e38a:	f7f7 fab1 	bl	80058f0 <_kill>
 800e38e:	1c43      	adds	r3, r0, #1
 800e390:	d102      	bne.n	800e398 <_kill_r+0x1c>
 800e392:	682b      	ldr	r3, [r5, #0]
 800e394:	b103      	cbz	r3, 800e398 <_kill_r+0x1c>
 800e396:	6023      	str	r3, [r4, #0]
 800e398:	bd38      	pop	{r3, r4, r5, pc}
 800e39a:	bf00      	nop
 800e39c:	20000878 	.word	0x20000878

0800e3a0 <_getpid_r>:
 800e3a0:	f7f7 ba9e 	b.w	80058e0 <_getpid>

0800e3a4 <asinf>:
 800e3a4:	b508      	push	{r3, lr}
 800e3a6:	ed2d 8b02 	vpush	{d8}
 800e3aa:	eeb0 8a40 	vmov.f32	s16, s0
 800e3ae:	f000 f895 	bl	800e4dc <__ieee754_asinf>
 800e3b2:	eeb4 8a48 	vcmp.f32	s16, s16
 800e3b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3ba:	eef0 8a40 	vmov.f32	s17, s0
 800e3be:	d615      	bvs.n	800e3ec <asinf+0x48>
 800e3c0:	eeb0 0a48 	vmov.f32	s0, s16
 800e3c4:	f000 f873 	bl	800e4ae <fabsf>
 800e3c8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e3cc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800e3d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3d4:	dd0a      	ble.n	800e3ec <asinf+0x48>
 800e3d6:	f7fe f9a9 	bl	800c72c <__errno>
 800e3da:	ecbd 8b02 	vpop	{d8}
 800e3de:	2321      	movs	r3, #33	@ 0x21
 800e3e0:	6003      	str	r3, [r0, #0]
 800e3e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e3e6:	4804      	ldr	r0, [pc, #16]	@ (800e3f8 <asinf+0x54>)
 800e3e8:	f000 b872 	b.w	800e4d0 <nanf>
 800e3ec:	eeb0 0a68 	vmov.f32	s0, s17
 800e3f0:	ecbd 8b02 	vpop	{d8}
 800e3f4:	bd08      	pop	{r3, pc}
 800e3f6:	bf00      	nop
 800e3f8:	0800f6fe 	.word	0x0800f6fe

0800e3fc <atan2f>:
 800e3fc:	f000 b954 	b.w	800e6a8 <__ieee754_atan2f>

0800e400 <powf>:
 800e400:	b508      	push	{r3, lr}
 800e402:	ed2d 8b04 	vpush	{d8-d9}
 800e406:	eeb0 8a60 	vmov.f32	s16, s1
 800e40a:	eeb0 9a40 	vmov.f32	s18, s0
 800e40e:	f000 f9eb 	bl	800e7e8 <__ieee754_powf>
 800e412:	eeb4 8a48 	vcmp.f32	s16, s16
 800e416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e41a:	eef0 8a40 	vmov.f32	s17, s0
 800e41e:	d63e      	bvs.n	800e49e <powf+0x9e>
 800e420:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e428:	d112      	bne.n	800e450 <powf+0x50>
 800e42a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e42e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e432:	d039      	beq.n	800e4a8 <powf+0xa8>
 800e434:	eeb0 0a48 	vmov.f32	s0, s16
 800e438:	f000 f840 	bl	800e4bc <finitef>
 800e43c:	b378      	cbz	r0, 800e49e <powf+0x9e>
 800e43e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e446:	d52a      	bpl.n	800e49e <powf+0x9e>
 800e448:	f7fe f970 	bl	800c72c <__errno>
 800e44c:	2322      	movs	r3, #34	@ 0x22
 800e44e:	e014      	b.n	800e47a <powf+0x7a>
 800e450:	f000 f834 	bl	800e4bc <finitef>
 800e454:	b998      	cbnz	r0, 800e47e <powf+0x7e>
 800e456:	eeb0 0a49 	vmov.f32	s0, s18
 800e45a:	f000 f82f 	bl	800e4bc <finitef>
 800e45e:	b170      	cbz	r0, 800e47e <powf+0x7e>
 800e460:	eeb0 0a48 	vmov.f32	s0, s16
 800e464:	f000 f82a 	bl	800e4bc <finitef>
 800e468:	b148      	cbz	r0, 800e47e <powf+0x7e>
 800e46a:	eef4 8a68 	vcmp.f32	s17, s17
 800e46e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e472:	d7e9      	bvc.n	800e448 <powf+0x48>
 800e474:	f7fe f95a 	bl	800c72c <__errno>
 800e478:	2321      	movs	r3, #33	@ 0x21
 800e47a:	6003      	str	r3, [r0, #0]
 800e47c:	e00f      	b.n	800e49e <powf+0x9e>
 800e47e:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e486:	d10a      	bne.n	800e49e <powf+0x9e>
 800e488:	eeb0 0a49 	vmov.f32	s0, s18
 800e48c:	f000 f816 	bl	800e4bc <finitef>
 800e490:	b128      	cbz	r0, 800e49e <powf+0x9e>
 800e492:	eeb0 0a48 	vmov.f32	s0, s16
 800e496:	f000 f811 	bl	800e4bc <finitef>
 800e49a:	2800      	cmp	r0, #0
 800e49c:	d1d4      	bne.n	800e448 <powf+0x48>
 800e49e:	eeb0 0a68 	vmov.f32	s0, s17
 800e4a2:	ecbd 8b04 	vpop	{d8-d9}
 800e4a6:	bd08      	pop	{r3, pc}
 800e4a8:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800e4ac:	e7f7      	b.n	800e49e <powf+0x9e>

0800e4ae <fabsf>:
 800e4ae:	ee10 3a10 	vmov	r3, s0
 800e4b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e4b6:	ee00 3a10 	vmov	s0, r3
 800e4ba:	4770      	bx	lr

0800e4bc <finitef>:
 800e4bc:	ee10 3a10 	vmov	r3, s0
 800e4c0:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800e4c4:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800e4c8:	bfac      	ite	ge
 800e4ca:	2000      	movge	r0, #0
 800e4cc:	2001      	movlt	r0, #1
 800e4ce:	4770      	bx	lr

0800e4d0 <nanf>:
 800e4d0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e4d8 <nanf+0x8>
 800e4d4:	4770      	bx	lr
 800e4d6:	bf00      	nop
 800e4d8:	7fc00000 	.word	0x7fc00000

0800e4dc <__ieee754_asinf>:
 800e4dc:	b538      	push	{r3, r4, r5, lr}
 800e4de:	ee10 5a10 	vmov	r5, s0
 800e4e2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800e4e6:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800e4ea:	ed2d 8b04 	vpush	{d8-d9}
 800e4ee:	d10c      	bne.n	800e50a <__ieee754_asinf+0x2e>
 800e4f0:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 800e668 <__ieee754_asinf+0x18c>
 800e4f4:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 800e66c <__ieee754_asinf+0x190>
 800e4f8:	ee60 7a27 	vmul.f32	s15, s0, s15
 800e4fc:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e500:	eeb0 0a67 	vmov.f32	s0, s15
 800e504:	ecbd 8b04 	vpop	{d8-d9}
 800e508:	bd38      	pop	{r3, r4, r5, pc}
 800e50a:	d904      	bls.n	800e516 <__ieee754_asinf+0x3a>
 800e50c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e510:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800e514:	e7f6      	b.n	800e504 <__ieee754_asinf+0x28>
 800e516:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800e51a:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800e51e:	d20b      	bcs.n	800e538 <__ieee754_asinf+0x5c>
 800e520:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800e524:	d252      	bcs.n	800e5cc <__ieee754_asinf+0xf0>
 800e526:	eddf 7a52 	vldr	s15, [pc, #328]	@ 800e670 <__ieee754_asinf+0x194>
 800e52a:	ee70 7a27 	vadd.f32	s15, s0, s15
 800e52e:	eef4 7ae8 	vcmpe.f32	s15, s17
 800e532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e536:	dce5      	bgt.n	800e504 <__ieee754_asinf+0x28>
 800e538:	f7ff ffb9 	bl	800e4ae <fabsf>
 800e53c:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800e540:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e544:	ee28 8a27 	vmul.f32	s16, s16, s15
 800e548:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800e674 <__ieee754_asinf+0x198>
 800e54c:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 800e678 <__ieee754_asinf+0x19c>
 800e550:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 800e67c <__ieee754_asinf+0x1a0>
 800e554:	eea8 7a27 	vfma.f32	s14, s16, s15
 800e558:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800e680 <__ieee754_asinf+0x1a4>
 800e55c:	eee7 7a08 	vfma.f32	s15, s14, s16
 800e560:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800e684 <__ieee754_asinf+0x1a8>
 800e564:	eea7 7a88 	vfma.f32	s14, s15, s16
 800e568:	eddf 7a47 	vldr	s15, [pc, #284]	@ 800e688 <__ieee754_asinf+0x1ac>
 800e56c:	eee7 7a08 	vfma.f32	s15, s14, s16
 800e570:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800e68c <__ieee754_asinf+0x1b0>
 800e574:	eea7 9a88 	vfma.f32	s18, s15, s16
 800e578:	eddf 7a45 	vldr	s15, [pc, #276]	@ 800e690 <__ieee754_asinf+0x1b4>
 800e57c:	eee8 7a07 	vfma.f32	s15, s16, s14
 800e580:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800e694 <__ieee754_asinf+0x1b8>
 800e584:	eea7 7a88 	vfma.f32	s14, s15, s16
 800e588:	eddf 7a43 	vldr	s15, [pc, #268]	@ 800e698 <__ieee754_asinf+0x1bc>
 800e58c:	eee7 7a08 	vfma.f32	s15, s14, s16
 800e590:	eeb0 0a48 	vmov.f32	s0, s16
 800e594:	eee7 8a88 	vfma.f32	s17, s15, s16
 800e598:	f000 fd56 	bl	800f048 <__ieee754_sqrtf>
 800e59c:	4b3f      	ldr	r3, [pc, #252]	@ (800e69c <__ieee754_asinf+0x1c0>)
 800e59e:	ee29 9a08 	vmul.f32	s18, s18, s16
 800e5a2:	429c      	cmp	r4, r3
 800e5a4:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800e5a8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800e5ac:	d93d      	bls.n	800e62a <__ieee754_asinf+0x14e>
 800e5ae:	eea0 0a06 	vfma.f32	s0, s0, s12
 800e5b2:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 800e6a0 <__ieee754_asinf+0x1c4>
 800e5b6:	eee0 7a26 	vfma.f32	s15, s0, s13
 800e5ba:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 800e66c <__ieee754_asinf+0x190>
 800e5be:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e5c2:	2d00      	cmp	r5, #0
 800e5c4:	bfd8      	it	le
 800e5c6:	eeb1 0a40 	vnegle.f32	s0, s0
 800e5ca:	e79b      	b.n	800e504 <__ieee754_asinf+0x28>
 800e5cc:	ee60 7a00 	vmul.f32	s15, s0, s0
 800e5d0:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800e678 <__ieee754_asinf+0x19c>
 800e5d4:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800e674 <__ieee754_asinf+0x198>
 800e5d8:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 800e68c <__ieee754_asinf+0x1b0>
 800e5dc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800e5e0:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800e680 <__ieee754_asinf+0x1a4>
 800e5e4:	eee7 6a27 	vfma.f32	s13, s14, s15
 800e5e8:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800e684 <__ieee754_asinf+0x1a8>
 800e5ec:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800e5f0:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800e688 <__ieee754_asinf+0x1ac>
 800e5f4:	eee7 6a27 	vfma.f32	s13, s14, s15
 800e5f8:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800e67c <__ieee754_asinf+0x1a0>
 800e5fc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800e600:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800e690 <__ieee754_asinf+0x1b4>
 800e604:	eee7 6a86 	vfma.f32	s13, s15, s12
 800e608:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800e694 <__ieee754_asinf+0x1b8>
 800e60c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800e610:	eddf 6a21 	vldr	s13, [pc, #132]	@ 800e698 <__ieee754_asinf+0x1bc>
 800e614:	eee6 6a27 	vfma.f32	s13, s12, s15
 800e618:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e61c:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800e620:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800e624:	eea0 0a27 	vfma.f32	s0, s0, s15
 800e628:	e76c      	b.n	800e504 <__ieee754_asinf+0x28>
 800e62a:	ee10 3a10 	vmov	r3, s0
 800e62e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e632:	f023 030f 	bic.w	r3, r3, #15
 800e636:	ee07 3a10 	vmov	s14, r3
 800e63a:	eea7 8a47 	vfms.f32	s16, s14, s14
 800e63e:	ee70 5a00 	vadd.f32	s11, s0, s0
 800e642:	ee30 0a07 	vadd.f32	s0, s0, s14
 800e646:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800e668 <__ieee754_asinf+0x18c>
 800e64a:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800e64e:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800e6a4 <__ieee754_asinf+0x1c8>
 800e652:	eee5 7a66 	vfms.f32	s15, s10, s13
 800e656:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800e65a:	eeb0 6a40 	vmov.f32	s12, s0
 800e65e:	eea7 6a66 	vfms.f32	s12, s14, s13
 800e662:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800e666:	e7aa      	b.n	800e5be <__ieee754_asinf+0xe2>
 800e668:	b33bbd2e 	.word	0xb33bbd2e
 800e66c:	3fc90fdb 	.word	0x3fc90fdb
 800e670:	7149f2ca 	.word	0x7149f2ca
 800e674:	3a4f7f04 	.word	0x3a4f7f04
 800e678:	3811ef08 	.word	0x3811ef08
 800e67c:	3e2aaaab 	.word	0x3e2aaaab
 800e680:	bd241146 	.word	0xbd241146
 800e684:	3e4e0aa8 	.word	0x3e4e0aa8
 800e688:	bea6b090 	.word	0xbea6b090
 800e68c:	3d9dc62e 	.word	0x3d9dc62e
 800e690:	bf303361 	.word	0xbf303361
 800e694:	4001572d 	.word	0x4001572d
 800e698:	c019d139 	.word	0xc019d139
 800e69c:	3f799999 	.word	0x3f799999
 800e6a0:	333bbd2e 	.word	0x333bbd2e
 800e6a4:	3f490fdb 	.word	0x3f490fdb

0800e6a8 <__ieee754_atan2f>:
 800e6a8:	ee10 2a90 	vmov	r2, s1
 800e6ac:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800e6b0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e6b4:	b510      	push	{r4, lr}
 800e6b6:	eef0 7a40 	vmov.f32	s15, s0
 800e6ba:	d806      	bhi.n	800e6ca <__ieee754_atan2f+0x22>
 800e6bc:	ee10 0a10 	vmov	r0, s0
 800e6c0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800e6c4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e6c8:	d904      	bls.n	800e6d4 <__ieee754_atan2f+0x2c>
 800e6ca:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800e6ce:	eeb0 0a67 	vmov.f32	s0, s15
 800e6d2:	bd10      	pop	{r4, pc}
 800e6d4:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800e6d8:	d103      	bne.n	800e6e2 <__ieee754_atan2f+0x3a>
 800e6da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e6de:	f000 bb53 	b.w	800ed88 <atanf>
 800e6e2:	1794      	asrs	r4, r2, #30
 800e6e4:	f004 0402 	and.w	r4, r4, #2
 800e6e8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800e6ec:	b943      	cbnz	r3, 800e700 <__ieee754_atan2f+0x58>
 800e6ee:	2c02      	cmp	r4, #2
 800e6f0:	d05e      	beq.n	800e7b0 <__ieee754_atan2f+0x108>
 800e6f2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800e7c4 <__ieee754_atan2f+0x11c>
 800e6f6:	2c03      	cmp	r4, #3
 800e6f8:	bf08      	it	eq
 800e6fa:	eef0 7a47 	vmoveq.f32	s15, s14
 800e6fe:	e7e6      	b.n	800e6ce <__ieee754_atan2f+0x26>
 800e700:	b941      	cbnz	r1, 800e714 <__ieee754_atan2f+0x6c>
 800e702:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800e7c8 <__ieee754_atan2f+0x120>
 800e706:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800e7cc <__ieee754_atan2f+0x124>
 800e70a:	2800      	cmp	r0, #0
 800e70c:	bfb8      	it	lt
 800e70e:	eef0 7a47 	vmovlt.f32	s15, s14
 800e712:	e7dc      	b.n	800e6ce <__ieee754_atan2f+0x26>
 800e714:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e718:	d110      	bne.n	800e73c <__ieee754_atan2f+0x94>
 800e71a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e71e:	f104 34ff 	add.w	r4, r4, #4294967295
 800e722:	d107      	bne.n	800e734 <__ieee754_atan2f+0x8c>
 800e724:	2c02      	cmp	r4, #2
 800e726:	d846      	bhi.n	800e7b6 <__ieee754_atan2f+0x10e>
 800e728:	4b29      	ldr	r3, [pc, #164]	@ (800e7d0 <__ieee754_atan2f+0x128>)
 800e72a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e72e:	edd3 7a00 	vldr	s15, [r3]
 800e732:	e7cc      	b.n	800e6ce <__ieee754_atan2f+0x26>
 800e734:	2c02      	cmp	r4, #2
 800e736:	d841      	bhi.n	800e7bc <__ieee754_atan2f+0x114>
 800e738:	4b26      	ldr	r3, [pc, #152]	@ (800e7d4 <__ieee754_atan2f+0x12c>)
 800e73a:	e7f6      	b.n	800e72a <__ieee754_atan2f+0x82>
 800e73c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e740:	d0df      	beq.n	800e702 <__ieee754_atan2f+0x5a>
 800e742:	1a5b      	subs	r3, r3, r1
 800e744:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800e748:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800e74c:	da1a      	bge.n	800e784 <__ieee754_atan2f+0xdc>
 800e74e:	2a00      	cmp	r2, #0
 800e750:	da01      	bge.n	800e756 <__ieee754_atan2f+0xae>
 800e752:	313c      	adds	r1, #60	@ 0x3c
 800e754:	db19      	blt.n	800e78a <__ieee754_atan2f+0xe2>
 800e756:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800e75a:	f7ff fea8 	bl	800e4ae <fabsf>
 800e75e:	f000 fb13 	bl	800ed88 <atanf>
 800e762:	eef0 7a40 	vmov.f32	s15, s0
 800e766:	2c01      	cmp	r4, #1
 800e768:	d012      	beq.n	800e790 <__ieee754_atan2f+0xe8>
 800e76a:	2c02      	cmp	r4, #2
 800e76c:	d017      	beq.n	800e79e <__ieee754_atan2f+0xf6>
 800e76e:	2c00      	cmp	r4, #0
 800e770:	d0ad      	beq.n	800e6ce <__ieee754_atan2f+0x26>
 800e772:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800e7d8 <__ieee754_atan2f+0x130>
 800e776:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e77a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800e7dc <__ieee754_atan2f+0x134>
 800e77e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e782:	e7a4      	b.n	800e6ce <__ieee754_atan2f+0x26>
 800e784:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800e7c8 <__ieee754_atan2f+0x120>
 800e788:	e7ed      	b.n	800e766 <__ieee754_atan2f+0xbe>
 800e78a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e7e0 <__ieee754_atan2f+0x138>
 800e78e:	e7ea      	b.n	800e766 <__ieee754_atan2f+0xbe>
 800e790:	ee17 3a90 	vmov	r3, s15
 800e794:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800e798:	ee07 3a90 	vmov	s15, r3
 800e79c:	e797      	b.n	800e6ce <__ieee754_atan2f+0x26>
 800e79e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800e7d8 <__ieee754_atan2f+0x130>
 800e7a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e7a6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800e7dc <__ieee754_atan2f+0x134>
 800e7aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e7ae:	e78e      	b.n	800e6ce <__ieee754_atan2f+0x26>
 800e7b0:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800e7dc <__ieee754_atan2f+0x134>
 800e7b4:	e78b      	b.n	800e6ce <__ieee754_atan2f+0x26>
 800e7b6:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800e7e4 <__ieee754_atan2f+0x13c>
 800e7ba:	e788      	b.n	800e6ce <__ieee754_atan2f+0x26>
 800e7bc:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800e7e0 <__ieee754_atan2f+0x138>
 800e7c0:	e785      	b.n	800e6ce <__ieee754_atan2f+0x26>
 800e7c2:	bf00      	nop
 800e7c4:	c0490fdb 	.word	0xc0490fdb
 800e7c8:	3fc90fdb 	.word	0x3fc90fdb
 800e7cc:	bfc90fdb 	.word	0xbfc90fdb
 800e7d0:	0800f80c 	.word	0x0800f80c
 800e7d4:	0800f800 	.word	0x0800f800
 800e7d8:	33bbbd2e 	.word	0x33bbbd2e
 800e7dc:	40490fdb 	.word	0x40490fdb
 800e7e0:	00000000 	.word	0x00000000
 800e7e4:	3f490fdb 	.word	0x3f490fdb

0800e7e8 <__ieee754_powf>:
 800e7e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7ec:	ee10 4a90 	vmov	r4, s1
 800e7f0:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800e7f4:	ed2d 8b02 	vpush	{d8}
 800e7f8:	ee10 6a10 	vmov	r6, s0
 800e7fc:	eeb0 8a40 	vmov.f32	s16, s0
 800e800:	eef0 8a60 	vmov.f32	s17, s1
 800e804:	d10c      	bne.n	800e820 <__ieee754_powf+0x38>
 800e806:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800e80a:	0076      	lsls	r6, r6, #1
 800e80c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800e810:	f240 829c 	bls.w	800ed4c <__ieee754_powf+0x564>
 800e814:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e818:	ecbd 8b02 	vpop	{d8}
 800e81c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e820:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800e824:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800e828:	d802      	bhi.n	800e830 <__ieee754_powf+0x48>
 800e82a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e82e:	d908      	bls.n	800e842 <__ieee754_powf+0x5a>
 800e830:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800e834:	d1ee      	bne.n	800e814 <__ieee754_powf+0x2c>
 800e836:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800e83a:	0064      	lsls	r4, r4, #1
 800e83c:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800e840:	e7e6      	b.n	800e810 <__ieee754_powf+0x28>
 800e842:	2e00      	cmp	r6, #0
 800e844:	da1e      	bge.n	800e884 <__ieee754_powf+0x9c>
 800e846:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800e84a:	d22b      	bcs.n	800e8a4 <__ieee754_powf+0xbc>
 800e84c:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e850:	d332      	bcc.n	800e8b8 <__ieee754_powf+0xd0>
 800e852:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800e856:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800e85a:	fa49 f503 	asr.w	r5, r9, r3
 800e85e:	fa05 f303 	lsl.w	r3, r5, r3
 800e862:	454b      	cmp	r3, r9
 800e864:	d126      	bne.n	800e8b4 <__ieee754_powf+0xcc>
 800e866:	f005 0501 	and.w	r5, r5, #1
 800e86a:	f1c5 0502 	rsb	r5, r5, #2
 800e86e:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e872:	d122      	bne.n	800e8ba <__ieee754_powf+0xd2>
 800e874:	2c00      	cmp	r4, #0
 800e876:	f280 826f 	bge.w	800ed58 <__ieee754_powf+0x570>
 800e87a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e87e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800e882:	e7c9      	b.n	800e818 <__ieee754_powf+0x30>
 800e884:	2500      	movs	r5, #0
 800e886:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e88a:	d1f0      	bne.n	800e86e <__ieee754_powf+0x86>
 800e88c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800e890:	f000 825c 	beq.w	800ed4c <__ieee754_powf+0x564>
 800e894:	d908      	bls.n	800e8a8 <__ieee754_powf+0xc0>
 800e896:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800ebf8 <__ieee754_powf+0x410>
 800e89a:	2c00      	cmp	r4, #0
 800e89c:	bfa8      	it	ge
 800e89e:	eeb0 0a68 	vmovge.f32	s0, s17
 800e8a2:	e7b9      	b.n	800e818 <__ieee754_powf+0x30>
 800e8a4:	2502      	movs	r5, #2
 800e8a6:	e7ee      	b.n	800e886 <__ieee754_powf+0x9e>
 800e8a8:	2c00      	cmp	r4, #0
 800e8aa:	f280 8252 	bge.w	800ed52 <__ieee754_powf+0x56a>
 800e8ae:	eeb1 0a68 	vneg.f32	s0, s17
 800e8b2:	e7b1      	b.n	800e818 <__ieee754_powf+0x30>
 800e8b4:	2500      	movs	r5, #0
 800e8b6:	e7da      	b.n	800e86e <__ieee754_powf+0x86>
 800e8b8:	2500      	movs	r5, #0
 800e8ba:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800e8be:	d102      	bne.n	800e8c6 <__ieee754_powf+0xde>
 800e8c0:	ee28 0a08 	vmul.f32	s0, s16, s16
 800e8c4:	e7a8      	b.n	800e818 <__ieee754_powf+0x30>
 800e8c6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800e8ca:	d109      	bne.n	800e8e0 <__ieee754_powf+0xf8>
 800e8cc:	2e00      	cmp	r6, #0
 800e8ce:	db07      	blt.n	800e8e0 <__ieee754_powf+0xf8>
 800e8d0:	eeb0 0a48 	vmov.f32	s0, s16
 800e8d4:	ecbd 8b02 	vpop	{d8}
 800e8d8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8dc:	f000 bbb4 	b.w	800f048 <__ieee754_sqrtf>
 800e8e0:	eeb0 0a48 	vmov.f32	s0, s16
 800e8e4:	f7ff fde3 	bl	800e4ae <fabsf>
 800e8e8:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800e8ec:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800e8f0:	4647      	mov	r7, r8
 800e8f2:	d002      	beq.n	800e8fa <__ieee754_powf+0x112>
 800e8f4:	f1b8 0f00 	cmp.w	r8, #0
 800e8f8:	d117      	bne.n	800e92a <__ieee754_powf+0x142>
 800e8fa:	2c00      	cmp	r4, #0
 800e8fc:	bfbc      	itt	lt
 800e8fe:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800e902:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800e906:	2e00      	cmp	r6, #0
 800e908:	da86      	bge.n	800e818 <__ieee754_powf+0x30>
 800e90a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800e90e:	ea58 0805 	orrs.w	r8, r8, r5
 800e912:	d104      	bne.n	800e91e <__ieee754_powf+0x136>
 800e914:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e918:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800e91c:	e77c      	b.n	800e818 <__ieee754_powf+0x30>
 800e91e:	2d01      	cmp	r5, #1
 800e920:	f47f af7a 	bne.w	800e818 <__ieee754_powf+0x30>
 800e924:	eeb1 0a40 	vneg.f32	s0, s0
 800e928:	e776      	b.n	800e818 <__ieee754_powf+0x30>
 800e92a:	0ff0      	lsrs	r0, r6, #31
 800e92c:	3801      	subs	r0, #1
 800e92e:	ea55 0300 	orrs.w	r3, r5, r0
 800e932:	d104      	bne.n	800e93e <__ieee754_powf+0x156>
 800e934:	ee38 8a48 	vsub.f32	s16, s16, s16
 800e938:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800e93c:	e76c      	b.n	800e818 <__ieee754_powf+0x30>
 800e93e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800e942:	d973      	bls.n	800ea2c <__ieee754_powf+0x244>
 800e944:	4bad      	ldr	r3, [pc, #692]	@ (800ebfc <__ieee754_powf+0x414>)
 800e946:	4598      	cmp	r8, r3
 800e948:	d808      	bhi.n	800e95c <__ieee754_powf+0x174>
 800e94a:	2c00      	cmp	r4, #0
 800e94c:	da0b      	bge.n	800e966 <__ieee754_powf+0x17e>
 800e94e:	2000      	movs	r0, #0
 800e950:	ecbd 8b02 	vpop	{d8}
 800e954:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e958:	f000 bb70 	b.w	800f03c <__math_oflowf>
 800e95c:	4ba8      	ldr	r3, [pc, #672]	@ (800ec00 <__ieee754_powf+0x418>)
 800e95e:	4598      	cmp	r8, r3
 800e960:	d908      	bls.n	800e974 <__ieee754_powf+0x18c>
 800e962:	2c00      	cmp	r4, #0
 800e964:	dcf3      	bgt.n	800e94e <__ieee754_powf+0x166>
 800e966:	2000      	movs	r0, #0
 800e968:	ecbd 8b02 	vpop	{d8}
 800e96c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e970:	f000 bb5e 	b.w	800f030 <__math_uflowf>
 800e974:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e978:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e97c:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800ec04 <__ieee754_powf+0x41c>
 800e980:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800e984:	eee0 6a67 	vfms.f32	s13, s0, s15
 800e988:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e98c:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800e990:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e994:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e998:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800ec08 <__ieee754_powf+0x420>
 800e99c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800e9a0:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800ec0c <__ieee754_powf+0x424>
 800e9a4:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e9a8:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800ec10 <__ieee754_powf+0x428>
 800e9ac:	eef0 6a67 	vmov.f32	s13, s15
 800e9b0:	eee0 6a07 	vfma.f32	s13, s0, s14
 800e9b4:	ee16 3a90 	vmov	r3, s13
 800e9b8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e9bc:	f023 030f 	bic.w	r3, r3, #15
 800e9c0:	ee06 3a90 	vmov	s13, r3
 800e9c4:	eee0 6a47 	vfms.f32	s13, s0, s14
 800e9c8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e9cc:	3d01      	subs	r5, #1
 800e9ce:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800e9d2:	4305      	orrs	r5, r0
 800e9d4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e9d8:	f024 040f 	bic.w	r4, r4, #15
 800e9dc:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800e9e0:	bf18      	it	ne
 800e9e2:	eeb0 8a47 	vmovne.f32	s16, s14
 800e9e6:	ee07 4a10 	vmov	s14, r4
 800e9ea:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800e9ee:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800e9f2:	ee07 3a90 	vmov	s15, r3
 800e9f6:	eee7 0a27 	vfma.f32	s1, s14, s15
 800e9fa:	ee07 4a10 	vmov	s14, r4
 800e9fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ea02:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800ea06:	ee17 1a10 	vmov	r1, s14
 800ea0a:	2900      	cmp	r1, #0
 800ea0c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ea10:	f340 80dd 	ble.w	800ebce <__ieee754_powf+0x3e6>
 800ea14:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800ea18:	f240 80ca 	bls.w	800ebb0 <__ieee754_powf+0x3c8>
 800ea1c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ea20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea24:	bf4c      	ite	mi
 800ea26:	2001      	movmi	r0, #1
 800ea28:	2000      	movpl	r0, #0
 800ea2a:	e791      	b.n	800e950 <__ieee754_powf+0x168>
 800ea2c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800ea30:	bf01      	itttt	eq
 800ea32:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800ec14 <__ieee754_powf+0x42c>
 800ea36:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800ea3a:	f06f 0317 	mvneq.w	r3, #23
 800ea3e:	ee17 7a90 	vmoveq	r7, s15
 800ea42:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800ea46:	bf18      	it	ne
 800ea48:	2300      	movne	r3, #0
 800ea4a:	3a7f      	subs	r2, #127	@ 0x7f
 800ea4c:	441a      	add	r2, r3
 800ea4e:	4b72      	ldr	r3, [pc, #456]	@ (800ec18 <__ieee754_powf+0x430>)
 800ea50:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800ea54:	429f      	cmp	r7, r3
 800ea56:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800ea5a:	dd06      	ble.n	800ea6a <__ieee754_powf+0x282>
 800ea5c:	4b6f      	ldr	r3, [pc, #444]	@ (800ec1c <__ieee754_powf+0x434>)
 800ea5e:	429f      	cmp	r7, r3
 800ea60:	f340 80a4 	ble.w	800ebac <__ieee754_powf+0x3c4>
 800ea64:	3201      	adds	r2, #1
 800ea66:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800ea6a:	2600      	movs	r6, #0
 800ea6c:	4b6c      	ldr	r3, [pc, #432]	@ (800ec20 <__ieee754_powf+0x438>)
 800ea6e:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800ea72:	ee07 1a10 	vmov	s14, r1
 800ea76:	edd3 5a00 	vldr	s11, [r3]
 800ea7a:	4b6a      	ldr	r3, [pc, #424]	@ (800ec24 <__ieee754_powf+0x43c>)
 800ea7c:	ee75 7a87 	vadd.f32	s15, s11, s14
 800ea80:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ea84:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800ea88:	1049      	asrs	r1, r1, #1
 800ea8a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800ea8e:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800ea92:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800ea96:	ee37 6a65 	vsub.f32	s12, s14, s11
 800ea9a:	ee07 1a90 	vmov	s15, r1
 800ea9e:	ee26 5a24 	vmul.f32	s10, s12, s9
 800eaa2:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800eaa6:	ee15 7a10 	vmov	r7, s10
 800eaaa:	401f      	ands	r7, r3
 800eaac:	ee06 7a90 	vmov	s13, r7
 800eab0:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800eab4:	ee37 7a65 	vsub.f32	s14, s14, s11
 800eab8:	ee65 7a05 	vmul.f32	s15, s10, s10
 800eabc:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800eac0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800ec28 <__ieee754_powf+0x440>
 800eac4:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800ec2c <__ieee754_powf+0x444>
 800eac8:	eee7 5a87 	vfma.f32	s11, s15, s14
 800eacc:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800ec30 <__ieee754_powf+0x448>
 800ead0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800ead4:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800ec04 <__ieee754_powf+0x41c>
 800ead8:	eee7 5a27 	vfma.f32	s11, s14, s15
 800eadc:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800ec34 <__ieee754_powf+0x44c>
 800eae0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800eae4:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800ec38 <__ieee754_powf+0x450>
 800eae8:	ee26 6a24 	vmul.f32	s12, s12, s9
 800eaec:	eee7 5a27 	vfma.f32	s11, s14, s15
 800eaf0:	ee35 7a26 	vadd.f32	s14, s10, s13
 800eaf4:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800eaf8:	ee27 7a06 	vmul.f32	s14, s14, s12
 800eafc:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800eb00:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800eb04:	eef0 5a67 	vmov.f32	s11, s15
 800eb08:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800eb0c:	ee75 5a87 	vadd.f32	s11, s11, s14
 800eb10:	ee15 1a90 	vmov	r1, s11
 800eb14:	4019      	ands	r1, r3
 800eb16:	ee05 1a90 	vmov	s11, r1
 800eb1a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800eb1e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800eb22:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eb26:	ee67 7a85 	vmul.f32	s15, s15, s10
 800eb2a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800eb2e:	eeb0 6a67 	vmov.f32	s12, s15
 800eb32:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800eb36:	ee16 1a10 	vmov	r1, s12
 800eb3a:	4019      	ands	r1, r3
 800eb3c:	ee06 1a10 	vmov	s12, r1
 800eb40:	eeb0 7a46 	vmov.f32	s14, s12
 800eb44:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800eb48:	493c      	ldr	r1, [pc, #240]	@ (800ec3c <__ieee754_powf+0x454>)
 800eb4a:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800eb4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eb52:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800ec40 <__ieee754_powf+0x458>
 800eb56:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800ec44 <__ieee754_powf+0x45c>
 800eb5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eb5e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800ec48 <__ieee754_powf+0x460>
 800eb62:	eee6 7a07 	vfma.f32	s15, s12, s14
 800eb66:	ed91 7a00 	vldr	s14, [r1]
 800eb6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eb6e:	ee07 2a10 	vmov	s14, r2
 800eb72:	eef0 6a67 	vmov.f32	s13, s15
 800eb76:	4a35      	ldr	r2, [pc, #212]	@ (800ec4c <__ieee754_powf+0x464>)
 800eb78:	eee6 6a25 	vfma.f32	s13, s12, s11
 800eb7c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800eb80:	ed92 5a00 	vldr	s10, [r2]
 800eb84:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800eb88:	ee76 6a85 	vadd.f32	s13, s13, s10
 800eb8c:	ee76 6a87 	vadd.f32	s13, s13, s14
 800eb90:	ee16 2a90 	vmov	r2, s13
 800eb94:	4013      	ands	r3, r2
 800eb96:	ee06 3a90 	vmov	s13, r3
 800eb9a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800eb9e:	ee37 7a45 	vsub.f32	s14, s14, s10
 800eba2:	eea6 7a65 	vfms.f32	s14, s12, s11
 800eba6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ebaa:	e70f      	b.n	800e9cc <__ieee754_powf+0x1e4>
 800ebac:	2601      	movs	r6, #1
 800ebae:	e75d      	b.n	800ea6c <__ieee754_powf+0x284>
 800ebb0:	d152      	bne.n	800ec58 <__ieee754_powf+0x470>
 800ebb2:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800ec50 <__ieee754_powf+0x468>
 800ebb6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ebba:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800ebbe:	eef4 6ac7 	vcmpe.f32	s13, s14
 800ebc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebc6:	f73f af29 	bgt.w	800ea1c <__ieee754_powf+0x234>
 800ebca:	2386      	movs	r3, #134	@ 0x86
 800ebcc:	e048      	b.n	800ec60 <__ieee754_powf+0x478>
 800ebce:	4a21      	ldr	r2, [pc, #132]	@ (800ec54 <__ieee754_powf+0x46c>)
 800ebd0:	4293      	cmp	r3, r2
 800ebd2:	d907      	bls.n	800ebe4 <__ieee754_powf+0x3fc>
 800ebd4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ebd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebdc:	bf4c      	ite	mi
 800ebde:	2001      	movmi	r0, #1
 800ebe0:	2000      	movpl	r0, #0
 800ebe2:	e6c1      	b.n	800e968 <__ieee754_powf+0x180>
 800ebe4:	d138      	bne.n	800ec58 <__ieee754_powf+0x470>
 800ebe6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ebea:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800ebee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebf2:	dbea      	blt.n	800ebca <__ieee754_powf+0x3e2>
 800ebf4:	e7ee      	b.n	800ebd4 <__ieee754_powf+0x3ec>
 800ebf6:	bf00      	nop
 800ebf8:	00000000 	.word	0x00000000
 800ebfc:	3f7ffff3 	.word	0x3f7ffff3
 800ec00:	3f800007 	.word	0x3f800007
 800ec04:	3eaaaaab 	.word	0x3eaaaaab
 800ec08:	3fb8aa3b 	.word	0x3fb8aa3b
 800ec0c:	36eca570 	.word	0x36eca570
 800ec10:	3fb8aa00 	.word	0x3fb8aa00
 800ec14:	4b800000 	.word	0x4b800000
 800ec18:	001cc471 	.word	0x001cc471
 800ec1c:	005db3d6 	.word	0x005db3d6
 800ec20:	0800f828 	.word	0x0800f828
 800ec24:	fffff000 	.word	0xfffff000
 800ec28:	3e6c3255 	.word	0x3e6c3255
 800ec2c:	3e53f142 	.word	0x3e53f142
 800ec30:	3e8ba305 	.word	0x3e8ba305
 800ec34:	3edb6db7 	.word	0x3edb6db7
 800ec38:	3f19999a 	.word	0x3f19999a
 800ec3c:	0800f818 	.word	0x0800f818
 800ec40:	3f76384f 	.word	0x3f76384f
 800ec44:	3f763800 	.word	0x3f763800
 800ec48:	369dc3a0 	.word	0x369dc3a0
 800ec4c:	0800f820 	.word	0x0800f820
 800ec50:	3338aa3c 	.word	0x3338aa3c
 800ec54:	43160000 	.word	0x43160000
 800ec58:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800ec5c:	d971      	bls.n	800ed42 <__ieee754_powf+0x55a>
 800ec5e:	15db      	asrs	r3, r3, #23
 800ec60:	3b7e      	subs	r3, #126	@ 0x7e
 800ec62:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800ec66:	4118      	asrs	r0, r3
 800ec68:	4408      	add	r0, r1
 800ec6a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800ec6e:	4a3c      	ldr	r2, [pc, #240]	@ (800ed60 <__ieee754_powf+0x578>)
 800ec70:	3b7f      	subs	r3, #127	@ 0x7f
 800ec72:	411a      	asrs	r2, r3
 800ec74:	4002      	ands	r2, r0
 800ec76:	ee07 2a10 	vmov	s14, r2
 800ec7a:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800ec7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800ec82:	f1c3 0317 	rsb	r3, r3, #23
 800ec86:	4118      	asrs	r0, r3
 800ec88:	2900      	cmp	r1, #0
 800ec8a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ec8e:	bfb8      	it	lt
 800ec90:	4240      	neglt	r0, r0
 800ec92:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800ec96:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800ed64 <__ieee754_powf+0x57c>
 800ec9a:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800ed68 <__ieee754_powf+0x580>
 800ec9e:	ee17 3a10 	vmov	r3, s14
 800eca2:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800eca6:	f023 030f 	bic.w	r3, r3, #15
 800ecaa:	ee07 3a10 	vmov	s14, r3
 800ecae:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ecb2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ecb6:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800ecba:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800ed6c <__ieee754_powf+0x584>
 800ecbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ecc2:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800ecc6:	eef0 6a67 	vmov.f32	s13, s15
 800ecca:	eee7 6a06 	vfma.f32	s13, s14, s12
 800ecce:	eef0 5a66 	vmov.f32	s11, s13
 800ecd2:	eee7 5a46 	vfms.f32	s11, s14, s12
 800ecd6:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800ecda:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800ecde:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800ed70 <__ieee754_powf+0x588>
 800ece2:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800ed74 <__ieee754_powf+0x58c>
 800ece6:	eea7 6a25 	vfma.f32	s12, s14, s11
 800ecea:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800ed78 <__ieee754_powf+0x590>
 800ecee:	eee6 5a07 	vfma.f32	s11, s12, s14
 800ecf2:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800ed7c <__ieee754_powf+0x594>
 800ecf6:	eea5 6a87 	vfma.f32	s12, s11, s14
 800ecfa:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800ed80 <__ieee754_powf+0x598>
 800ecfe:	eee6 5a07 	vfma.f32	s11, s12, s14
 800ed02:	eeb0 6a66 	vmov.f32	s12, s13
 800ed06:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800ed0a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800ed0e:	ee66 5a86 	vmul.f32	s11, s13, s12
 800ed12:	ee36 6a47 	vsub.f32	s12, s12, s14
 800ed16:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800ed1a:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800ed1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ed22:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ed26:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ed2a:	ee10 3a10 	vmov	r3, s0
 800ed2e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800ed32:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ed36:	da06      	bge.n	800ed46 <__ieee754_powf+0x55e>
 800ed38:	f000 f8fa 	bl	800ef30 <scalbnf>
 800ed3c:	ee20 0a08 	vmul.f32	s0, s0, s16
 800ed40:	e56a      	b.n	800e818 <__ieee754_powf+0x30>
 800ed42:	2000      	movs	r0, #0
 800ed44:	e7a5      	b.n	800ec92 <__ieee754_powf+0x4aa>
 800ed46:	ee00 3a10 	vmov	s0, r3
 800ed4a:	e7f7      	b.n	800ed3c <__ieee754_powf+0x554>
 800ed4c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ed50:	e562      	b.n	800e818 <__ieee754_powf+0x30>
 800ed52:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800ed84 <__ieee754_powf+0x59c>
 800ed56:	e55f      	b.n	800e818 <__ieee754_powf+0x30>
 800ed58:	eeb0 0a48 	vmov.f32	s0, s16
 800ed5c:	e55c      	b.n	800e818 <__ieee754_powf+0x30>
 800ed5e:	bf00      	nop
 800ed60:	ff800000 	.word	0xff800000
 800ed64:	3f317218 	.word	0x3f317218
 800ed68:	3f317200 	.word	0x3f317200
 800ed6c:	35bfbe8c 	.word	0x35bfbe8c
 800ed70:	b5ddea0e 	.word	0xb5ddea0e
 800ed74:	3331bb4c 	.word	0x3331bb4c
 800ed78:	388ab355 	.word	0x388ab355
 800ed7c:	bb360b61 	.word	0xbb360b61
 800ed80:	3e2aaaab 	.word	0x3e2aaaab
 800ed84:	00000000 	.word	0x00000000

0800ed88 <atanf>:
 800ed88:	b538      	push	{r3, r4, r5, lr}
 800ed8a:	ee10 5a10 	vmov	r5, s0
 800ed8e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800ed92:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800ed96:	eef0 7a40 	vmov.f32	s15, s0
 800ed9a:	d310      	bcc.n	800edbe <atanf+0x36>
 800ed9c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800eda0:	d904      	bls.n	800edac <atanf+0x24>
 800eda2:	ee70 7a00 	vadd.f32	s15, s0, s0
 800eda6:	eeb0 0a67 	vmov.f32	s0, s15
 800edaa:	bd38      	pop	{r3, r4, r5, pc}
 800edac:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800eee4 <atanf+0x15c>
 800edb0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800eee8 <atanf+0x160>
 800edb4:	2d00      	cmp	r5, #0
 800edb6:	bfc8      	it	gt
 800edb8:	eef0 7a47 	vmovgt.f32	s15, s14
 800edbc:	e7f3      	b.n	800eda6 <atanf+0x1e>
 800edbe:	4b4b      	ldr	r3, [pc, #300]	@ (800eeec <atanf+0x164>)
 800edc0:	429c      	cmp	r4, r3
 800edc2:	d810      	bhi.n	800ede6 <atanf+0x5e>
 800edc4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800edc8:	d20a      	bcs.n	800ede0 <atanf+0x58>
 800edca:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800eef0 <atanf+0x168>
 800edce:	ee30 7a07 	vadd.f32	s14, s0, s14
 800edd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800edd6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800edda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edde:	dce2      	bgt.n	800eda6 <atanf+0x1e>
 800ede0:	f04f 33ff 	mov.w	r3, #4294967295
 800ede4:	e013      	b.n	800ee0e <atanf+0x86>
 800ede6:	f7ff fb62 	bl	800e4ae <fabsf>
 800edea:	4b42      	ldr	r3, [pc, #264]	@ (800eef4 <atanf+0x16c>)
 800edec:	429c      	cmp	r4, r3
 800edee:	d84f      	bhi.n	800ee90 <atanf+0x108>
 800edf0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800edf4:	429c      	cmp	r4, r3
 800edf6:	d841      	bhi.n	800ee7c <atanf+0xf4>
 800edf8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800edfc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ee00:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ee04:	2300      	movs	r3, #0
 800ee06:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ee0a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ee0e:	1c5a      	adds	r2, r3, #1
 800ee10:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800ee14:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800eef8 <atanf+0x170>
 800ee18:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800eefc <atanf+0x174>
 800ee1c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800ef00 <atanf+0x178>
 800ee20:	ee66 6a06 	vmul.f32	s13, s12, s12
 800ee24:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ee28:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800ef04 <atanf+0x17c>
 800ee2c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ee30:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800ef08 <atanf+0x180>
 800ee34:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ee38:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800ef0c <atanf+0x184>
 800ee3c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ee40:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ef10 <atanf+0x188>
 800ee44:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ee48:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800ef14 <atanf+0x18c>
 800ee4c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ee50:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800ef18 <atanf+0x190>
 800ee54:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ee58:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800ef1c <atanf+0x194>
 800ee5c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800ee60:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800ef20 <atanf+0x198>
 800ee64:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ee68:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ee6c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800ee70:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ee74:	d121      	bne.n	800eeba <atanf+0x132>
 800ee76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ee7a:	e794      	b.n	800eda6 <atanf+0x1e>
 800ee7c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ee80:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ee84:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ee88:	2301      	movs	r3, #1
 800ee8a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ee8e:	e7be      	b.n	800ee0e <atanf+0x86>
 800ee90:	4b24      	ldr	r3, [pc, #144]	@ (800ef24 <atanf+0x19c>)
 800ee92:	429c      	cmp	r4, r3
 800ee94:	d80b      	bhi.n	800eeae <atanf+0x126>
 800ee96:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800ee9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ee9e:	eea0 7a27 	vfma.f32	s14, s0, s15
 800eea2:	2302      	movs	r3, #2
 800eea4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800eea8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eeac:	e7af      	b.n	800ee0e <atanf+0x86>
 800eeae:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800eeb2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800eeb6:	2303      	movs	r3, #3
 800eeb8:	e7a9      	b.n	800ee0e <atanf+0x86>
 800eeba:	4a1b      	ldr	r2, [pc, #108]	@ (800ef28 <atanf+0x1a0>)
 800eebc:	491b      	ldr	r1, [pc, #108]	@ (800ef2c <atanf+0x1a4>)
 800eebe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800eec2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800eec6:	edd3 6a00 	vldr	s13, [r3]
 800eeca:	ee37 7a66 	vsub.f32	s14, s14, s13
 800eece:	2d00      	cmp	r5, #0
 800eed0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800eed4:	edd2 7a00 	vldr	s15, [r2]
 800eed8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eedc:	bfb8      	it	lt
 800eede:	eef1 7a67 	vneglt.f32	s15, s15
 800eee2:	e760      	b.n	800eda6 <atanf+0x1e>
 800eee4:	bfc90fdb 	.word	0xbfc90fdb
 800eee8:	3fc90fdb 	.word	0x3fc90fdb
 800eeec:	3edfffff 	.word	0x3edfffff
 800eef0:	7149f2ca 	.word	0x7149f2ca
 800eef4:	3f97ffff 	.word	0x3f97ffff
 800eef8:	3c8569d7 	.word	0x3c8569d7
 800eefc:	3d4bda59 	.word	0x3d4bda59
 800ef00:	bd6ef16b 	.word	0xbd6ef16b
 800ef04:	3d886b35 	.word	0x3d886b35
 800ef08:	3dba2e6e 	.word	0x3dba2e6e
 800ef0c:	3e124925 	.word	0x3e124925
 800ef10:	3eaaaaab 	.word	0x3eaaaaab
 800ef14:	bd15a221 	.word	0xbd15a221
 800ef18:	bd9d8795 	.word	0xbd9d8795
 800ef1c:	bde38e38 	.word	0xbde38e38
 800ef20:	be4ccccd 	.word	0xbe4ccccd
 800ef24:	401bffff 	.word	0x401bffff
 800ef28:	0800f840 	.word	0x0800f840
 800ef2c:	0800f830 	.word	0x0800f830

0800ef30 <scalbnf>:
 800ef30:	ee10 3a10 	vmov	r3, s0
 800ef34:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800ef38:	d02b      	beq.n	800ef92 <scalbnf+0x62>
 800ef3a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ef3e:	d302      	bcc.n	800ef46 <scalbnf+0x16>
 800ef40:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ef44:	4770      	bx	lr
 800ef46:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800ef4a:	d123      	bne.n	800ef94 <scalbnf+0x64>
 800ef4c:	4b24      	ldr	r3, [pc, #144]	@ (800efe0 <scalbnf+0xb0>)
 800ef4e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800efe4 <scalbnf+0xb4>
 800ef52:	4298      	cmp	r0, r3
 800ef54:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ef58:	db17      	blt.n	800ef8a <scalbnf+0x5a>
 800ef5a:	ee10 3a10 	vmov	r3, s0
 800ef5e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ef62:	3a19      	subs	r2, #25
 800ef64:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800ef68:	4288      	cmp	r0, r1
 800ef6a:	dd15      	ble.n	800ef98 <scalbnf+0x68>
 800ef6c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800efe8 <scalbnf+0xb8>
 800ef70:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800efec <scalbnf+0xbc>
 800ef74:	ee10 3a10 	vmov	r3, s0
 800ef78:	eeb0 7a67 	vmov.f32	s14, s15
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	bfb8      	it	lt
 800ef80:	eef0 7a66 	vmovlt.f32	s15, s13
 800ef84:	ee27 0a87 	vmul.f32	s0, s15, s14
 800ef88:	4770      	bx	lr
 800ef8a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800eff0 <scalbnf+0xc0>
 800ef8e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ef92:	4770      	bx	lr
 800ef94:	0dd2      	lsrs	r2, r2, #23
 800ef96:	e7e5      	b.n	800ef64 <scalbnf+0x34>
 800ef98:	4410      	add	r0, r2
 800ef9a:	28fe      	cmp	r0, #254	@ 0xfe
 800ef9c:	dce6      	bgt.n	800ef6c <scalbnf+0x3c>
 800ef9e:	2800      	cmp	r0, #0
 800efa0:	dd06      	ble.n	800efb0 <scalbnf+0x80>
 800efa2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800efa6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800efaa:	ee00 3a10 	vmov	s0, r3
 800efae:	4770      	bx	lr
 800efb0:	f110 0f16 	cmn.w	r0, #22
 800efb4:	da09      	bge.n	800efca <scalbnf+0x9a>
 800efb6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800eff0 <scalbnf+0xc0>
 800efba:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800eff4 <scalbnf+0xc4>
 800efbe:	ee10 3a10 	vmov	r3, s0
 800efc2:	eeb0 7a67 	vmov.f32	s14, s15
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	e7d9      	b.n	800ef7e <scalbnf+0x4e>
 800efca:	3019      	adds	r0, #25
 800efcc:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800efd0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800efd4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800eff8 <scalbnf+0xc8>
 800efd8:	ee07 3a90 	vmov	s15, r3
 800efdc:	e7d7      	b.n	800ef8e <scalbnf+0x5e>
 800efde:	bf00      	nop
 800efe0:	ffff3cb0 	.word	0xffff3cb0
 800efe4:	4c000000 	.word	0x4c000000
 800efe8:	7149f2ca 	.word	0x7149f2ca
 800efec:	f149f2ca 	.word	0xf149f2ca
 800eff0:	0da24260 	.word	0x0da24260
 800eff4:	8da24260 	.word	0x8da24260
 800eff8:	33000000 	.word	0x33000000

0800effc <with_errnof>:
 800effc:	b510      	push	{r4, lr}
 800effe:	ed2d 8b02 	vpush	{d8}
 800f002:	eeb0 8a40 	vmov.f32	s16, s0
 800f006:	4604      	mov	r4, r0
 800f008:	f7fd fb90 	bl	800c72c <__errno>
 800f00c:	eeb0 0a48 	vmov.f32	s0, s16
 800f010:	ecbd 8b02 	vpop	{d8}
 800f014:	6004      	str	r4, [r0, #0]
 800f016:	bd10      	pop	{r4, pc}

0800f018 <xflowf>:
 800f018:	b130      	cbz	r0, 800f028 <xflowf+0x10>
 800f01a:	eef1 7a40 	vneg.f32	s15, s0
 800f01e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f022:	2022      	movs	r0, #34	@ 0x22
 800f024:	f7ff bfea 	b.w	800effc <with_errnof>
 800f028:	eef0 7a40 	vmov.f32	s15, s0
 800f02c:	e7f7      	b.n	800f01e <xflowf+0x6>
	...

0800f030 <__math_uflowf>:
 800f030:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f038 <__math_uflowf+0x8>
 800f034:	f7ff bff0 	b.w	800f018 <xflowf>
 800f038:	10000000 	.word	0x10000000

0800f03c <__math_oflowf>:
 800f03c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f044 <__math_oflowf+0x8>
 800f040:	f7ff bfea 	b.w	800f018 <xflowf>
 800f044:	70000000 	.word	0x70000000

0800f048 <__ieee754_sqrtf>:
 800f048:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f04c:	4770      	bx	lr
	...

0800f050 <_init>:
 800f050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f052:	bf00      	nop
 800f054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f056:	bc08      	pop	{r3}
 800f058:	469e      	mov	lr, r3
 800f05a:	4770      	bx	lr

0800f05c <_fini>:
 800f05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f05e:	bf00      	nop
 800f060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f062:	bc08      	pop	{r3}
 800f064:	469e      	mov	lr, r3
 800f066:	4770      	bx	lr
