C 400 750 "P76" 400 800 0 0 41 1 L
X "VHDL_MODE" "INOUT" 400 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" 441 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C 350 750 "P75" 350 800 0 0 41 1 L
X "PINTYPE" "BIDIR" 391 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "INOUT" 350 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C 450 750 "P78" 450 800 0 0 41 1 L
X "VHDL_MODE" "INOUT" 450 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" 491 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C 300 750 "P53" 300 800 0 0 41 1 L
X "PINTYPE" "BIDIR" 341 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "INOUT" 300 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C 250 750 "P52" 250 800 0 0 41 1 L
X "VHDL_MODE" "INOUT" 250 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" 291 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C 200 750 "P48" 200 800 0 0 41 1 L
X "PINTYPE" "BIDIR" 241 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "INOUT" 200 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C 150 750 "P46" 150 800 0 0 41 1 L
X "VHDL_MODE" "INOUT" 150 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" 191 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C 100 750 "P44" 100 800 0 0 41 1 L
X "VHDL_MODE" "INOUT" 100 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" 141 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C 0 750 "P36" 0 800 0 0 41 1 L
X "PINTYPE" "BIDIR" 41 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "INOUT" 0 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C 50 750 "P38" 50 800 0 0 41 1 L
X "PINTYPE" "BIDIR" 91 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "INOUT" 50 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C -50 750 "P34" -50 800 0 0 41 1 L
X "VHDL_MODE" "INOUT" -50 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" -9 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C -100 750 "P30" -100 800 0 0 41 1 L
X "VHDL_MODE" "INOUT" -100 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" -59 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C -150 750 "P28" -150 800 0 0 41 1 L
X "PINTYPE" "BIDIR" -109 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "INOUT" -150 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C -250 750 "P10" -250 800 0 0 41 1 L
X "PINTYPE" "BIDIR" -209 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "INOUT" -250 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C -200 750 "P11" -200 800 0 0 41 1 L
X "VHDL_MODE" "INOUT" -200 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" -159 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C -300 750 "P8" -300 800 0 0 41 1 L
X "PINTYPE" "BIDIR" -259 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "INOUT" -300 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C -350 750 "P7" -350 800 0 0 41 1 L
X "VHDL_MODE" "INOUT" -350 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" -309 1450 90.00 0.00 20 0 0 0 0 1 1 0 76
C 800 -300 "BWRITE_ENABLE*" 850 -300 1 1 800 -300 750 -300 0 41 0 L
X "VHDL_MODE" "OUT" 1500 -300 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1500 -259 0.00 0.00 20 0 0 0 0 1 1 0 76
C 800 -400 "BREAD_ENABLE*" 850 -400 1 1 800 -400 750 -400 0 41 0 L
X "VHDL_MODE" "OUT" 1500 -400 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1500 -359 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 -200 "BXREG_WR*" -800 -200 1 1 -750 -200 -700 -200 0 41 0 R
X "PINTYPE" "IN" -2250 -159 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "IN" -2250 -200 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 -300 "BXREG_RD*" -800 -300 1 1 -750 -300 -700 -300 0 41 0 R
X "PINTYPE" "IN" -2250 -259 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "IN" -2250 -300 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 -500 "BWRITE_ADD_SEL*" -800 -500 1 1 -750 -500 -700 -500 0 41 0 R
X "PINTYPE" "IN" -2250 -459 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "IN" -2250 -500 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 -600 "BREAD_ADD_SEL*" -800 -600 1 1 -750 -600 -700 -600 0 41 0 R
X "PINTYPE" "IN" -2250 -559 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "IN" -2250 -600 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 -700 "BMEM_WRITE*" -800 -700 1 1 -750 -700 -700 -700 0 41 0 R
X "PINTYPE" "IN" -2250 -659 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "IN" -2250 -700 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 -800 "BMEM_READ*" -800 -800 1 1 -750 -800 -700 -800 0 41 0 R
X "PINTYPE" "IN" -2250 -759 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "IN" -2250 -800 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 -400 "BXREG_ADD<1..0>" -800 -400 0 0 41 0 R
X "PINTYPE" "IN" -2250 -359 0.00 0.00 20 0 0 0 0 1 1 0 76
X "VHDL_MODE" "IN" -2250 -400 0.00 0.00 20 0 0 0 0 1 1 0 76
C 800 -500 "BD<19..0>" 850 -500 0 0 41 0 L
X "VHDL_MODE" "INOUT" 1500 -500 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" 1500 -541 0.00 0.00 20 0 0 0 0 1 1 0 76
C 800 -600 "BADD_OUT<19..0>" 850 -600 0 0 41 0 L
X "VHDL_MODE" "INOUT" 1500 -600 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "BIDIR" 1500 -641 0.00 0.00 20 0 0 0 0 1 1 0 76
C 800 100 "SDOUT" 850 100 0 0 41 0 L
C 800 200 "M2" 850 200 0 0 41 0 L
C 800 300 "RDATA*" 850 300 1 1 800 300 750 300 0 41 0 L
X "VHDL_MODE" "OUT" 1500 300 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "OUT" 1500 341 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 -100 "RESET*" -800 -100 1 1 -750 -100 -700 -100 0 41 0 R
X "VHDL_MODE" "IN" -2250 -100 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2250 -59 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 300 "PWRDWN*" -800 300 1 1 -750 300 -700 300 0 41 0 R
X "VHDL_MODE" "IN" -2250 300 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2250 341 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 200 "RTRIG" -800 200 0 0 41 0 R
X "VHDL_MODE" "IN" -2250 200 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2250 241 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 100 "PROGRAM*" -800 100 1 1 -750 100 -700 100 0 41 0 R
X "VHDL_MODE" "IN" -2250 100 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2250 141 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 0 "CCLK" -800 0 0 0 41 0 R
X "VHDL_MODE" "IN" -2250 0 0.00 0.00 20 0 0 0 0 1 1 0 76
X "PINTYPE" "IN" -2250 41 0.00 0.00 20 0 0 0 0 1 1 0 76
C -750 400 "SDIN" -800 400 0 0 41 0 R
L -750 400 -700 400 -1 4
L -700 700 -700 -900 -1 4
L -750 0 -700 0 -1 4
L -750 200 -700 200 -1 4
L 750 700 750 -900 -1 4
L 750 700 -700 700 -1 4
L 400 750 400 700 -1 4
L 350 750 350 700 -1 4
L 450 750 450 700 -1 4
L 300 750 300 700 -1 4
L 250 750 250 700 -1 4
L 200 750 200 700 -1 4
L 150 750 150 700 -1 4
L 100 750 100 700 -1 4
L 0 750 0 700 -1 4
L 50 750 50 700 -1 4
L -50 750 -50 700 -1 4
L -100 750 -100 700 -1 4
L -150 750 -150 700 -1 4
L -250 750 -250 700 -1 4
L -200 750 -200 700 -1 4
L -300 750 -300 700 -1 4
L -350 750 -350 700 -1 4
L -700 -900 750 -900 -1 4
L -750 -400 -700 -400 -1 4
M 800 -600 750 -600 -1 5
M 800 -500 750 -500 -1 5
L 800 100 750 100 -1 4
L 800 200 750 200 -1 4
L 750 400 350 400 -1 74
L 350 50 750 50 -1 74
L 350 400 350 50 -1 74
L -350 450 -700 450 -1 74
L -350 -50 -350 450 -1 74
L -700 -50 -350 -50 -1 74
T -693 400 0.00 0.00 41 0 0 0 0 4 32
SDIN
T -693 0 0.00 0.00 41 0 0 0 0 4 32
CCLK
T -693 100 0.00 0.00 41 0 0 0 0 8 32
PROGRAM*
T -693 200 0.00 0.00 41 0 0 0 0 8 32
M0/RTRIG
T -693 300 0.00 0.00 41 0 0 0 0 7 32
PWRDWN*
T 25 450 0.00 0.00 100 0 0 1 0 9 16
FIFO_CTRL
T 450 694 90.00 0.00 41 0 0 2 0 3 32
P78
T 400 694 90.00 0.00 41 0 0 2 0 3 32
P76
T 350 694 90.00 0.00 41 0 0 2 0 3 32
P75
T 300 694 90.00 0.00 41 0 0 2 0 3 32
P53
T 250 694 90.00 0.00 41 0 0 2 0 3 32
P52
T 200 694 90.00 0.00 41 0 0 2 0 3 32
P48
T 150 694 90.00 0.00 41 0 0 2 0 3 32
P46
T 100 694 90.00 0.00 41 0 0 2 0 3 32
P44
T 0 694 90.00 0.00 41 0 0 2 0 3 32
P36
T 50 694 90.00 0.00 41 0 0 2 0 3 32
P38
T -50 694 90.00 0.00 41 0 0 2 0 3 32
P34
T -100 694 90.00 0.00 41 0 0 2 0 3 32
P30
T -150 694 90.00 0.00 41 0 0 2 0 3 32
P28
T -250 694 90.00 0.00 41 0 0 2 0 3 32
P10
T -200 694 90.00 0.00 41 0 0 2 0 3 32
P11
T -300 694 90.00 0.00 41 0 0 2 0 2 32
P8
T -350 694 90.00 0.00 41 0 0 2 0 2 32
P7
T 744 -300 0.00 0.00 41 0 0 2 0 14 32
BWRITE_ENABLE*
T 744 -400 0.00 0.00 41 0 0 2 0 13 32
BREAD_ENABLE*
T -693 -800 0.00 0.00 41 0 0 0 0 10 32
BMEM_READ*
T -693 -700 0.00 0.00 41 0 0 0 0 11 32
BMEM_WRITE*
T -693 -600 0.00 0.00 41 0 0 0 0 14 32
BREAD_ADD_SEL*
T -693 -500 0.00 0.00 41 0 0 0 0 15 32
BWRITE_ADD_SEL*
T -693 -300 0.00 0.00 41 0 0 0 0 9 32
BXREG_RD*
T -693 -200 0.00 0.00 41 0 0 0 0 9 32
BXREG_WR*
T -693 -400 0.00 0.00 41 0 0 0 0 15 32
BXREG_ADD<1..0>
T 744 -600 0.00 0.00 41 0 0 2 0 15 32
BADD_OUT<19..0>
T 744 -500 0.00 0.00 41 0 0 2 0 9 32
BD<19..0>
T 744 300 0.00 0.00 41 0 0 2 0 9 32
M1/RDATA*
T 744 200 0.00 0.00 41 0 0 2 0 2 32
M2
T 744 100 0.00 0.00 41 0 0 2 0 5 32
SDOUT
T -693 -100 0.00 0.00 41 0 0 0 0 6 32
RESET*
P "FILE" "FIFO_CTRL.1020.95.1" -164 52 0.00 0.00 20 0 0 0 0 1 1 0 72
P "PART_TYPE" "3064PC84-125" -164 98 0.00 0.00 20 0 0 0 0 1 1 0 72
B
("BREAD_ENABLE*")
END
B
("BWRITE_ENABLE*")
END
B
("RDATA*")
END
B
("BMEM_READ*")
END
B
("BMEM_WRITE*")
END
B
("BREAD_ADD_SEL*")
END
B
("BWRITE_ADD_SEL*")
END
B
("BXREG_RD*")
END
B
("BXREG_WR*")
END
B
("RESET*")
END
B
("PROGRAM*")
END
B
("PWRDWN*")
END
