// Seed: 1205908325
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input logic id_7
);
  assign id_3 = id_2;
  logic id_8;
  type_14(
      id_0, 1, id_6
  );
endmodule
`default_nettype wire
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout id_12;
  inout id_11;
  input id_10;
  output id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  inout id_2;
  output id_1;
  logic id_13;
endmodule
