begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*===-- X86DisassemblerDecoderCommon.h - Disassembler decoder -----*- C -*-===*  *  *                     The LLVM Compiler Infrastructure  *  * This file is distributed under the University of Illinois Open Source  * License. See LICENSE.TXT for details.  *  *===----------------------------------------------------------------------===*  *  * This file is part of the X86 Disassembler.  * It contains common definitions used by both the disassembler and the table  *  generator.  * Documentation for the disassembler can be found in X86Disassembler.h.  *  *===----------------------------------------------------------------------===*/
end_comment

begin_comment
comment|/*  * This header file provides those definitions that need to be shared between  * the decoder and the table generator in a C-friendly manner.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|X86DISASSEMBLERDECODERCOMMON_H
end_ifndef

begin_define
define|#
directive|define
name|X86DISASSEMBLERDECODERCOMMON_H
end_define

begin_include
include|#
directive|include
file|"llvm/Support/DataTypes.h"
end_include

begin_define
define|#
directive|define
name|INSTRUCTIONS_SYM
value|x86DisassemblerInstrSpecifiers
end_define

begin_define
define|#
directive|define
name|CONTEXTS_SYM
value|x86DisassemblerContexts
end_define

begin_define
define|#
directive|define
name|ONEBYTE_SYM
value|x86DisassemblerOneByteOpcodes
end_define

begin_define
define|#
directive|define
name|TWOBYTE_SYM
value|x86DisassemblerTwoByteOpcodes
end_define

begin_define
define|#
directive|define
name|THREEBYTE38_SYM
value|x86DisassemblerThreeByte38Opcodes
end_define

begin_define
define|#
directive|define
name|THREEBYTE3A_SYM
value|x86DisassemblerThreeByte3AOpcodes
end_define

begin_define
define|#
directive|define
name|THREEBYTEA6_SYM
value|x86DisassemblerThreeByteA6Opcodes
end_define

begin_define
define|#
directive|define
name|THREEBYTEA7_SYM
value|x86DisassemblerThreeByteA7Opcodes
end_define

begin_define
define|#
directive|define
name|INSTRUCTIONS_STR
value|"x86DisassemblerInstrSpecifiers"
end_define

begin_define
define|#
directive|define
name|CONTEXTS_STR
value|"x86DisassemblerContexts"
end_define

begin_define
define|#
directive|define
name|ONEBYTE_STR
value|"x86DisassemblerOneByteOpcodes"
end_define

begin_define
define|#
directive|define
name|TWOBYTE_STR
value|"x86DisassemblerTwoByteOpcodes"
end_define

begin_define
define|#
directive|define
name|THREEBYTE38_STR
value|"x86DisassemblerThreeByte38Opcodes"
end_define

begin_define
define|#
directive|define
name|THREEBYTE3A_STR
value|"x86DisassemblerThreeByte3AOpcodes"
end_define

begin_define
define|#
directive|define
name|THREEBYTEA6_STR
value|"x86DisassemblerThreeByteA6Opcodes"
end_define

begin_define
define|#
directive|define
name|THREEBYTEA7_STR
value|"x86DisassemblerThreeByteA7Opcodes"
end_define

begin_comment
comment|/*  * Attributes of an instruction that must be known before the opcode can be  * processed correctly.  Most of these indicate the presence of particular  * prefixes, but ATTR_64BIT is simply an attribute of the decoding context.  */
end_comment

begin_define
define|#
directive|define
name|ATTRIBUTE_BITS
define|\
value|ENUM_ENTRY(ATTR_NONE,   0x00) \   ENUM_ENTRY(ATTR_64BIT,  0x01) \   ENUM_ENTRY(ATTR_XS,     0x02) \   ENUM_ENTRY(ATTR_XD,     0x04) \   ENUM_ENTRY(ATTR_REXW,   0x08) \   ENUM_ENTRY(ATTR_OPSIZE, 0x10) \   ENUM_ENTRY(ATTR_ADSIZE, 0x20) \   ENUM_ENTRY(ATTR_VEX,    0x40) \   ENUM_ENTRY(ATTR_VEXL,   0x80)
end_define

begin_define
define|#
directive|define
name|ENUM_ENTRY
parameter_list|(
name|n
parameter_list|,
name|v
parameter_list|)
value|n = v,
end_define

begin_enum
enum|enum
name|attributeBits
block|{
name|ATTRIBUTE_BITS
name|ATTR_max
block|}
enum|;
end_enum

begin_undef
undef|#
directive|undef
name|ENUM_ENTRY
end_undef

begin_comment
comment|/*  * Combinations of the above attributes that are relevant to instruction  * decode.  Although other combinations are possible, they can be reduced to  * these without affecting the ultimately decoded instruction.  */
end_comment

begin_comment
comment|/*           Class name           Rank  Rationale for rank assignment         */
end_comment

begin_define
define|#
directive|define
name|INSTRUCTION_CONTEXTS
define|\
value|ENUM_ENTRY(IC,                    0,  "says nothing about the instruction")  \   ENUM_ENTRY(IC_64BIT,              1,  "says the instruction applies in "     \                                         "64-bit mode but no more")             \   ENUM_ENTRY(IC_OPSIZE,             3,  "requires an OPSIZE prefix, so "       \                                         "operands change width")               \   ENUM_ENTRY(IC_ADSIZE,             3,  "requires an ADSIZE prefix, so "       \                                         "operands change width")               \   ENUM_ENTRY(IC_XD,                 2,  "may say something about the opcode "  \                                         "but not the operands")                \   ENUM_ENTRY(IC_XS,                 2,  "may say something about the opcode "  \                                         "but not the operands")                \   ENUM_ENTRY(IC_XD_OPSIZE,          3,  "requires an OPSIZE prefix, so "       \                                         "operands change width")               \   ENUM_ENTRY(IC_XS_OPSIZE,          3,  "requires an OPSIZE prefix, so "       \                                         "operands change width")               \   ENUM_ENTRY(IC_64BIT_REXW,         4,  "requires a REX.W prefix, so operands "\                                         "change width; overrides IC_OPSIZE")   \   ENUM_ENTRY(IC_64BIT_OPSIZE,       3,  "Just as meaningful as IC_OPSIZE")     \   ENUM_ENTRY(IC_64BIT_ADSIZE,       3,  "Just as meaningful as IC_ADSIZE")     \   ENUM_ENTRY(IC_64BIT_XD,           5,  "XD instructions are SSE; REX.W is "   \                                         "secondary")                           \   ENUM_ENTRY(IC_64BIT_XS,           5,  "Just as meaningful as IC_64BIT_XD")   \   ENUM_ENTRY(IC_64BIT_XD_OPSIZE,    3,  "Just as meaningful as IC_XD_OPSIZE")  \   ENUM_ENTRY(IC_64BIT_XS_OPSIZE,    3,  "Just as meaningful as IC_XS_OPSIZE")  \   ENUM_ENTRY(IC_64BIT_REXW_XS,      6,  "OPSIZE could mean a different "       \                                         "opcode")                              \   ENUM_ENTRY(IC_64BIT_REXW_XD,      6,  "Just as meaningful as "               \                                         "IC_64BIT_REXW_XS")                    \   ENUM_ENTRY(IC_64BIT_REXW_OPSIZE,  7,  "The Dynamic Duo!  Prefer over all "   \                                         "else because this changes most "      \                                         "operands' meaning")                   \   ENUM_ENTRY(IC_VEX,                1,  "requires a VEX prefix")               \   ENUM_ENTRY(IC_VEX_XS,             2,  "requires VEX and the XS prefix")      \   ENUM_ENTRY(IC_VEX_XD,             2,  "requires VEX and the XD prefix")      \   ENUM_ENTRY(IC_VEX_OPSIZE,         2,  "requires VEX and the OpSize prefix")  \   ENUM_ENTRY(IC_VEX_W,              3,  "requires VEX and the W prefix")       \   ENUM_ENTRY(IC_VEX_W_XS,           4,  "requires VEX, W, and XS prefix")      \   ENUM_ENTRY(IC_VEX_W_XD,           4,  "requires VEX, W, and XD prefix")      \   ENUM_ENTRY(IC_VEX_W_OPSIZE,       4,  "requires VEX, W, and OpSize")         \   ENUM_ENTRY(IC_VEX_L,              3,  "requires VEX and the L prefix")       \   ENUM_ENTRY(IC_VEX_L_XS,           4,  "requires VEX and the L and XS prefix")\   ENUM_ENTRY(IC_VEX_L_XD,           4,  "requires VEX and the L and XD prefix")\   ENUM_ENTRY(IC_VEX_L_OPSIZE,       4,  "requires VEX, L, and OpSize")         \   ENUM_ENTRY(IC_VEX_L_W_OPSIZE,     5,  "requires VEX, L, W and OpSize")
end_define

begin_define
define|#
directive|define
name|ENUM_ENTRY
parameter_list|(
name|n
parameter_list|,
name|r
parameter_list|,
name|d
parameter_list|)
value|n,
end_define

begin_typedef
typedef|typedef
enum|enum
block|{
name|INSTRUCTION_CONTEXTS
name|IC_max
block|}
name|InstructionContext
typedef|;
end_typedef

begin_undef
undef|#
directive|undef
name|ENUM_ENTRY
end_undef

begin_comment
comment|/*  * Opcode types, which determine which decode table to use, both in the Intel  * manual and also for the decoder.  */
end_comment

begin_typedef
typedef|typedef
enum|enum
block|{
name|ONEBYTE
init|=
literal|0
block|,
name|TWOBYTE
init|=
literal|1
block|,
name|THREEBYTE_38
init|=
literal|2
block|,
name|THREEBYTE_3A
init|=
literal|3
block|,
name|THREEBYTE_A6
init|=
literal|4
block|,
name|THREEBYTE_A7
init|=
literal|5
block|}
name|OpcodeType
typedef|;
end_typedef

begin_comment
comment|/*  * The following structs are used for the hierarchical decode table.  After  * determining the instruction's class (i.e., which IC_* constant applies to  * it), the decoder reads the opcode.  Some instructions require specific  * values of the ModR/M byte, so the ModR/M byte indexes into the final table.  *  * If a ModR/M byte is not required, "required" is left unset, and the values  * for each instructionID are identical.  */
end_comment

begin_typedef
typedef|typedef
name|uint16_t
name|InstrUID
typedef|;
end_typedef

begin_comment
comment|/*  * ModRMDecisionType - describes the type of ModR/M decision, allowing the  * consumer to determine the number of entries in it.  *  * MODRM_ONEENTRY - No matter what the value of the ModR/M byte is, the decoded  *                  instruction is the same.  * MODRM_SPLITRM  - If the ModR/M byte is between 0x00 and 0xbf, the opcode  *                  corresponds to one instruction; otherwise, it corresponds to  *                  a different instruction.  * MODRM_SPLITMISC- If the ModR/M byte is between 0x00 and 0xbf, ModR/M byte  *                  divided by 8 is used to select instruction; otherwise, each  *                  value of the ModR/M byte could correspond to a different  *                  instruction.  * MODRM_SPLITREG - ModR/M byte divided by 8 is used to select instruction. This                     corresponds to instructions that use reg field as opcode  * MODRM_FULL     - Potentially, each value of the ModR/M byte could correspond  *                  to a different instruction.  */
end_comment

begin_define
define|#
directive|define
name|MODRMTYPES
define|\
value|ENUM_ENTRY(MODRM_ONEENTRY)  \   ENUM_ENTRY(MODRM_SPLITRM)   \   ENUM_ENTRY(MODRM_SPLITMISC)  \   ENUM_ENTRY(MODRM_SPLITREG)  \   ENUM_ENTRY(MODRM_FULL)
end_define

begin_define
define|#
directive|define
name|ENUM_ENTRY
parameter_list|(
name|n
parameter_list|)
value|n,
end_define

begin_typedef
typedef|typedef
enum|enum
block|{
name|MODRMTYPES
name|MODRM_max
block|}
name|ModRMDecisionType
typedef|;
end_typedef

begin_undef
undef|#
directive|undef
name|ENUM_ENTRY
end_undef

begin_comment
comment|/*  * ModRMDecision - Specifies whether a ModR/M byte is needed and (if so) which  *  instruction each possible value of the ModR/M byte corresponds to.  Once  *  this information is known, we have narrowed down to a single instruction.  */
end_comment

begin_struct
struct|struct
name|ModRMDecision
block|{
name|uint8_t
name|modrm_type
decl_stmt|;
comment|/* The macro below must be defined wherever this file is included. */
name|INSTRUCTION_IDS
block|}
struct|;
end_struct

begin_comment
comment|/*  * OpcodeDecision - Specifies which set of ModR/M->instruction tables to look at  *   given a particular opcode.  */
end_comment

begin_struct
struct|struct
name|OpcodeDecision
block|{
name|struct
name|ModRMDecision
name|modRMDecisions
index|[
literal|256
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|/*  * ContextDecision - Specifies which opcode->instruction tables to look at given  *   a particular context (set of attributes).  Since there are many possible  *   contexts, the decoder first uses CONTEXTS_SYM to determine which context  *   applies given a specific set of attributes.  Hence there are only IC_max  *   entries in this table, rather than 2^(ATTR_max).  */
end_comment

begin_struct
struct|struct
name|ContextDecision
block|{
name|struct
name|OpcodeDecision
name|opcodeDecisions
index|[
name|IC_max
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|/*  * Physical encodings of instruction operands.  */
end_comment

begin_define
define|#
directive|define
name|ENCODINGS
define|\
value|ENUM_ENTRY(ENCODING_NONE,   "")                                              \   ENUM_ENTRY(ENCODING_REG,    "Register operand in ModR/M byte.")              \   ENUM_ENTRY(ENCODING_RM,     "R/M operand in ModR/M byte.")                   \   ENUM_ENTRY(ENCODING_VVVV,   "Register operand in VEX.vvvv byte.")            \   ENUM_ENTRY(ENCODING_CB,     "1-byte code offset (possible new CS value)")    \   ENUM_ENTRY(ENCODING_CW,     "2-byte")                                        \   ENUM_ENTRY(ENCODING_CD,     "4-byte")                                        \   ENUM_ENTRY(ENCODING_CP,     "6-byte")                                        \   ENUM_ENTRY(ENCODING_CO,     "8-byte")                                        \   ENUM_ENTRY(ENCODING_CT,     "10-byte")                                       \   ENUM_ENTRY(ENCODING_IB,     "1-byte immediate")                              \   ENUM_ENTRY(ENCODING_IW,     "2-byte")                                        \   ENUM_ENTRY(ENCODING_ID,     "4-byte")                                        \   ENUM_ENTRY(ENCODING_IO,     "8-byte")                                        \   ENUM_ENTRY(ENCODING_RB,     "(AL..DIL, R8L..R15L) Register code added to "   \                               "the opcode byte")                               \   ENUM_ENTRY(ENCODING_RW,     "(AX..DI, R8W..R15W)")                           \   ENUM_ENTRY(ENCODING_RD,     "(EAX..EDI, R8D..R15D)")                         \   ENUM_ENTRY(ENCODING_RO,     "(RAX..RDI, R8..R15)")                           \   ENUM_ENTRY(ENCODING_I,      "Position on floating-point stack added to the " \                               "opcode byte")                                   \                                                                                \   ENUM_ENTRY(ENCODING_Iv,     "Immediate of operand size")                     \   ENUM_ENTRY(ENCODING_Ia,     "Immediate of address size")                     \   ENUM_ENTRY(ENCODING_Rv,     "Register code of operand size added to the "    \                               "opcode byte")                                   \   ENUM_ENTRY(ENCODING_DUP,    "Duplicate of another operand; ID is encoded "   \                               "in type")
end_define

begin_define
define|#
directive|define
name|ENUM_ENTRY
parameter_list|(
name|n
parameter_list|,
name|d
parameter_list|)
value|n,
end_define

begin_typedef
typedef|typedef
enum|enum
block|{
name|ENCODINGS
name|ENCODING_max
block|}
name|OperandEncoding
typedef|;
end_typedef

begin_undef
undef|#
directive|undef
name|ENUM_ENTRY
end_undef

begin_comment
comment|/*  * Semantic interpretations of instruction operands.  */
end_comment

begin_define
define|#
directive|define
name|TYPES
define|\
value|ENUM_ENTRY(TYPE_NONE,       "")                                              \   ENUM_ENTRY(TYPE_REL8,       "1-byte immediate address")                      \   ENUM_ENTRY(TYPE_REL16,      "2-byte")                                        \   ENUM_ENTRY(TYPE_REL32,      "4-byte")                                        \   ENUM_ENTRY(TYPE_REL64,      "8-byte")                                        \   ENUM_ENTRY(TYPE_PTR1616,    "2+2-byte segment+offset address")               \   ENUM_ENTRY(TYPE_PTR1632,    "2+4-byte")                                      \   ENUM_ENTRY(TYPE_PTR1664,    "2+8-byte")                                      \   ENUM_ENTRY(TYPE_R8,         "1-byte register operand")                       \   ENUM_ENTRY(TYPE_R16,        "2-byte")                                        \   ENUM_ENTRY(TYPE_R32,        "4-byte")                                        \   ENUM_ENTRY(TYPE_R64,        "8-byte")                                        \   ENUM_ENTRY(TYPE_IMM8,       "1-byte immediate operand")                      \   ENUM_ENTRY(TYPE_IMM16,      "2-byte")                                        \   ENUM_ENTRY(TYPE_IMM32,      "4-byte")                                        \   ENUM_ENTRY(TYPE_IMM64,      "8-byte")                                        \   ENUM_ENTRY(TYPE_IMM3,       "1-byte immediate operand between 0 and 7")      \   ENUM_ENTRY(TYPE_IMM5,       "1-byte immediate operand between 0 and 31")     \   ENUM_ENTRY(TYPE_RM8,        "1-byte register or memory operand")             \   ENUM_ENTRY(TYPE_RM16,       "2-byte")                                        \   ENUM_ENTRY(TYPE_RM32,       "4-byte")                                        \   ENUM_ENTRY(TYPE_RM64,       "8-byte")                                        \   ENUM_ENTRY(TYPE_M,          "Memory operand")                                \   ENUM_ENTRY(TYPE_M8,         "1-byte")                                        \   ENUM_ENTRY(TYPE_M16,        "2-byte")                                        \   ENUM_ENTRY(TYPE_M32,        "4-byte")                                        \   ENUM_ENTRY(TYPE_M64,        "8-byte")                                        \   ENUM_ENTRY(TYPE_LEA,        "Effective address")                             \   ENUM_ENTRY(TYPE_M128,       "16-byte (SSE/SSE2)")                            \   ENUM_ENTRY(TYPE_M256,       "256-byte (AVX)")                                \   ENUM_ENTRY(TYPE_M1616,      "2+2-byte segment+offset address")               \   ENUM_ENTRY(TYPE_M1632,      "2+4-byte")                                      \   ENUM_ENTRY(TYPE_M1664,      "2+8-byte")                                      \   ENUM_ENTRY(TYPE_M16_32,     "2+4-byte two-part memory operand (LIDT, LGDT)") \   ENUM_ENTRY(TYPE_M16_16,     "2+2-byte (BOUND)")                              \   ENUM_ENTRY(TYPE_M32_32,     "4+4-byte (BOUND)")                              \   ENUM_ENTRY(TYPE_M16_64,     "2+8-byte (LIDT, LGDT)")                         \   ENUM_ENTRY(TYPE_MOFFS8,     "1-byte memory offset (relative to segment "     \                               "base)")                                         \   ENUM_ENTRY(TYPE_MOFFS16,    "2-byte")                                        \   ENUM_ENTRY(TYPE_MOFFS32,    "4-byte")                                        \   ENUM_ENTRY(TYPE_MOFFS64,    "8-byte")                                        \   ENUM_ENTRY(TYPE_SREG,       "Byte with single bit set: 0 = ES, 1 = CS, "     \                               "2 = SS, 3 = DS, 4 = FS, 5 = GS")                \   ENUM_ENTRY(TYPE_M32FP,      "32-bit IEE754 memory floating-point operand")   \   ENUM_ENTRY(TYPE_M64FP,      "64-bit")                                        \   ENUM_ENTRY(TYPE_M80FP,      "80-bit extended")                               \   ENUM_ENTRY(TYPE_M16INT,     "2-byte memory integer operand for use in "      \                               "floating-point instructions")                   \   ENUM_ENTRY(TYPE_M32INT,     "4-byte")                                        \   ENUM_ENTRY(TYPE_M64INT,     "8-byte")                                        \   ENUM_ENTRY(TYPE_ST,         "Position on the floating-point stack")          \   ENUM_ENTRY(TYPE_MM,         "MMX register operand")                          \   ENUM_ENTRY(TYPE_MM32,       "4-byte MMX register or memory operand")         \   ENUM_ENTRY(TYPE_MM64,       "8-byte")                                        \   ENUM_ENTRY(TYPE_XMM,        "XMM register operand")                          \   ENUM_ENTRY(TYPE_XMM32,      "4-byte XMM register or memory operand")         \   ENUM_ENTRY(TYPE_XMM64,      "8-byte")                                        \   ENUM_ENTRY(TYPE_XMM128,     "16-byte")                                       \   ENUM_ENTRY(TYPE_XMM256,     "32-byte")                                       \   ENUM_ENTRY(TYPE_XMM0,       "Implicit use of XMM0")                          \   ENUM_ENTRY(TYPE_SEGMENTREG, "Segment register operand")                      \   ENUM_ENTRY(TYPE_DEBUGREG,   "Debug register operand")                        \   ENUM_ENTRY(TYPE_CONTROLREG, "Control register operand")                      \                                                                                \   ENUM_ENTRY(TYPE_Mv,         "Memory operand of operand size")                \   ENUM_ENTRY(TYPE_Rv,         "Register operand of operand size")              \   ENUM_ENTRY(TYPE_IMMv,       "Immediate operand of operand size")             \   ENUM_ENTRY(TYPE_RELv,       "Immediate address of operand size")             \   ENUM_ENTRY(TYPE_DUP0,       "Duplicate of operand 0")                        \   ENUM_ENTRY(TYPE_DUP1,       "operand 1")                                     \   ENUM_ENTRY(TYPE_DUP2,       "operand 2")                                     \   ENUM_ENTRY(TYPE_DUP3,       "operand 3")                                     \   ENUM_ENTRY(TYPE_DUP4,       "operand 4")                                     \   ENUM_ENTRY(TYPE_M512,       "512-bit FPU/MMX/XMM/MXCSR state")
end_define

begin_define
define|#
directive|define
name|ENUM_ENTRY
parameter_list|(
name|n
parameter_list|,
name|d
parameter_list|)
value|n,
end_define

begin_typedef
typedef|typedef
enum|enum
block|{
name|TYPES
name|TYPE_max
block|}
name|OperandType
typedef|;
end_typedef

begin_undef
undef|#
directive|undef
name|ENUM_ENTRY
end_undef

begin_comment
comment|/*  * OperandSpecifier - The specification for how to extract and interpret one  *   operand.  */
end_comment

begin_struct
struct|struct
name|OperandSpecifier
block|{
name|uint8_t
name|encoding
decl_stmt|;
name|uint8_t
name|type
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|/*  * Indicates where the opcode modifier (if any) is to be found.  Extended  * opcodes with AddRegFrm have the opcode modifier in the ModR/M byte.  */
end_comment

begin_define
define|#
directive|define
name|MODIFIER_TYPES
define|\
value|ENUM_ENTRY(MODIFIER_NONE)   \   ENUM_ENTRY(MODIFIER_OPCODE) \   ENUM_ENTRY(MODIFIER_MODRM)
end_define

begin_define
define|#
directive|define
name|ENUM_ENTRY
parameter_list|(
name|n
parameter_list|)
value|n,
end_define

begin_typedef
typedef|typedef
enum|enum
block|{
name|MODIFIER_TYPES
name|MODIFIER_max
block|}
name|ModifierType
typedef|;
end_typedef

begin_undef
undef|#
directive|undef
name|ENUM_ENTRY
end_undef

begin_define
define|#
directive|define
name|X86_MAX_OPERANDS
value|5
end_define

begin_comment
comment|/*  * The specification for how to extract and interpret a full instruction and  * its operands.  */
end_comment

begin_struct
struct|struct
name|InstructionSpecifier
block|{
name|uint8_t
name|modifierType
decl_stmt|;
name|uint8_t
name|modifierBase
decl_stmt|;
comment|/* The macro below must be defined wherever this file is included. */
name|INSTRUCTION_SPECIFIER_FIELDS
block|}
struct|;
end_struct

begin_comment
comment|/*  * Decoding mode for the Intel disassembler.  16-bit, 32-bit, and 64-bit mode  * are supported, and represent real mode, IA-32e, and IA-32e in 64-bit mode,  * respectively.  */
end_comment

begin_typedef
typedef|typedef
enum|enum
block|{
name|MODE_16BIT
block|,
name|MODE_32BIT
block|,
name|MODE_64BIT
block|}
name|DisassemblerMode
typedef|;
end_typedef

begin_endif
endif|#
directive|endif
end_endif

end_unit

