{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508322524058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508322524058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 12:28:43 2017 " "Processing started: Wed Oct 18 12:28:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508322524058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508322524058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Labb4 -c Labb4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Labb4 -c Labb4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508322524058 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508322524532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/lab2/rw_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/lab2/rw_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RW_MEMORY-Behaviour " "Found design unit 1: RW_MEMORY-Behaviour" {  } { { "../Lab2/RW_MEMORY.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/RW_MEMORY.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525433 ""} { "Info" "ISGN_ENTITY_NAME" "1 RW_MEMORY " "Found entity 1: RW_MEMORY" {  } { { "../Lab2/RW_MEMORY.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/RW_MEMORY.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508322525433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/lab2/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/lab2/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-RTL " "Found design unit 1: ROM-RTL" {  } { { "../Lab2/ROM.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525453 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../Lab2/ROM.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508322525453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/lab2/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/lab2/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RTL " "Found design unit 1: RegisterFile-RTL" {  } { { "../Lab2/RegisterFile.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/RegisterFile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525454 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Lab2/RegisterFile.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/RegisterFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508322525454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/lab2/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/lab2/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-RTL " "Found design unit 1: Multiplexer-RTL" {  } { { "../Lab2/Multiplexer.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/Multiplexer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525454 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../Lab2/Multiplexer.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/Multiplexer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508322525454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/lab2/databuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/lab2/databuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataBuffer-RTL " "Found design unit 1: DataBuffer-RTL" {  } { { "../Lab2/DataBuffer.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/DataBuffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525473 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataBuffer " "Found entity 1: DataBuffer" {  } { { "../Lab2/DataBuffer.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/DataBuffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508322525473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/lab2/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/lab2/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../Lab2/ALU.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525478 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Lab2/ALU.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508322525478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525483 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508322525483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-Behaviour " "Found design unit 1: Controller-Behaviour" {  } { { "Controller.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525488 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508322525488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525492 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508322525492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller_tb-RTL " "Found design unit 1: Controller_tb-RTL" {  } { { "Controller_tb.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Controller_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525496 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller_tb " "Found entity 1: Controller_tb" {  } { { "Controller_tb.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Controller_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508322525496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508322525496 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "controller work sdsdsdsddadadafafafafdad.vhd(7) " "VHDL Primary Unit Declaration error at sdsdsdsddadadafafafafdad.vhd(7): primary unit \"controller\" already exists in library \"work\"" {  } { { "sdsdsdsddadadafafafafdad.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/sdsdsdsddadadafafafafdad.vhd" 7 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508322525500 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Controller Controller.vhd(7) " "HDL error at Controller.vhd(7): see declaration for object \"Controller\"" {  } { { "Controller.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Controller.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508322525500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdsdsdsddadadafafafafdad.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sdsdsdsddadadafafafafdad.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508322525501 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508322525655 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 18 12:28:45 2017 " "Processing ended: Wed Oct 18 12:28:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508322525655 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508322525655 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508322525655 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508322525655 ""}
