{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572266002326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572266002332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 13:33:22 2019 " "Processing started: Mon Oct 28 13:33:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572266002332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572266002332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_demo -c counter_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter_demo -c counter_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572266002333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572266003892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572266003892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/sync_counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/sync_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter-rtl " "Found design unit 1: sync_counter-rtl" {  } { { "../vhdl/sync_counter.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/sync_counter.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572266025454 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_counter " "Found entity 1: sync_counter" {  } { { "../vhdl/sync_counter.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/sync_counter.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572266025454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572266025454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/segment_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/segment_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_decoder-rtl " "Found design unit 1: segment_decoder-rtl" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/segment_decoder.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572266025464 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder " "Found entity 1: segment_decoder" {  } { { "../vhdl/segment_decoder.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/segment_decoder.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572266025464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572266025464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/ff_jk.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/ff_jk.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_jk-rtl " "Found design unit 1: ff_jk-rtl" {  } { { "../vhdl/ff_jk.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/ff_jk.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572266025471 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_jk " "Found entity 1: ff_jk" {  } { { "../vhdl/ff_jk.vhdl" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/ff_jk.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572266025471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572266025471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 enableGen " "Found entity 1: enableGen" {  } { { "../vhdl/enableGen.vqm" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/enableGen.vqm" 27 18 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572266025497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572266025497 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" counter_demo.vhd(5) " "VHDL syntax error at counter_demo.vhd(5) near text \"port\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "../vhdl/counter_demo.vhd" "" { Text "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572266025502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/fpga07/Desktop/FPGA-Labor/Versuch01/vhdl/counter_demo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572266025502 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "932 " "Peak virtual memory: 932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572266025815 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 28 13:33:45 2019 " "Processing ended: Mon Oct 28 13:33:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572266025815 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572266025815 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572266025815 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572266025815 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572266026134 ""}
