
*** Running vivado
    with args -log top_level_entity.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_level_entity.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level_entity.tcl -notrace
Command: synth_design -top top_level_entity -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1116.895 ; gain = 125.078 ; free physical = 6208 ; free virtual = 28328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/top_level_architecture.vhd:13]
INFO: [Synth 8-3491] module 'prescaler_entity' declared at '/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/prescaler_entity.vhd:12' bound to instance 'i_prescaler_entity' of component 'prescaler_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/top_level_architecture.vhd:138]
INFO: [Synth 8-638] synthesizing module 'prescaler_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/prescaler_architecture.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'prescaler_entity' (1#1) [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/prescaler_architecture.vhd:13]
INFO: [Synth 8-3491] module 'io_logic_entity' declared at '/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/io_logic_entity.vhd:12' bound to instance 'i_io_logic_entity' of component 'io_logic_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/top_level_architecture.vhd:143]
INFO: [Synth 8-638] synthesizing module 'io_logic_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/io_logic_architecture.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'io_logic_entity' (2#1) [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/io_logic_architecture.vhd:13]
INFO: [Synth 8-3491] module 'vga_control_entity' declared at '/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/vga_control_entity.vhd:12' bound to instance 'i_vga_control_entity' of component 'vga_control_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/top_level_architecture.vhd:151]
INFO: [Synth 8-638] synthesizing module 'vga_control_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/vga_control_architecture.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'vga_control_entity' (3#1) [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/vga_control_architecture.vhd:18]
INFO: [Synth 8-3491] module 'source_multiplexer_entity' declared at '/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/source_multiplex_entity.vhd:12' bound to instance 'i_source_multiplexer_entity' of component 'source_multiplexer_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/top_level_architecture.vhd:162]
INFO: [Synth 8-638] synthesizing module 'source_multiplexer_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/source_multiplex_architecture.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'source_multiplexer_entity' (4#1) [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/source_multiplex_architecture.vhd:15]
INFO: [Synth 8-3491] module 'patterngenerator_1_entity' declared at '/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/patterngenerator_1_entity.vhd:12' bound to instance 'i_patterngenerator_1_entity' of component 'patterngenerator_1_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/top_level_architecture.vhd:177]
INFO: [Synth 8-638] synthesizing module 'patterngenerator_1_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/patterngenerator_1_architecture.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'patterngenerator_1_entity' (5#1) [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/patterngenerator_1_architecture.vhd:14]
INFO: [Synth 8-3491] module 'patterngenerator_2_entity' declared at '/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/patterngenerator_2_entity.vhd:12' bound to instance 'i_patterngenerator_2_entity' of component 'patterngenerator_2_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/top_level_architecture.vhd:183]
INFO: [Synth 8-638] synthesizing module 'patterngenerator_2_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/patterngenerator_2_architecture.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'patterngenerator_2_entity' (6#1) [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/patterngenerator_2_architecture.vhd:14]
INFO: [Synth 8-3491] module 'memory_control_1_entity' declared at '/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/memory_control_1_entity.vhd:12' bound to instance 'i_memory_control_1_entity' of component 'memory_control_1_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/top_level_architecture.vhd:190]
INFO: [Synth 8-638] synthesizing module 'memory_control_1_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/memory_control_1_architecture.vhd:13]
INFO: [Synth 8-3491] module 'rom_mem1' declared at '/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/impl/vga_controller/vga_controller.runs/synth_1/.Xil/Vivado-30367-fedora/realtime/rom_mem1_stub.vhdl:5' bound to instance 'i_rom_mem1' of component 'rom_mem1' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/memory_control_1_architecture.vhd:33]
INFO: [Synth 8-638] synthesizing module 'rom_mem1' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/impl/vga_controller/vga_controller.runs/synth_1/.Xil/Vivado-30367-fedora/realtime/rom_mem1_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'memory_control_1_entity' (7#1) [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/memory_control_1_architecture.vhd:13]
INFO: [Synth 8-3491] module 'memory_control_2_entity' declared at '/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/memory_control_2_entity.vhd:12' bound to instance 'i_memory_control_2_entity' of component 'memory_control_2_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/top_level_architecture.vhd:198]
INFO: [Synth 8-638] synthesizing module 'memory_control_2_entity' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/memory_control_2_architecture.vhd:13]
INFO: [Synth 8-3491] module 'rom_mem2' declared at '/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/impl/vga_controller/vga_controller.runs/synth_1/.Xil/Vivado-30367-fedora/realtime/rom_mem2_stub.vhdl:5' bound to instance 'i_rom_mem2' of component 'rom_mem2' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/memory_control_2_architecture.vhd:32]
INFO: [Synth 8-638] synthesizing module 'rom_mem2' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/impl/vga_controller/vga_controller.runs/synth_1/.Xil/Vivado-30367-fedora/realtime/rom_mem2_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'memory_control_2_entity' (8#1) [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/memory_control_2_architecture.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'top_level_entity' (9#1) [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/top_level_architecture.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1161.332 ; gain = 169.516 ; free physical = 6136 ; free virtual = 28255
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1161.332 ; gain = 169.516 ; free physical = 6136 ; free virtual = 28255
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rom_mem1' instantiated as 'i_memory_control_1_entity/i_rom_mem1' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/memory_control_1_architecture.vhd:33]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rom_mem2' instantiated as 'i_memory_control_2_entity/i_rom_mem2' [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/vhdl/memory_control_2_architecture.vhd:32]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/impl/vga_controller/vga_controller.runs/synth_1/.Xil/Vivado-30367-fedora/dcp/rom_mem1_in_context.xdc] for cell 'i_memory_control_1_entity/i_rom_mem1'
Finished Parsing XDC File [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/impl/vga_controller/vga_controller.runs/synth_1/.Xil/Vivado-30367-fedora/dcp/rom_mem1_in_context.xdc] for cell 'i_memory_control_1_entity/i_rom_mem1'
Parsing XDC File [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/impl/vga_controller/vga_controller.runs/synth_1/.Xil/Vivado-30367-fedora/dcp_2/rom_mem2_in_context.xdc] for cell 'i_memory_control_2_entity/i_rom_mem2'
Finished Parsing XDC File [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/impl/vga_controller/vga_controller.runs/synth_1/.Xil/Vivado-30367-fedora/dcp_2/rom_mem2_in_context.xdc] for cell 'i_memory_control_2_entity/i_rom_mem2'
Parsing XDC File [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/impl/vga_controller/vga_controller.srcs/constrs_1/new/vga_controller_constrs.xdc]
Finished Parsing XDC File [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/impl/vga_controller/vga_controller.srcs/constrs_1/new/vga_controller_constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fedora/Dokumente/Schule/Fachhochschule/Semester_4/Chip_Design/Project_VGA_Controller/code/impl/vga_controller/vga_controller.srcs/constrs_1/new/vga_controller_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_entity_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_entity_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1491.848 ; gain = 0.000 ; free physical = 5903 ; free virtual = 28035
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_memory_control_1_entity/i_rom_mem1' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_memory_control_2_entity/i_rom_mem2' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5915 ; free virtual = 28048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5915 ; free virtual = 28048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5915 ; free virtual = 28048
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_25mhz" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_500hzen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_enctr_v_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_change" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5897 ; free virtual = 28031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 158   
	   4 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 5     
	  11 Input     12 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 149   
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module prescaler_entity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module io_logic_entity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module vga_control_entity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module source_multiplexer_entity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 5     
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 17    
Module patterngenerator_1_entity 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module patterngenerator_2_entity 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 151   
	   5 Input     12 Bit        Muxes := 5     
	  11 Input     12 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 121   
Module memory_control_1_entity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module memory_control_2_entity 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5893 ; free virtual = 28028
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i_io_logic_entity/s_500hzen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_vga_control_entity/s_enctr_v_sync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_memory_control_2_entity/s_change" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5894 ; free virtual = 28029
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5894 ; free virtual = 28029

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_2_entity/s_rgb_reg[0]' (FDCE) to 'i_patterngenerator_2_entity/s_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_1_entity/s_rgb_reg[0]' (FDCE) to 'i_patterngenerator_1_entity/s_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_2_entity/s_rgb_reg[1]' (FDCE) to 'i_patterngenerator_2_entity/s_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_1_entity/s_rgb_reg[1]' (FDCE) to 'i_patterngenerator_1_entity/s_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_2_entity/s_rgb_reg[2]' (FDCE) to 'i_patterngenerator_2_entity/s_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_1_entity/s_rgb_reg[2]' (FDCE) to 'i_patterngenerator_1_entity/s_rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_2_entity/s_rgb_reg[4]' (FDCE) to 'i_patterngenerator_2_entity/s_rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_1_entity/s_rgb_reg[4]' (FDCE) to 'i_patterngenerator_1_entity/s_rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_2_entity/s_rgb_reg[5]' (FDCE) to 'i_patterngenerator_2_entity/s_rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_1_entity/s_rgb_reg[5]' (FDCE) to 'i_patterngenerator_1_entity/s_rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_2_entity/s_rgb_reg[6]' (FDCE) to 'i_patterngenerator_2_entity/s_rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_1_entity/s_rgb_reg[6]' (FDCE) to 'i_patterngenerator_1_entity/s_rgb_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_2_entity/s_rgb_reg[8]' (FDCE) to 'i_patterngenerator_2_entity/s_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_1_entity/s_rgb_reg[8]' (FDCE) to 'i_patterngenerator_1_entity/s_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_2_entity/s_rgb_reg[9]' (FDCE) to 'i_patterngenerator_2_entity/s_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_1_entity/s_rgb_reg[9]' (FDCE) to 'i_patterngenerator_1_entity/s_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_2_entity/s_rgb_reg[10]' (FDCE) to 'i_patterngenerator_2_entity/s_rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_patterngenerator_1_entity/s_rgb_reg[10]' (FDCE) to 'i_patterngenerator_1_entity/s_rgb_reg[11]'
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_2_entity/s_rgb_reg[10]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_2_entity/s_rgb_reg[9]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_2_entity/s_rgb_reg[8]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_2_entity/s_rgb_reg[6]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_2_entity/s_rgb_reg[5]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_2_entity/s_rgb_reg[4]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_2_entity/s_rgb_reg[2]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_2_entity/s_rgb_reg[1]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_2_entity/s_rgb_reg[0]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_1_entity/s_rgb_reg[10]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_1_entity/s_rgb_reg[9]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_1_entity/s_rgb_reg[8]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_1_entity/s_rgb_reg[6]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_1_entity/s_rgb_reg[5]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_1_entity/s_rgb_reg[4]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_1_entity/s_rgb_reg[2]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_1_entity/s_rgb_reg[1]) is unused and will be removed from module top_level_entity.
WARNING: [Synth 8-3332] Sequential element (i_patterngenerator_1_entity/s_rgb_reg[0]) is unused and will be removed from module top_level_entity.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5948 ; free virtual = 28088
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5948 ; free virtual = 28088

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5915 ; free virtual = 28042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5893 ; free virtual = 28021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5884 ; free virtual = 28011
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5884 ; free virtual = 28011

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5884 ; free virtual = 28011
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5889 ; free virtual = 28013
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5889 ; free virtual = 28013
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5889 ; free virtual = 28013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5889 ; free virtual = 28013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5888 ; free virtual = 28013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5888 ; free virtual = 28013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |rom_mem1      |         1|
|2     |rom_mem2      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |rom_mem1_bbox |     1|
|2     |rom_mem2_bbox |     1|
|3     |BUFG          |     1|
|4     |CARRY4        |    99|
|5     |LUT1          |   247|
|6     |LUT2          |   166|
|7     |LUT3          |    19|
|8     |LUT4          |    42|
|9     |LUT5          |    29|
|10    |LUT6          |   220|
|11    |FDCE          |   234|
|12    |FDPE          |    10|
|13    |FDRE          |     1|
|14    |IBUF          |     9|
|15    |OBUF          |    14|
+------+--------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------+------+
|      |Instance                      |Module                    |Cells |
+------+------------------------------+--------------------------+------+
|1     |top                           |                          |  1115|
|2     |  i_patterngenerator_2_entity |patterngenerator_2_entity |     3|
|3     |  i_io_logic_entity           |io_logic_entity           |   113|
|4     |  i_memory_control_1_entity   |memory_control_1_entity   |   111|
|5     |  i_memory_control_2_entity   |memory_control_2_entity   |    75|
|6     |  i_patterngenerator_1_entity |patterngenerator_1_entity |     6|
|7     |  i_prescaler_entity          |prescaler_entity          |     6|
|8     |  i_source_multiplexer_entity |source_multiplexer_entity |   636|
|9     |  i_vga_control_entity        |vga_control_entity        |   141|
+------+------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5888 ; free virtual = 28013
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1491.848 ; gain = 82.438 ; free physical = 5887 ; free virtual = 28014
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1491.848 ; gain = 500.031 ; free physical = 5888 ; free virtual = 28015
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1517.027 ; gain = 450.715 ; free physical = 5879 ; free virtual = 28005
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1549.043 ; gain = 0.000 ; free physical = 5877 ; free virtual = 28004
INFO: [Common 17-206] Exiting Vivado at Fri May 25 04:43:32 2018...
