// Seed: 1249732490
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    output supply0 id_2
    , id_5,
    input tri0 id_3
);
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    output logic id_3,
    output supply1 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input wire id_7,
    input logic id_8,
    input tri1 id_9,
    output supply0 id_10,
    input logic id_11,
    input supply1 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input uwire id_15,
    output tri id_16,
    input wor id_17,
    input tri1 id_18,
    output wand id_19,
    output uwire id_20,
    input wor id_21,
    input tri0 id_22,
    output tri1 id_23,
    input wand id_24,
    input tri0 id_25,
    input tri0 id_26,
    input tri0 id_27,
    input wor id_28,
    input tri id_29,
    output tri0 id_30,
    input tri id_31,
    input supply1 id_32
);
  wire id_34;
  always @(posedge id_32) id_3 <= id_8;
  initial begin
    id_3 <= id_11;
  end
  wire id_35;
  module_0(
      id_4, id_16, id_5, id_32
  );
  wire id_36;
endmodule
