// Seed: 1502803893
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output wor id_2,
    output supply1 id_3
    , id_12,
    output supply0 id_4,
    input wor id_5,
    output wire id_6,
    input supply0 id_7,
    input tri id_8,
    input uwire id_9,
    output tri0 id_10
);
endmodule
module module_1 #(
    parameter id_1 = 32'd51
) (
    input  tri1  id_0,
    input  uwire _id_1,
    output wire  id_2
);
  assign id_2 = id_0;
  assign id_2 = -1;
  initial #1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_9 = 0;
  logic [id_1 : (  1  )] id_4;
  ;
endmodule
