
///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:40:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4857)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4858)
[EFX-0011 VERI-WARNING] port 'probe29' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:216)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5785)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4676)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4626)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:368)
[EFX-0011 VERI-WARNING] input port 'probe29[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5586)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5587)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0200 WARNING] Removing redundant signal : din[234]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4689)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4968)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4969)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1122)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1140)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 318 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 31s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2488, ed: 8201, lv: 7, pw: 5515.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s CPU user time : 54s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 54s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 65s CPU sys time : 0s MEM : 1240864KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 66s CPU sys time : 0s MEM : 1240864KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	2478
[EFX-0000 INFO] EFX_FF          : 	3026
[EFX-0000 INFO] EFX_RAM_5K      : 	470
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:42:01
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2268 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 817 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 24s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 380, ed: 1222, lv: 4, pw: 6490.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 27s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1730 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 37s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 1240876KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	139
[EFX-0000 INFO] EFX_LUT4        : 	2814
[EFX-0000 INFO] EFX_FF          : 	2843
[EFX-0000 INFO] EFX_RAM_5K      : 	471
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:49:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4857)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4858)
[EFX-0011 VERI-WARNING] port 'probe29' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:216)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5785)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4676)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4626)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:368)
[EFX-0011 VERI-WARNING] input port 'probe29[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5586)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5587)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0200 WARNING] Removing redundant signal : din[234]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4689)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4968)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4969)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1122)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1140)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 16s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 319 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 31s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2458, ed: 8010, lv: 7, pw: 5444.36
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s CPU user time : 55s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 56s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 66s CPU sys time : 0s MEM : 1241168KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 67s CPU sys time : 0s MEM : 1241168KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	2448
[EFX-0000 INFO] EFX_FF          : 	3026
[EFX-0000 INFO] EFX_RAM_5K      : 	470
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 10:51:04
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2268 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 842 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 23s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 23s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 362, ed: 1188, lv: 4, pw: 6438.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 27s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1724 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 37s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 1240972KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	139
[EFX-0000 INFO] EFX_LUT4        : 	2769
[EFX-0000 INFO] EFX_FF          : 	2837
[EFX-0000 INFO] EFX_RAM_5K      : 	471
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:05:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4857)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4858)
[EFX-0011 VERI-WARNING] port 'probe29' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:216)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5785)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4676)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4626)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:368)
[EFX-0011 VERI-WARNING] input port 'probe29[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5586)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5587)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0200 WARNING] Removing redundant signal : din[234]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4689)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4968)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4969)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1122)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1140)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 322 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 32s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 32s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2466, ed: 8058, lv: 7, pw: 5482.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s CPU user time : 57s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 58s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 69s CPU sys time : 0s MEM : 2483628KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 69s CPU sys time : 0s MEM : 2483628KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	2456
[EFX-0000 INFO] EFX_FF          : 	3026
[EFX-0000 INFO] EFX_RAM_5K      : 	470
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:06:49
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:36)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2268 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 787 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s CPU user time : 25s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 378, ed: 1217, lv: 4, pw: 6449.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 30s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1718 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 40s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 41s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	139
[EFX-0000 INFO] EFX_LUT4        : 	2791
[EFX-0000 INFO] EFX_FF          : 	2828
[EFX-0000 INFO] EFX_RAM_5K      : 	471
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:13:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4857)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4858)
[EFX-0011 VERI-WARNING] port 'probe29' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:216)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5785)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4676)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4626)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:368)
[EFX-0011 VERI-WARNING] input port 'probe29[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5586)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5587)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0200 WARNING] Removing redundant signal : din[234]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4689)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4968)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4969)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1122)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1140)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 2s CPU user time : 12s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 3s CPU user time : 15s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 18s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 19s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 320 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 33s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2430, ed: 7951, lv: 7, pw: 5402.95
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s CPU user time : 57s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 57s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 68s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 68s CPU sys time : 0s MEM : 2483596KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	2421
[EFX-0000 INFO] EFX_FF          : 	3026
[EFX-0000 INFO] EFX_RAM_5K      : 	470
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 11:15:03
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:36)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:27) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2268 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 820 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 23s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 24s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 367, ed: 1186, lv: 4, pw: 6404.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 27s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 27s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1718 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 37s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 37s CPU sys time : 0s MEM : 2483596KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	139
[EFX-0000 INFO] EFX_LUT4        : 	2743
[EFX-0000 INFO] EFX_FF          : 	2831
[EFX-0000 INFO] EFX_RAM_5K      : 	471
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:05:12
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:33:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4857)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4858)
[EFX-0011 VERI-WARNING] port 'probe29' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:216)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5785)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4676)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4626)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:368)
[EFX-0011 VERI-WARNING] input port 'probe29[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5586)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5587)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:514)
[EFX-0200 WARNING] Removing redundant signal : din[234]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4689)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4968)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4969)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1122)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1140)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3552)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:167)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011101,PIPE=1)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101011,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101010,DATA_DEPTH=8192)" end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 321 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 32s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 33s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2452, ed: 7841, lv: 7, pw: 5365.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s CPU user time : 57s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 57s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1929 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1117 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 68s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 68s CPU sys time : 0s MEM : 1233996KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	110
[EFX-0000 INFO] EFX_LUT4        : 	2444
[EFX-0000 INFO] EFX_FF          : 	3026
[EFX-0000 INFO] EFX_RAM_5K      : 	470
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:34:30
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 12s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2270 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 711 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s CPU user time : 25s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 408, ed: 1345, lv: 4, pw: 6565.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 30s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1797 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1113 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 40s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 40s CPU sys time : 0s MEM : 1233996KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	139
[EFX-0000 INFO] EFX_LUT4        : 	2827
[EFX-0000 INFO] EFX_FF          : 	2910
[EFX-0000 INFO] EFX_RAM_5K      : 	471
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:58:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4503)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4861)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4862)
[EFX-0011 VERI-WARNING] port 'probe30' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:220)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:593)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:294)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5584)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b011110,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5789)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011101011,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4938)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101100,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4680)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4630)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101100,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:503)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:518)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:372)
[EFX-0011 VERI-WARNING] input port 'probe30[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5590)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5591)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5801)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:518)
[EFX-0200 WARNING] Removing redundant signal : din[235]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4693)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4972)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4973)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1126)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1128)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1133)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3556)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:170)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011110,PIPE=1)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101100,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101100,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101100,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101100,ADDR_WIDTH=13)" end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101011,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011101011,DATA_DEPTH=8192)" end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 17s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1940 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1120 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 333 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 32s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 32s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2477, ed: 8003, lv: 7, pw: 5479.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s CPU user time : 57s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 57s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 1940 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1120 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 68s CPU sys time : 0s MEM : 2569836KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 69s CPU sys time : 0s MEM : 2569836KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	2468
[EFX-0000 INFO] EFX_FF          : 	3040
[EFX-0000 INFO] EFX_RAM_5K      : 	472
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 27, 2024 12:59:59
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:37)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$1' (32 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0657 WARNING] Mapping into logic memory block 'wsinterface/led_reg__D$2' (64 bits) (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28) because size is too small (<=64)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 150 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 10s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2281 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1116 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 671 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s CPU user time : 25s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 25s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 408, ed: 1348, lv: 4, pw: 6603.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 29s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1808 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1116 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 40s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 41s CPU sys time : 0s MEM : 2569864KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	141
[EFX-0000 INFO] EFX_LUT4        : 	2846
[EFX-0000 INFO] EFX_FF          : 	2918
[EFX-0000 INFO] EFX_RAM_5K      : 	473
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 10:12:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4870)
[EFX-0011 VERI-WARNING] port 'probe32' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:228)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:601)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:302)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0101000100,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4946)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4688)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4638)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:511)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:526)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:380)
[EFX-0011 VERI-WARNING] input port 'probe32[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5598)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5599)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5809)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:526)
[EFX-0200 WARNING] Removing redundant signal : din[324]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4701)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4980)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4981)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1134)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1141)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101000100,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101000100,DATA_DEPTH=8192)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2569 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1305 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 340 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 21s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3036, ed: 9820, lv: 8, pw: 6873.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 31s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 31s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2569 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1305 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s CPU user time : 44s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 45s CPU sys time : 0s MEM : 2394084KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3027
[EFX-0000 INFO] EFX_FF          : 	3854
[EFX-0000 INFO] EFX_RAM_5K      : 	650
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 10:13:28
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 4s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1301 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1629 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 18s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 386, ed: 1240, lv: 4, pw: 7633.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 19s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1914 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1301 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 30s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 31s CPU sys time : 0s MEM : 2394084KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	141
[EFX-0000 INFO] EFX_LUT4        : 	3347
[EFX-0000 INFO] EFX_FF          : 	3209
[EFX-0000 INFO] EFX_RAM_5K      : 	675
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 12:36:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/kaush/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4869)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4870)
[EFX-0011 VERI-WARNING] port 'probe32' remains unconnected for this instance (VERI-1927) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:228)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:601)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:302)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5592)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100000,PIPE=1)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5797)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0101000100,DATA_DEPTH=8192)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4946)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4688)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4638)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13,RAM_INIT_FILE="")' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:511)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:526)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:380)
[EFX-0011 VERI-WARNING] input port 'probe32[0]' remains unconnected for this instance (VDB-1053) (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/kaush/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5598)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5599)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:5809)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:526)
[EFX-0200 WARNING] Removing redundant signal : din[324]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4701)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4980)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:4981)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1134)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1136)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1137)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1141)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:3564)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/work_dbg/debug_top.v:176)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=13,CELL_ADDR_WIDTH=14)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13,RAM_INIT_FILE="")" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0101000101,ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101000100,DATA_DEPTH=8192)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0101000100,DATA_DEPTH=8192)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 136 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2569 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1305 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 341 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 20s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3042, ed: 9820, lv: 7, pw: 6923.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s CPU user time : 29s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2569 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1305 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 42s CPU sys time : 0s MEM : 1490792KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 43s CPU sys time : 0s MEM : 1490792KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	113
[EFX-0000 INFO] EFX_LUT4        : 	3034
[EFX-0000 INFO] EFX_FF          : 	3854
[EFX-0000 INFO] EFX_RAM_5K      : 	650
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 30, 2024 12:37:27
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/kaush/Desktop/Efinity/WS2812_Protocol/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1301 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1407 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 399, ed: 1298, lv: 4, pw: 7689.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 17s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1938 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1301 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1490944KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	141
[EFX-0000 INFO] EFX_LUT4        : 	3369
[EFX-0000 INFO] EFX_FF          : 	3233
[EFX-0000 INFO] EFX_RAM_5K      : 	675
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:56:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 496 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2276, ed: 7444, lv: 7, pw: 4131.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 1336456KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 39s CPU sys time : 0s MEM : 1336456KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2243
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:57:00
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1336492KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:57:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104492KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104492KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 104876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 109484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 109484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 109484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 109484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 109484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 109484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 109484KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 121360KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 121488KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 121488KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 121488KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 121488KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 20s CPU sys time : 0s MEM : 148716KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 148716KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2252, ed: 7245, lv: 8, pw: 4047.79
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 31s CPU sys time : 0s MEM : 160424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 32s CPU sys time : 0s MEM : 160552KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:58:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104376KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104376KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104632KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104760KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 109496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 109496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 109496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 109496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 121364KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 121364KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 121492KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 121492KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 121492KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 486 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 148548KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 148548KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2292, ed: 7415, lv: 7, pw: 4162.93
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s CPU user time : 30s CPU sys time : 0s MEM : 160900KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 161028KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 12:59:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104488KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104488KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104872KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104872KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 104872KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109480KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 121380KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 121508KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 121508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 121508KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 121636KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 470 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 148904KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 148904KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2305, ed: 7433, lv: 7, pw: 4169.18
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 160736KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 160864KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 176352KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 176352KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2265
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 13:00:34
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1103 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 12s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 375, ed: 1183, lv: 4, pw: 5418.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1004 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 21s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 203636KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2619
[EFX-0000 INFO] EFX_FF          : 	2286
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 13:02:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104420KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104420KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104676KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104804KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104804KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104804KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 109540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 109540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 109540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 109540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 109540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 121368KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 121368KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 121368KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 121368KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 121368KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 486 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 16s CPU sys time : 0s MEM : 148428KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 16s CPU sys time : 0s MEM : 148428KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2326, ed: 7468, lv: 7, pw: 4221.16
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 160752KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 28s CPU sys time : 0s MEM : 160880KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 176240KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 176240KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2295
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 13:03:23
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1132 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 363, ed: 1164, lv: 5, pw: 5435.53
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1004 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 21s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 203704KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2628
[EFX-0000 INFO] EFX_FF          : 	2281
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 13:53:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 103780KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 103908KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104164KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 104292KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 109028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 109028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 109028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 109028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 109028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 109028KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 120848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 120848KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 120976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 120976KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 120976KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 484 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 148008KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 148008KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2269, ed: 7293, lv: 7, pw: 4118.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s CPU user time : 32s CPU sys time : 0s MEM : 159952KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 32s CPU sys time : 0s MEM : 160080KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 43s CPU sys time : 0s MEM : 175440KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 43s CPU sys time : 0s MEM : 175440KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2238
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 13:53:59
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 131268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1127 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 13s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 378, ed: 1223, lv: 4, pw: 5412.53
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 15s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1004 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 23s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 203072KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2588
[EFX-0000 INFO] EFX_FF          : 	2281
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 14:00:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 487 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2286, ed: 7421, lv: 7, pw: 4157.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 1282128KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 39s CPU sys time : 0s MEM : 1282128KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2256
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 14:01:38
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1130 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 12s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 377, ed: 1207, lv: 4, pw: 5417.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1004 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 21s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1282440KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	209
[EFX-0000 INFO] EFX_LUT4        : 	2606
[EFX-0000 INFO] EFX_FF          : 	2281
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 14:35:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 496 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 17s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 17s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2276, ed: 7390, lv: 7, pw: 4113.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 29s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 29s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 40s CPU sys time : 0s MEM : 1914456KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 40s CPU sys time : 0s MEM : 1914456KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2247
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 14:36:30
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1060 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s CPU user time : 14s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 397, ed: 1290, lv: 4, pw: 5480.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 16s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1039 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 23s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 23s CPU sys time : 0s MEM : 1914444KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2618
[EFX-0000 INFO] EFX_FF          : 	2304
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:02:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 470 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2300, ed: 7431, lv: 7, pw: 4133.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s CPU user time : 30s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 41s CPU sys time : 0s MEM : 2425504KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 41s CPU sys time : 0s MEM : 2425504KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2270
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:03:02
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1064 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 13s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 387, ed: 1240, lv: 5, pw: 5497.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 15s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1039 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 22s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 2425464KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2631
[EFX-0000 INFO] EFX_FF          : 	2316
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:16:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 486 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 158144KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2279, ed: 7469, lv: 7, pw: 4131.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s CPU user time : 30s CPU sys time : 0s MEM : 160500KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 160628KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 40s CPU sys time : 0s MEM : 161396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 41s CPU sys time : 0s MEM : 161396KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2247
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:17:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1066 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s CPU user time : 14s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 398, ed: 1298, lv: 4, pw: 5483.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 15s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1039 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 23s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 203408KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2616
[EFX-0000 INFO] EFX_FF          : 	2310
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:37:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 16s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2269, ed: 7406, lv: 7, pw: 4171.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 39s CPU sys time : 0s MEM : 1367848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 1367848KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2237
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:38:29
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1034 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 398, ed: 1278, lv: 4, pw: 5471.23
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1039 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 1367920KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2612
[EFX-0000 INFO] EFX_FF          : 	2316
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:45:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2294, ed: 7461, lv: 7, pw: 4194.64
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 28s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 2541812KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 2541812KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2265
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 15:46:15
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1135 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 370, ed: 1156, lv: 5, pw: 5413.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1004 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2541776KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2606
[EFX-0000 INFO] EFX_FF          : 	2281
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:03:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 486 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2290, ed: 7456, lv: 7, pw: 4192.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 39s CPU sys time : 0s MEM : 2387544KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 2387544KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2254
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:03:52
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1127 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 12s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 374, ed: 1222, lv: 4, pw: 5413.32
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1004 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 21s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2387536KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	210
[EFX-0000 INFO] EFX_LUT4        : 	2600
[EFX-0000 INFO] EFX_FF          : 	2281
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:16:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2301, ed: 7426, lv: 7, pw: 4197.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 3261084KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 39s CPU sys time : 0s MEM : 3261084KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2272
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:17:36
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1134 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 12s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 388, ed: 1232, lv: 4, pw: 5436.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1004 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 21s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 3261116KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2629
[EFX-0000 INFO] EFX_FF          : 	2281
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:21:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 471 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 157848KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2248, ed: 7271, lv: 8, pw: 4097.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 159716KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 159844KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 161124KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 39s CPU sys time : 0s MEM : 161124KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2216
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:21:40
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157792KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1119 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 361, ed: 1146, lv: 5, pw: 5368.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1008 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 203240KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2552
[EFX-0000 INFO] EFX_FF          : 	2285
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:40:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2272, ed: 7414, lv: 7, pw: 4139.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 39s CPU sys time : 0s MEM : 1380116KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 1380116KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2244
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:41:06
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1168 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 13s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 1145, lv: 5, pw: 5388.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1008 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 22s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 1380264KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2575
[EFX-0000 INFO] EFX_FF          : 	2283
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:48:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2288, ed: 7351, lv: 7, pw: 4170.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 29s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 29s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 39s CPU sys time : 0s MEM : 2574692KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 40s CPU sys time : 0s MEM : 2574692KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2255
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 16:48:50
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1172 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 13s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1145, lv: 5, pw: 5412.16
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1008 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 21s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 2574608KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2584
[EFX-0000 INFO] EFX_FF          : 	2285
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 17:54:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 13s CPU user time : 17s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2293, ed: 7382, lv: 7, pw: 4215.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 29s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 29s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 40s CPU sys time : 0s MEM : 1379892KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 40s CPU sys time : 0s MEM : 1379892KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2263
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 17:54:50
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1165 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 13s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 360, ed: 1163, lv: 5, pw: 5427.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1008 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 1380020KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2598
[EFX-0000 INFO] EFX_FF          : 	2285
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:07:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 487 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 17s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2325, ed: 7541, lv: 7, pw: 4190.57
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 29s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 29s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 1782824KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 40s CPU sys time : 0s MEM : 1782824KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2294
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:08:34
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1163 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 367, ed: 1160, lv: 5, pw: 5457.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1008 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1782908KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	209
[EFX-0000 INFO] EFX_LUT4        : 	2635
[EFX-0000 INFO] EFX_FF          : 	2285
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:19:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2279, ed: 7480, lv: 7, pw: 4214.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 27s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 38s CPU sys time : 0s MEM : 2493928KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 2493928KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2250
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:20:03
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1164 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 361, ed: 1139, lv: 5, pw: 5398.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1008 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 21s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2493880KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2583
[EFX-0000 INFO] EFX_FF          : 	2285
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:22:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 157980KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2302, ed: 7407, lv: 7, pw: 4145.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 160228KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 160356KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 161380KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 161380KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2272
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:22:54
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 157908KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1173 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 12s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 361, ed: 1146, lv: 5, pw: 5425.68
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1008 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 21s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 203128KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2604
[EFX-0000 INFO] EFX_FF          : 	2284
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:26:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 484 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 16s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2274, ed: 7363, lv: 7, pw: 4125.49
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 38s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 1463496KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2245
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 18:27:26
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1110 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 378, ed: 1215, lv: 4, pw: 5400.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1004 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1463496KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2595
[EFX-0000 INFO] EFX_FF          : 	2281
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 19:07:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 487 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 16s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2293, ed: 7367, lv: 7, pw: 4129.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 38s CPU sys time : 0s MEM : 2478192KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 2478192KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2263
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 13, 2024 19:08:10
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1149 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 14s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 364, ed: 1152, lv: 5, pw: 5396.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 15s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 997 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 23s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 2478196KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2599
[EFX-0000 INFO] EFX_FF          : 	2274
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:05:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 470 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2291, ed: 7391, lv: 7, pw: 4183.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 1380156KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 1380156KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2259
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:06:18
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1147 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 368, ed: 1151, lv: 5, pw: 5400.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1003 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 22s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 1380120KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2594
[EFX-0000 INFO] EFX_FF          : 	2280
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:33:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 470 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 17s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 17s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2304, ed: 7423, lv: 7, pw: 4195.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 39s CPU sys time : 0s MEM : 1524752KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 1524752KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2273
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:34:40
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1114 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 12s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 374, ed: 1200, lv: 4, pw: 5445.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1011 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 21s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1525072KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2621
[EFX-0000 INFO] EFX_FF          : 	2288
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:36:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 486 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2276, ed: 7390, lv: 7, pw: 4175.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 1501476KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 1501476KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2247
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:37:05
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1115 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 359, ed: 1152, lv: 5, pw: 5406.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1011 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1501408KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2579
[EFX-0000 INFO] EFX_FF          : 	2288
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:42:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 158620KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2318, ed: 7448, lv: 7, pw: 4209.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 160056KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 160184KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 38s CPU sys time : 0s MEM : 175544KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 175544KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2288
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:42:55
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 158516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1123 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 382, ed: 1242, lv: 4, pw: 5475.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1011 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 203384KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2646
[EFX-0000 INFO] EFX_FF          : 	2291
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 09:59:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 469 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2240, ed: 7253, lv: 8, pw: 4049.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 38s CPU sys time : 0s MEM : 1474056KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 1474056KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2212
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:00:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1114 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1166, lv: 5, pw: 5371.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1011 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 21s CPU sys time : 0s MEM : 1474000KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2557
[EFX-0000 INFO] EFX_FF          : 	2288
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:02:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 486 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 18s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2293, ed: 7407, lv: 7, pw: 4176.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 30s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 41s CPU sys time : 0s MEM : 2356840KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 41s CPU sys time : 0s MEM : 2356840KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2248
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:03:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1147 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 12s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 375, ed: 1229, lv: 4, pw: 5439.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1015 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 21s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 2356868KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2600
[EFX-0000 INFO] EFX_FF          : 	2297
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:18:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2269, ed: 7457, lv: 7, pw: 4183.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 39s CPU sys time : 0s MEM : 2172004KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 2172004KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2236
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:19:17
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1156 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 365, ed: 1152, lv: 5, pw: 5398.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1015 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2172008KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2572
[EFX-0000 INFO] EFX_FF          : 	2294
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:29:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 484 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2276, ed: 7414, lv: 7, pw: 4131.79
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 38s CPU sys time : 0s MEM : 2292148KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 2292148KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2244
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:30:06
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1161 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 372, ed: 1206, lv: 4, pw: 5412.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1015 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2292192KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2584
[EFX-0000 INFO] EFX_FF          : 	2292
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:36:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 485 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2273, ed: 7465, lv: 7, pw: 4188.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 39s CPU sys time : 0s MEM : 3325796KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 3325796KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2242
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 10:37:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1168 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 13s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 361, ed: 1147, lv: 5, pw: 5401.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1015 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 22s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 3093588KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2575
[EFX-0000 INFO] EFX_FF          : 	2286
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 11:52:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 484 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2287, ed: 7412, lv: 7, pw: 4131.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 39s CPU sys time : 0s MEM : 1432192KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 1432192KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2258
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 11:53:07
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1170 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 365, ed: 1151, lv: 5, pw: 5408.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1008 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 21s CPU sys time : 0s MEM : 1432284KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2593
[EFX-0000 INFO] EFX_FF          : 	2285
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:00:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2254, ed: 7328, lv: 8, pw: 4101.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 38s CPU sys time : 0s MEM : 2610748KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 2610748KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2226
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:01:09
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1154 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 368, ed: 1177, lv: 5, pw: 5402.33
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1015 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2610868KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2572
[EFX-0000 INFO] EFX_FF          : 	2292
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:10:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 484 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 16s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2261, ed: 7282, lv: 8, pw: 4075.55
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 38s CPU sys time : 0s MEM : 2105684KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 2105684KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2233
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:11:18
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1097 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 12s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 375, ed: 1196, lv: 5, pw: 5422.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1015 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 21s CPU sys time : 0s MEM : 2105636KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2585
[EFX-0000 INFO] EFX_FF          : 	2292
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:15:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 484 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 16s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2275, ed: 7320, lv: 7, pw: 4130.68
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 38s CPU sys time : 0s MEM : 2128184KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 2128184KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2244
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:15:44
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1114 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 12s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 378, ed: 1239, lv: 4, pw: 5433.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1018 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 21s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2128320KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2595
[EFX-0000 INFO] EFX_FF          : 	2298
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:22:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 484 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 11s CPU user time : 17s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2244, ed: 7239, lv: 8, pw: 4116.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 2817396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 2817396KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2215
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:22:52
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1069 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 382, ed: 1191, lv: 5, pw: 5412.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 14s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1032 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 22s CPU sys time : 0s MEM : 2817360KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2576
[EFX-0000 INFO] EFX_FF          : 	2309
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:38:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 488 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2285, ed: 7438, lv: 7, pw: 4207.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 1366280KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 39s CPU sys time : 0s MEM : 1366280KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2254
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:39:09
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1095 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 9s CPU user time : 13s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 375, ed: 1209, lv: 4, pw: 5421.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 14s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1004 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 22s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 1366212KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2607
[EFX-0000 INFO] EFX_FF          : 	2281
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:42:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 483 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2291, ed: 7401, lv: 7, pw: 4188.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 39s CPU sys time : 0s MEM : 2283044KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 2283044KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2263
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 12:43:34
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1089 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 12s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 373, ed: 1180, lv: 5, pw: 5434.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1011 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 21s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2283160KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2610
[EFX-0000 INFO] EFX_FF          : 	2288
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 15:01:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 487 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2271, ed: 7389, lv: 8, pw: 4115.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 28s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 39s CPU sys time : 0s MEM : 1333264KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 1333264KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2242
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 15:02:36
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[0]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[2]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[3]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[12]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[13]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[14]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[15]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[16]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[17]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[18]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (data_depth[19]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 116 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1307 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1155 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 13s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 377, ed: 1232, lv: 4, pw: 5438.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 15s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 15s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1277 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk' with 1008 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 22s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 1333708KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	2599
[EFX-0000 INFO] EFX_FF          : 	2285
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:26:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 484 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2269, ed: 7440, lv: 7, pw: 4173.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 30s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 40s CPU sys time : 0s MEM : 1377912KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 41s CPU sys time : 0s MEM : 1377912KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2240
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:27:04
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:27:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 470 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2253, ed: 7345, lv: 8, pw: 4127.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s CPU user time : 33s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 33s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 44s CPU sys time : 0s MEM : 1378092KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 44s CPU sys time : 0s MEM : 1378092KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2225
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:28:06
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:29:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4476)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4834)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4835)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0011 VERI-WARNING] port 'probe2' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:193)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:267)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5557)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011011)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4603)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_2' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:566)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5762)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4911)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01010)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4653)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:476)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:345)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0011 VERI-WARNING] input port 'probe2[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:171)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5563)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5564)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5774)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0200 WARNING] Removing redundant signal : din[91]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4666)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4945)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4946)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1099)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1101)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1102)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1106)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1117)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3529)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:124)
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la1' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011011)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_2" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 260 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 487 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 17s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2236, ed: 7227, lv: 8, pw: 4055.16
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 28s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 28s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 850 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la1_clk' with 186 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s CPU user time : 39s CPU sys time : 0s MEM : 1378572KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 1378572KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	181
[EFX-0000 INFO] EFX_LUT4        : 	2206
[EFX-0000 INFO] EFX_FF          : 	2287
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:29:47
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:33:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 249 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1490, ed: 4716, lv: 7, pw: 2958.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 24s CPU sys time : 0s MEM : 1393624KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1393624KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1468
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:33:54
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1215 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 915 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 11s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 459, ed: 1464, lv: 5, pw: 4085.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 19s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1393644KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	1914
[EFX-0000 INFO] EFX_FF          : 	1800
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:34:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 247 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1475, ed: 4779, lv: 7, pw: 2982.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 17s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 24s CPU sys time : 0s MEM : 1262700KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1262700KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1458
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:35:22
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1215 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 916 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 463, ed: 1487, lv: 5, pw: 4098.75
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 13s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 19s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1263732KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	1915
[EFX-0000 INFO] EFX_FF          : 	1804
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:48:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 246 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 13s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1262068KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1463, ed: 4626, lv: 7, pw: 2917.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 19s CPU sys time : 1s MEM : 1262068KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 19s CPU sys time : 1s MEM : 1262068KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 26s CPU sys time : 1s MEM : 1262068KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 26s CPU sys time : 1s MEM : 1262068KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1435
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 17:48:44
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1215 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 911 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 468, ed: 1515, lv: 5, pw: 4085.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 12s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 19s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1263188KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	1896
[EFX-0000 INFO] EFX_FF          : 	1809
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 18:27:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 102384KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 102384KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 102640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 102640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 102640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 102640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 102640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 102640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 102640KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 102768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 103024KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 103024KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 103024KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 103152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 103152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 115240KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 115240KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 115240KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 115240KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 115240KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 243 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 13s CPU sys time : 0s MEM : 134432KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 134432KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1470, ed: 4647, lv: 7, pw: 2921.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 19s CPU sys time : 0s MEM : 152104KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 152104KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 26s CPU sys time : 0s MEM : 152104KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 26s CPU sys time : 0s MEM : 152104KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1455
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 18:27:33
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 128580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1215 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 919 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 466, ed: 1473, lv: 5, pw: 4079.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 19s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 200384KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	1910
[EFX-0000 INFO] EFX_FF          : 	1799
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 18:50:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 243 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1463, ed: 4649, lv: 7, pw: 2947.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 1362680KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 1362680KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1447
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 14, 2024 18:51:18
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1215 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 915 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 460, ed: 1456, lv: 5, pw: 4072.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 19s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1362656KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	1894
[EFX-0000 INFO] EFX_FF          : 	1804
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 09:37:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 247 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1445, ed: 4533, lv: 7, pw: 2868.94
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s CPU user time : 17s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 24s CPU sys time : 0s MEM : 1175116KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1175116KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1430
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 09:37:37
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1215 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 918 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 464, ed: 1474, lv: 5, pw: 4061.16
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 19s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 1175584KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	1886
[EFX-0000 INFO] EFX_FF          : 	1804
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 09:43:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 246 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1488, ed: 4786, lv: 7, pw: 2984.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 1611952KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 24s CPU sys time : 0s MEM : 1611952KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1471
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 09:44:18
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1215 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 908 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 461, ed: 1468, lv: 5, pw: 4098.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 12s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 19s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1612180KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	1923
[EFX-0000 INFO] EFX_FF          : 	1804
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:01:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 244 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1475, ed: 4743, lv: 8, pw: 2968.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 1275840KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 23s CPU sys time : 0s MEM : 1275840KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1460
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:01:43
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1214 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 898 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 440, ed: 1390, lv: 5, pw: 4050.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 12s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 19s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1275848KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	1891
[EFX-0000 INFO] EFX_FF          : 	1804
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:17:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 249 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1495, ed: 4679, lv: 7, pw: 2933.27
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 24s CPU sys time : 0s MEM : 1595328KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1595328KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1475
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:17:45
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1214 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 865 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 472, ed: 1530, lv: 4, pw: 4119.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 19s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1595588KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	121
[EFX-0000 INFO] EFX_LUT4        : 	1936
[EFX-0000 INFO] EFX_FF          : 	1811
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:22:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 243 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1466, ed: 4672, lv: 7, pw: 2927.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 2639232KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2639232KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1449
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:22:30
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1215 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 912 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 460, ed: 1466, lv: 5, pw: 4076.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 13s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 19s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 2639260KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	1898
[EFX-0000 INFO] EFX_FF          : 	1798
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:25:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 247 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1482, ed: 4668, lv: 7, pw: 2937.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 1364036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1364036KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1465
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:25:28
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1215 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 911 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 468, ed: 1483, lv: 5, pw: 4088.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 12s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 19s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 1363960KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	1921
[EFX-0000 INFO] EFX_FF          : 	1804
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:32:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 246 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1470, ed: 4688, lv: 7, pw: 2933.72
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 24s CPU sys time : 0s MEM : 2483260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2483260KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1454
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:33:18
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1215 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 908 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s CPU user time : 11s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 484, ed: 1578, lv: 4, pw: 4112.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 12s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 7s CPU user time : 19s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 2483252KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	1932
[EFX-0000 INFO] EFX_FF          : 	1804
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:42:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe14' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01110,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01100100)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01100101)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe14[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[100]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:122)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01110,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01100101,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01100101)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01100100)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 249 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s CPU user time : 11s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1485, ed: 4676, lv: 7, pw: 2912.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 17s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 17s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 920 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 802 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 23s CPU sys time : 0s MEM : 2612464KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2612464KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	1470
[EFX-0000 INFO] EFX_FF          : 	1702
[EFX-0000 INFO] EFX_RAM_5K      : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 10:42:52
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1215 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 911 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s CPU user time : 11s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 461, ed: 1467, lv: 5, pw: 4098.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 12s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 12s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1009 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 795 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s CPU user time : 19s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 2612768KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	1923
[EFX-0000 INFO] EFX_FF          : 	1804
[EFX-0000 INFO] EFX_RAM_5K      : 	46
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 11:48:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4877)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4878)
[EFX-0011 VERI-WARNING] port 'probe34' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:236)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:609)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:310)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4954)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4696)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4646)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:519)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:388)
[EFX-0011 VERI-WARNING] input port 'probe34[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5606)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0200 WARNING] Removing redundant signal : din[272]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4709)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4988)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[33]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[32]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 6s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 292 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 18s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2543, ed: 7950, lv: 7, pw: 5576.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s CPU user time : 30s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 30s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 41s CPU sys time : 0s MEM : 993276KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 41s CPU sys time : 0s MEM : 993276KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	2527
[EFX-0000 INFO] EFX_FF          : 	3364
[EFX-0000 INFO] EFX_RAM_5K      : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 11:49:16
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2487 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1185 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1692 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s CPU user time : 14s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 457, ed: 1458, lv: 5, pw: 6227.51
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 16s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1540 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1185 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s CPU user time : 24s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 993708KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	2927
[EFX-0000 INFO] EFX_FF          : 	2725
[EFX-0000 INFO] EFX_RAM_5K      : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 12:10:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4877)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4878)
[EFX-0011 VERI-WARNING] port 'probe34' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:236)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:609)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:310)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4954)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4696)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4646)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:519)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:388)
[EFX-0011 VERI-WARNING] input port 'probe34[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5606)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0200 WARNING] Removing redundant signal : din[272]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4709)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4988)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4989)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[33]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[32]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:3572)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 6s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1192 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 292 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 12s CPU user time : 18s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 18s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2508, ed: 7914, lv: 7, pw: 5581.18
[EFX-0000 INFO] ... LUT mapping end (Real time : 8s CPU user time : 26s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1192 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 11s CPU user time : 37s CPU sys time : 0s MEM : 1986956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 1986956KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	2494
[EFX-0000 INFO] EFX_FF          : 	3364
[EFX-0000 INFO] EFX_RAM_5K      : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 12:11:13
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 174 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2486 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1185 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1687 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 10s CPU user time : 14s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 14s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 468, ed: 1507, lv: 5, pw: 6219.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 16s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 16s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 1540 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1185 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 8s CPU user time : 24s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 24s CPU sys time : 0s MEM : 1987068KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	2908
[EFX-0000 INFO] EFX_FF          : 	2725
[EFX-0000 INFO] EFX_RAM_5K      : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 12:20:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4877)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4878)
[EFX-0011 VERI-WARNING] port 'probe34' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:236)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:609)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:310)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4954)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4696)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4646)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:519)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:388)
[EFX-0011 VERI-WARNING] input port 'probe34[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5606)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0200 WARNING] Removing redundant signal : din[272]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4709)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4988)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4989)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:393)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:394)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 6s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 25s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3921, ed: 12131, lv: 7, pw: 7724.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 34s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 50s CPU sys time : 0s MEM : 1512980KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 51s CPU sys time : 0s MEM : 1512980KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3902
[EFX-0000 INFO] EFX_FF          : 	4595
[EFX-0000 INFO] EFX_RAM_5K      : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 12:21:42
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 174 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3069 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1715 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 20s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 490, ed: 1583, lv: 4, pw: 8861.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 22s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2122 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 36s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 36s CPU sys time : 0s MEM : 1512928KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4321
[EFX-0000 INFO] EFX_FF          : 	3949
[EFX-0000 INFO] EFX_RAM_5K      : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 12:54:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4877)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4878)
[EFX-0011 VERI-WARNING] port 'probe34' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:236)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:609)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:310)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4954)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4696)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4646)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:519)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:388)
[EFX-0011 VERI-WARNING] input port 'probe34[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5606)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0200 WARNING] Removing redundant signal : din[272]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4709)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4988)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4989)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:393)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:394)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 266 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 25s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3895, ed: 11960, lv: 7, pw: 7672.94
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 36s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 36s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 52s CPU sys time : 0s MEM : 2048612KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 52s CPU sys time : 0s MEM : 2048612KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3881
[EFX-0000 INFO] EFX_FF          : 	4595
[EFX-0000 INFO] EFX_RAM_5K      : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 12:55:50
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 174 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3069 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1707 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s CPU user time : 20s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 461, ed: 1475, lv: 5, pw: 8802.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 23s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2122 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 36s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 2048952KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4268
[EFX-0000 INFO] EFX_FF          : 	3955
[EFX-0000 INFO] EFX_RAM_5K      : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 14:10:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4877)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4878)
[EFX-0011 VERI-WARNING] port 'probe34' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:236)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:609)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:310)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4954)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4696)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4646)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:519)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:388)
[EFX-0011 VERI-WARNING] input port 'probe34[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5606)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0200 WARNING] Removing redundant signal : din[272]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4709)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4988)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4989)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:393)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:394)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 5s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 25s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 25s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3896, ed: 11962, lv: 7, pw: 7672.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s CPU user time : 39s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 39s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 55s CPU sys time : 0s MEM : 1426896KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 55s CPU sys time : 0s MEM : 1426896KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3880
[EFX-0000 INFO] EFX_FF          : 	4595
[EFX-0000 INFO] EFX_RAM_5K      : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 14:11:15
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 174 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3069 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1704 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s CPU user time : 21s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 460, ed: 1467, lv: 5, pw: 8791.54
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 24s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 24s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2122 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 38s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 1426840KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4264
[EFX-0000 INFO] EFX_FF          : 	3955
[EFX-0000 INFO] EFX_RAM_5K      : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 14:32:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4877)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4878)
[EFX-0011 VERI-WARNING] port 'probe34' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:236)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:609)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:310)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4954)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4696)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4646)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:519)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:388)
[EFX-0011 VERI-WARNING] input port 'probe34[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5606)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0200 WARNING] Removing redundant signal : din[272]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4709)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4988)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4989)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:393)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:394)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 25s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3911, ed: 12019, lv: 7, pw: 7680.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 35s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 2722684KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 2722684KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3897
[EFX-0000 INFO] EFX_FF          : 	4595
[EFX-0000 INFO] EFX_RAM_5K      : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 14:33:49
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 4s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3070 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1713 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s CPU user time : 20s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 459, ed: 1460, lv: 5, pw: 8813.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 22s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2122 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 36s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 2722652KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4278
[EFX-0000 INFO] EFX_FF          : 	3955
[EFX-0000 INFO] EFX_RAM_5K      : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 14:42:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4877)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4878)
[EFX-0011 VERI-WARNING] port 'probe34' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:236)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:609)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:310)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4954)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4696)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4646)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:519)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:388)
[EFX-0011 VERI-WARNING] input port 'probe34[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5606)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0200 WARNING] Removing redundant signal : din[272]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4709)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4988)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4989)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:393)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:394)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 6s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 269 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 24s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3901, ed: 12147, lv: 7, pw: 7738.51
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 34s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 50s CPU sys time : 0s MEM : 2827120KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 2827120KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3884
[EFX-0000 INFO] EFX_FF          : 	4595
[EFX-0000 INFO] EFX_RAM_5K      : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 14:43:17
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3070 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1714 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s CPU user time : 20s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 499, ed: 1639, lv: 4, pw: 8848.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 22s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2122 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 36s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 2827072KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4305
[EFX-0000 INFO] EFX_FF          : 	3949
[EFX-0000 INFO] EFX_RAM_5K      : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 15:40:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4877)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4878)
[EFX-0011 VERI-WARNING] port 'probe34' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:236)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:609)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:310)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4954)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4696)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4646)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:519)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:388)
[EFX-0011 VERI-WARNING] input port 'probe34[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5606)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0200 WARNING] Removing redundant signal : din[272]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4709)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4988)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4989)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:393)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:394)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 24s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3911, ed: 12020, lv: 7, pw: 7690.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s CPU user time : 34s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 50s CPU sys time : 0s MEM : 1303212KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 51s CPU sys time : 0s MEM : 1303212KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3892
[EFX-0000 INFO] EFX_FF          : 	4595
[EFX-0000 INFO] EFX_RAM_5K      : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 15:41:03
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 4s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3070 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1704 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 20s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 20s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 478, ed: 1547, lv: 5, pw: 8841.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 22s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2128 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 36s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 1303496KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4289
[EFX-0000 INFO] EFX_FF          : 	3961
[EFX-0000 INFO] EFX_RAM_5K      : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:00:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4877)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4878)
[EFX-0011 VERI-WARNING] port 'probe34' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:236)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:609)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:310)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4954)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4696)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4646)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:519)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:388)
[EFX-0011 VERI-WARNING] input port 'probe34[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5606)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0200 WARNING] Removing redundant signal : din[272]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4709)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4988)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4989)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:393)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:394)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 6s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 24s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3890, ed: 11904, lv: 7, pw: 7699.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 34s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 50s CPU sys time : 0s MEM : 2134052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 2134052KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3874
[EFX-0000 INFO] EFX_FF          : 	4595
[EFX-0000 INFO] EFX_RAM_5K      : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:01:24
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3069 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1728 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 20s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 457, ed: 1440, lv: 5, pw: 8715.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 23s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2122 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 37s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 2134140KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4203
[EFX-0000 INFO] EFX_FF          : 	3955
[EFX-0000 INFO] EFX_RAM_5K      : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:11:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4877)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4878)
[EFX-0011 VERI-WARNING] port 'probe34' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:236)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:609)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:310)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4954)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4696)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4646)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:519)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:388)
[EFX-0011 VERI-WARNING] input port 'probe34[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5606)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0200 WARNING] Removing redundant signal : din[272]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4709)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4988)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4989)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:393)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:394)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 197448KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 267 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 24s CPU sys time : 0s MEM : 218352KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 218352KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3902, ed: 11954, lv: 7, pw: 7686.67
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 34s CPU sys time : 0s MEM : 218424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 218552KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 15s CPU user time : 50s CPU sys time : 0s MEM : 243768KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 51s CPU sys time : 0s MEM : 243768KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3883
[EFX-0000 INFO] EFX_FF          : 	4595
[EFX-0000 INFO] EFX_RAM_5K      : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:12:22
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 197404KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3070 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1788 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 14s CPU user time : 19s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 19s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 444, ed: 1404, lv: 5, pw: 8687.72
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 21s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2080 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1833 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 34s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 213684KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4219
[EFX-0000 INFO] EFX_FF          : 	3913
[EFX-0000 INFO] EFX_RAM_5K      : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:49:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4877)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4878)
[EFX-0011 VERI-WARNING] port 'probe34' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:236)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:609)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:310)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5600)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5805)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4511)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4954)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100010001)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4696)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4646)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:519)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:388)
[EFX-0011 VERI-WARNING] input port 'probe34[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5606)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5607)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5817)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:534)
[EFX-0200 WARNING] Removing redundant signal : din[272]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4709)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4988)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4989)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1142)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1144)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1145)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1149)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1160)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:393)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:394)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:182)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100010,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100010001)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100010000,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 267 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 24s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3902, ed: 12021, lv: 7, pw: 7720.97
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 34s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 34s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2775 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1840 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 50s CPU sys time : 0s MEM : 1563860KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 50s CPU sys time : 0s MEM : 1563860KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	3885
[EFX-0000 INFO] EFX_FF          : 	4595
[EFX-0000 INFO] EFX_RAM_5K      : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:50:00
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:53:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100101000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[295]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101000)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 9s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2994 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1946 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 236 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 28s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4174, ed: 12813, lv: 7, pw: 8329.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 38s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 38s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2994 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1946 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 54s CPU sys time : 0s MEM : 1578448KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 55s CPU sys time : 0s MEM : 1578448KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	4160
[EFX-0000 INFO] EFX_FF          : 	4920
[EFX-0000 INFO] EFX_RAM_5K      : 	60
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 16:53:57
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[11]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[10]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[9]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[8]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[7]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'wsctrl.num_leds[6]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:50)
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3289 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1939 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1909 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 21s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 21s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 448, ed: 1416, lv: 5, pw: 9199.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 23s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2184 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1939 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 36s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 1578452KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4492
[EFX-0000 INFO] EFX_FF          : 	4123
[EFX-0000 INFO] EFX_RAM_5K      : 	85
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:13:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100101000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[295]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2994 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1946 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 236 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 25s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4182, ed: 12773, lv: 7, pw: 8286.77
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 35s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 36s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2994 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1946 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 2482372KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 52s CPU sys time : 0s MEM : 2482372KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	4167
[EFX-0000 INFO] EFX_FF          : 	4920
[EFX-0000 INFO] EFX_RAM_5K      : 	60
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:14:39
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsctrl' input pin tied to constant (num_leds[11]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[0]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[1]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[2]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[3]=1).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[4]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[5]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[6]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[7]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[8]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[9]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[10]=0).
[EFX-0266 WARNING] Module Instance 'wsinterface' input pin tied to constant (num_leds[11]=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3289 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1939 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2002 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 20s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 447, ed: 1445, lv: 4, pw: 9113.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 22s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2138 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1939 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 36s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 36s CPU sys time : 0s MEM : 2482548KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4459
[EFX-0000 INFO] EFX_FF          : 	4077
[EFX-0000 INFO] EFX_RAM_5K      : 	85
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:33:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100101000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[295]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101000)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s CPU user time : 7s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2994 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1946 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 236 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 25s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4189, ed: 12805, lv: 7, pw: 8288.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 35s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2994 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1946 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 1850616KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 52s CPU sys time : 0s MEM : 1850616KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	4174
[EFX-0000 INFO] EFX_FF          : 	4920
[EFX-0000 INFO] EFX_RAM_5K      : 	60
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:34:50
///////////////////////////////////

[EFX-0210 ERROR] No Top design.

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:36:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100101000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[295]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101000)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 9s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2994 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1946 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 236 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 28s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 28s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4195, ed: 13073, lv: 7, pw: 8334.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 38s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 38s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2994 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1946 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 54s CPU sys time : 0s MEM : 1866684KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 55s CPU sys time : 0s MEM : 1866684KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	4180
[EFX-0000 INFO] EFX_FF          : 	4920
[EFX-0000 INFO] EFX_RAM_5K      : 	60
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:37:19
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 1866692KB)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[11]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[12]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[13]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[14]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[15]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[16]'. 
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3285 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1939 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1643 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 16s CPU user time : 24s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 24s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 493, ed: 1564, lv: 6, pw: 9299.80
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 26s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 26s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2297 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1939 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 40s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 41s CPU sys time : 0s MEM : 1866692KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4478
[EFX-0000 INFO] EFX_FF          : 	4234
[EFX-0000 INFO] EFX_RAM_5K      : 	85
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:46:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100101000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[295]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101000)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2994 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1946 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 236 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 17s CPU user time : 25s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4171, ed: 12979, lv: 7, pw: 8286.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s CPU user time : 35s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2994 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1946 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 3074476KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 52s CPU sys time : 0s MEM : 3074476KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	89
[EFX-0000 INFO] EFX_LUT4        : 	4157
[EFX-0000 INFO] EFX_FF          : 	4920
[EFX-0000 INFO] EFX_RAM_5K      : 	60
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 17:47:43
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 3074504KB)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[11]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[12]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[13]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[14]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[15]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[16]'. 
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3285 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1939 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1670 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 20s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 502, ed: 1618, lv: 6, pw: 9288.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 23s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 23s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2297 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1939 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 14s CPU user time : 37s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 37s CPU sys time : 0s MEM : 3074504KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	118
[EFX-0000 INFO] EFX_LUT4        : 	4459
[EFX-0000 INFO] EFX_FF          : 	4230
[EFX-0000 INFO] EFX_RAM_5K      : 	85
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 18:54:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 18:57:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/tejas/Downloads/efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4527)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4885)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4886)
[EFX-0011 VERI-WARNING] port 'probe36' remains unconnected for this instance (VERI-1927) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:244)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:617)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:318)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01011,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5608)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5813)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5813)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'trigger_in' (VERI-1330) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4519)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4962)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100101000)' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4704)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4654)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:527)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:542)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:396)
[EFX-0011 VERI-WARNING] input port 'probe36[0]' remains unconnected for this instance (VDB-1053) (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/tejas/Downloads/efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5614)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5615)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5825)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:5825)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:542)
[EFX-0200 WARNING] Removing redundant signal : din[295]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4717)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4996)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:4997)
[EFX-0266 WARNING] Module Instance 'genblk2.global_capture_inst' input pin tied to constant (trigger_in=0).
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1150)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1152)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1153)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1157)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:1168)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:401)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:402)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:404)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:409)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe38[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe39[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe40[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe41[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe42[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe43[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:188)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138600KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138728KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138856KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01011,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0100100,PIPE=1,TRIGGER_IF_MASK_ZERO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 138984KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100101000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 145000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100101000)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 145000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100100111,CAPTURE_CONTROL=1)" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 145000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 145000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 145000KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 7s CPU sys time : 0s MEM : 184532KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 184532KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 184532KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 184532KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 184532KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2994 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1946 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 239 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s CPU user time : 25s CPU sys time : 0s MEM : 224244KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 25s CPU sys time : 0s MEM : 224244KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4154, ed: 12897, lv: 7, pw: 8261.33
[EFX-0000 INFO] ... LUT mapping end (Real time : 10s CPU user time : 35s CPU sys time : 0s MEM : 224244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 35s CPU sys time : 0s MEM : 224244KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 2994 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 1946 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s CPU user time : 51s CPU sys time : 0s MEM : 251680KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 51s CPU sys time : 0s MEM : 251680KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	92
[EFX-0000 INFO] EFX_LUT4        : 	4138
[EFX-0000 INFO] EFX_FF          : 	4920
[EFX-0000 INFO] EFX_RAM_5K      : 	60
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jun 15, 2024 18:58:05
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led' wire 'led' is not driven.
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:719)
[EFX-0200 WARNING] Removing redundant signal : bit_xor. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:312)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[31]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[30]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[29]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[28]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[27]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[26]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[25]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[24]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[23]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[22]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[21]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[20]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[19]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[18]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[17]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[16]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[15]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[14]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0200 WARNING] Removing redundant signal : bit_xor.nex_bit[13]. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:313)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_wr_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.a_rd_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_fifo_top.clk_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo/phy_fifo.v:89)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ws_wr_fifo.a_rst_i'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_phy.v:40)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Mapping design "ws2812_phy"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "test_uart_rx" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_9387c6d4d1f0474eab9d36a0a0b9e8a2(OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_9387c6d4d1f0474eab9d36a0a0b9e8a2(STAGE=2,WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=3)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=4)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=6)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=7)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=8)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=9)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_9387c6d4d1f0474eab9d36a0a0b9e8a2(WIDTH=10)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_9387c6d4d1f0474eab9d36a0a0b9e8a2(SYNC_CLK=0,PROGRAMMABLE_FULL="STATIC_SINGLE",PROG_FULL_ASSERT=128,PROG_FULL_NEGATE=128,PROG_EMPTY_NEGATE=2)" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_9387c6d4d1f0474eab9d36a0a0b9e8a2_renamed_due_excessive_length_1" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phy_fifo" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_ctrl" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 142324KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$g03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$f03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$e03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$d03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$c03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$b03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$03'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'led_reg__D$3'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/Design/ws2812_interface.v:28)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_interface" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 214768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 214768KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 106 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ws2812_phy" end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 214768KB)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[11]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[12]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[13]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[14]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[15]'. 
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe26[16]'. 
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 214768KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 214768KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 214768KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 214768KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 3285 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1939 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1658 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 15s CPU user time : 20s CPU sys time : 0s MEM : 214768KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 20s CPU sys time : 0s MEM : 214768KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 489, ed: 1561, lv: 6, pw: 9266.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 22s CPU sys time : 0s MEM : 214768KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 22s CPU sys time : 0s MEM : 214768KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'clk' with 2297 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 1939 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s CPU user time : 36s CPU sys time : 0s MEM : 221572KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 36s CPU sys time : 0s MEM : 221572KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	120
[EFX-0000 INFO] EFX_LUT4        : 	4447
[EFX-0000 INFO] EFX_FF          : 	4236
[EFX-0000 INFO] EFX_RAM_5K      : 	85
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
