#--  Synopsys, Inc.
#--  Version L-2016.09M-2
#--  Project file C:\MiV_Example_Designs\Igloo2\MIV_RV32IMA_AHB_BaseDesign\synthesis\PROC_SUBSYSTEM_syn.prj
#--  Written on Wed Nov 22 11:17:05 2017


#project files
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreConfigMaster/2.1.102/rtl/vlog/core/coreconfigmaster.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreConfigP/7.1.100/rtl/vlog/core/coreconfigp.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/HPMS_0_sb/CCC_0/HPMS_0_sb_CCC_0_FCCC.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/SgCore/OSC/2.0.101/osc_comps.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/HPMS_0_sb/FABOSC_0/HPMS_0_sb_FABOSC_0_OSC.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/HPMS_0_sb_HPMS/HPMS_0_sb_HPMS_syn.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/HPMS_0_sb_HPMS/HPMS_0_sb_HPMS.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_addrdec.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_defaultslavesm.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavestage.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v"
add_file -verilog -lib COREAHBLITE_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/HPMS_0_sb/HPMS_0_sb.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/Clock_gen.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/Rx_async.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/Tx_async.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/fifo_256x8_g4.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/CoreUART.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/CoreUARTapb_0/rtl/vlog/core/CoreUARTapb.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3_penablescheduler.v"
add_file -verilog -lib COREAHBTOAPB3_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3.v"
add_file -verilog -lib COREAPB3_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v"
add_file -verilog -lib COREAPB3_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/COREJTAGDEBUG/2.0.100/rtl/vlog/core/corejtagdebug_uj_jtag.v"
add_file -verilog -lib COREJTAGDEBUG_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/COREJTAGDEBUG/2.0.100/rtl/vlog/core/corejtagdebug.v"
add_file -verilog -lib CORESPI_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_clockmux.v"
add_file -verilog -lib CORESPI_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_chanctrl.v"
add_file -verilog -lib CORESPI_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_control.v"
add_file -verilog -lib CORESPI_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_fifo.v"
add_file -verilog -lib CORESPI_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi_rf.v"
add_file -verilog -lib CORESPI_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/spi.v"
add_file -verilog -lib CORESPI_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CORESPI/5.1.104/rtl/vlog/core/corespi.v"
add_file -verilog -lib CORETIMER_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/Actel/DirectCore/CoreTimer/2.0.103/rtl/vlog/core/coretimer.v"
add_file -verilog -lib MIRSLV2MIRMSTRBRIDGE_AHB_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/USER/UserCore/MIRSLV2MIRMSTRBRIDGE_AHB/1.0.3/rtl/core/mirslv2mirmstrbridge_ahb.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_capture_chain.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_capture_update_chain.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_capture_update_chain_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_jtag_bypass_chain.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_capture_update_chain_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_reset_reg.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_jtag_state_machine.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_negative_edge_latch.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_negative_edge_latch_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_jtag_tap_controller.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_debug_transport_module_jtag.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_int_xbar.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_int_xbar_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_int_xbar_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_int_xing.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_reset_catch_and_sync.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_int_xbar_int_xbar.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_int_xing_xing.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_amoalu.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_arbiter.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_arbiter_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_d_cache_data_array.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_pmp_checker.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tlb.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_d_cache_dcache.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_i_cache_icache.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_shift_queue.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tlb_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_frontend_frontend.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_hella_cache_arbiter.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_rr_arbiter.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_ptw.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_alu.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_breakpoint_unit.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_csr_file.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_rvc_expander.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_i_buf.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_mul_div.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_rocket.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_rocket_tile_rocket.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_level_gateway.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_13.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tlplic_plic.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_atomic_automata.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_4.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_5.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_6.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_7.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_8.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_buffer_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_10.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_9.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_buffer_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_buffer_3.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_buffer_4.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_23.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_24.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_25.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_26.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_27.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_buffer_error.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_14.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_15.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_16.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_17.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_18.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_buffer_system_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_cache_cork.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_valid_sync_3.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_valid_sync_4.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_valid_sync_5.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_queue_sink_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_queue_sink_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_valid_sync.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_valid_sync_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_valid_sync_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_queue_source_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_async_crossing_sink.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_queue_source_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_queue_sink.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_queue_source.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_async_reset_reg_vec.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_debug_module_debug.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_21.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_22.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_error_error.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_filter.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_repeater.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_repeater_2.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_fragmenter_1.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_splitter_system_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_20.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_to_ahb.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_queue_19.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_to_ahb_converter.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_width_widget.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_width_widget_3.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_tl_xbar_system_bus.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb_core_risc_vahb_top.v"
add_file -verilog -lib CORERISCVRV32IMA_LIB "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/MIV_RV32IMA_L1_AHB_0/rtl/vlog/core/miv_rv32ima_l1_ahb.v"
add_file -verilog "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/component/work/PROC_SUBSYSTEM/PROC_SUBSYSTEM.v"
add_file -fpga_constraint "C:/MiV_Example_Designs/Igloo2/MIV_RV32IMA_AHB_BaseDesign/designer/PROC_SUBSYSTEM/synthesis.fdc"



#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology IGLOO2
set_option -part M2GL025
set_option -package VF256
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "PROC_SUBSYSTEM"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 1
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./PROC_SUBSYSTEM.edn"
impl -active "synthesis"
