// Seed: 2952258384
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_4 = 0;
  logic id_5;
  ;
  assign id_5 = -1;
  always id_5 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd95,
    parameter id_4 = 32'd29
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  input wire id_3;
  input wire _id_2;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_3
  );
  output tri id_1;
  function reg [id_4 : id_2] id_5;
    input ["" : -1] id_6;
    if (1 / 1) id_5 = -1'b0 && -1 ^ 1'h0 && -1;
  endfunction
  assign id_1 = -1;
  initial begin
    id_5(id_3);
  end
endmodule
