;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP 5, <-111
	SUB #750, 50
	SUB #750, 50
	SUB <20, @287
	SUB <20, @287
	ADD <270, -90
	SUB #0, @32
	DJN -1, @-20
	SUB 0, 10
	ADD <270, 90
	DJN -1, @-20
	SUB @121, 103
	DJN -1, @-20
	SUB @127, 106
	SLT #-175, 205
	JMP <70, @72
	SUB #0, @32
	SUB @121, 103
	ADD #270, <0
	DJN -1, @-20
	ADD @121, 106
	ADD #270, <0
	SUB #0, 0
	ADD 30, 9
	SUB <0, @2
	CMP @129, 106
	CMP @129, 106
	ADD @129, 106
	ADD 12, 10
	ADD 30, 9
	SLT @700, 2
	ADD 30, 9
	SUB @-27, 9
	SUB -207, <-120
	SPL 0, <802
	ADD #270, <0
	ADD #270, <0
	ADD 290, -61
	SPL 7, @320
	ADD 210, 30
	SUB #0, <-11
	SUB #0, <-11
	SUB #0, @32
	SPL <-127, 100
	ADD 290, -61
	CMP -207, <-120
	MOV -1, <-20
