Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct 25 10:22:27 2019
| Host         : travis-job-907ca045-8624-4390-9244-2beacaa3cc06 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.380        0.000                      0                13804        0.024        0.000                      0                13800        0.264        0.000                       0                  4532  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk       {0.000 20.000}       40.000          25.000          
eth_tx_clk       {0.000 20.000}       40.000          25.000          
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.047        0.000                      0                   13        0.229        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk            31.101        0.000                      0                  443        0.053        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk            29.201        0.000                      0                  223        0.124        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                0.380        0.000                      0                13121        0.024        0.000                      0                13121        3.750        0.000                       0                  4177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.645        0.000                      0                    1                                                                        
              eth_rx_clk          2.455        0.000                      0                    1                                                                        
              eth_tx_clk          2.451        0.000                      0                    1                                                                        
              sys_clk             2.366        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.773ns (26.907%)  route 2.100ns (73.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y44         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDPE (Prop_fdpe_C_Q)         0.478     6.700 r  FDPE_3/Q
                         net (fo=5, routed)           2.100     8.800    clk200_rst
    SLICE_X65Y24         LUT6 (Prop_lut6_I5_O)        0.295     9.095 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     9.095    ic_reset_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.029    11.142    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.478ns (24.736%)  route 1.454ns (75.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y44         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDPE (Prop_fdpe_C_Q)         0.478     6.700 r  FDPE_3/Q
                         net (fo=5, routed)           1.454     8.154    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.478ns (24.736%)  route 1.454ns (75.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y44         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDPE (Prop_fdpe_C_Q)         0.478     6.700 r  FDPE_3/Q
                         net (fo=5, routed)           1.454     8.154    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.478ns (24.736%)  route 1.454ns (75.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y44         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDPE (Prop_fdpe_C_Q)         0.478     6.700 r  FDPE_3/Q
                         net (fo=5, routed)           1.454     8.154    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.478ns (24.736%)  route 1.454ns (75.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X64Y44         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDPE (Prop_fdpe_C_Q)         0.478     6.700 r  FDPE_3/Q
                         net (fo=5, routed)           1.454     8.154    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.695    10.418    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.418    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.621    reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.745 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.124    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.621    reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.745 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.124    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.621    reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.745 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.124    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.395%)  route 1.280ns (66.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.901     7.621    reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.745 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.124    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.642ns (30.385%)  route 1.471ns (69.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.471     8.191    reset_counter[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     8.315 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.315    reset_counter0[0]
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_D)        0.077    11.226    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  2.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.746%)  route 0.124ns (37.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.145    reset_counter[0]
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.045     2.190 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.190    ic_reset_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091     1.961    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.196    reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.048     2.244 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.244    reset_counter[3]_i_2_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     1.988    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.196    reset_counter[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I2_O)        0.045     2.241 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.241    reset_counter[2]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.121     1.978    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.120    reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.219 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.335    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.120    reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.219 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.335    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.120    reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.219 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.335    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.120    reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.219 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.335    reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.245ns (36.409%)  route 0.428ns (63.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.428     2.433    reset_counter[1]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.097     2.530 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.530    reset_counter[1]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     1.988    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.672%)  route 0.674ns (76.328%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.674     2.695    reset_counter[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.740 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.740    reset_counter0[0]
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.120     1.977    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.148ns (17.974%)  route 0.675ns (82.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.870    clk200_clk
    SLICE_X64Y44         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDPE (Prop_fdpe_C_Q)         0.148     2.018 r  FDPE_3/Q
                         net (fo=5, routed)           0.675     2.694    clk200_rst
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.044     1.847    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.846    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y44     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y44     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y44     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y44     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y44     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y44     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y44     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y44     FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y44     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y44     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.101ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 1.614ns (18.379%)  route 7.168ns (81.621%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X34Y8          FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     2.083 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.441     3.525    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.150     3.675 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=5, routed)           1.295     4.969    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I4_O)        0.326     5.295 r  crc32_checker_crc_reg[16]_i_1/O
                         net (fo=2, routed)           0.824     6.119    crc32_checker_crc_next_reg[16]
    SLICE_X31Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.243 r  rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.294     6.537    rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.661 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.594     7.255    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.379 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           1.147     8.526    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.573    10.223    crc32_checker_source_source_payload_error
    SLICE_X37Y8          LUT3 (Prop_lut3_I2_O)        0.124    10.347 r  ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000    10.347    ps_crc_error_toggle_i_i_1_n_0
    SLICE_X37Y8          FDRE                                         r  ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X37Y8          FDRE                                         r  ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X37Y8          FDRE (Setup_fdre_C_D)        0.029    41.448    ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.448    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                 31.101    

Slack (MET) :             31.720ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 1.490ns (18.417%)  route 6.600ns (81.583%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X34Y8          FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     2.083 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.441     3.525    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.150     3.675 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=5, routed)           1.295     4.969    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I4_O)        0.326     5.295 r  crc32_checker_crc_reg[16]_i_1/O
                         net (fo=2, routed)           0.824     6.119    crc32_checker_crc_next_reg[16]
    SLICE_X31Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.243 r  rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.294     6.537    rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.661 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.594     7.255    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.379 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           1.147     8.526    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.005     9.656    crc32_checker_source_source_payload_error
    SLICE_X39Y7          FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X39Y7          FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X39Y7          FDRE (Setup_fdre_C_D)       -0.043    41.376    rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.376    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                 31.720    

Slack (MET) :             31.760ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 1.490ns (18.508%)  route 6.561ns (81.492%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X34Y8          FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     2.083 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.441     3.525    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.150     3.675 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=5, routed)           1.295     4.969    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I4_O)        0.326     5.295 r  crc32_checker_crc_reg[16]_i_1/O
                         net (fo=2, routed)           0.824     6.119    crc32_checker_crc_next_reg[16]
    SLICE_X31Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.243 r  rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.294     6.537    rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.661 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.594     7.255    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.379 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           1.147     8.526    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.966     9.616    crc32_checker_source_source_payload_error
    SLICE_X39Y8          FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X39Y8          FDRE (Setup_fdre_C_D)       -0.043    41.376    rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.376    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 31.760    

Slack (MET) :             31.923ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.889ns  (logic 1.490ns (18.888%)  route 6.399ns (81.112%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X34Y8          FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     2.083 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.441     3.525    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.150     3.675 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=5, routed)           1.295     4.969    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I4_O)        0.326     5.295 r  crc32_checker_crc_reg[16]_i_1/O
                         net (fo=2, routed)           0.824     6.119    crc32_checker_crc_next_reg[16]
    SLICE_X31Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.243 r  rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.294     6.537    rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.661 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.594     7.255    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.379 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           1.147     8.526    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.804     9.454    crc32_checker_source_source_payload_error
    SLICE_X39Y6          FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X39Y6          FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.455    
                         clock uncertainty           -0.035    41.420    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)       -0.043    41.377    rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.377    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 31.923    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.749ns  (logic 1.490ns (19.229%)  route 6.259ns (80.771%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.565     1.565    eth_rx_clk
    SLICE_X34Y8          FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     2.083 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.441     3.525    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.150     3.675 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=5, routed)           1.295     4.969    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I4_O)        0.326     5.295 r  crc32_checker_crc_reg[16]_i_1/O
                         net (fo=2, routed)           0.824     6.119    crc32_checker_crc_next_reg[16]
    SLICE_X31Y4          LUT5 (Prop_lut5_I3_O)        0.124     6.243 r  rx_converter_converter_source_payload_data[39]_i_13/O
                         net (fo=1, routed)           0.294     6.537    rx_converter_converter_source_payload_data[39]_i_13_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.661 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.594     7.255    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.379 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           1.147     8.526    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.664     9.314    crc32_checker_source_source_payload_error
    SLICE_X39Y5          FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X39Y5          FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.455    
                         clock uncertainty           -0.035    41.420    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)       -0.058    41.362    rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.362    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.888ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl8_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_cdc_graycounter0_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 1.478ns (21.740%)  route 5.321ns (78.260%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X33Y2          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  xilinxmultiregimpl8_regs1_reg[5]/Q
                         net (fo=1, routed)           0.972     2.960    xilinxmultiregimpl8_regs1[5]
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.299     3.259 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.850     4.109    storage_13_reg_i_9_n_0
    SLICE_X34Y2          LUT4 (Prop_lut4_I3_O)        0.124     4.233 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.237     5.470    rx_cdc_asyncfifo_writable
    SLICE_X36Y7          LUT2 (Prop_lut2_I0_O)        0.152     5.622 r  rx_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=12, routed)          0.611     6.233    rx_cdc_graycounter0_q_binary[4]_i_2_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.332     6.565 r  rx_cdc_graycounter0_q_binary[6]_i_2/O
                         net (fo=3, routed)           0.942     7.508    rx_cdc_graycounter0_q_binary[6]_i_2_n_0
    SLICE_X35Y4          LUT3 (Prop_lut3_I1_O)        0.152     7.660 r  rx_cdc_graycounter0_q_binary[6]_i_1/O
                         net (fo=2, routed)           0.707     8.367    rx_cdc_graycounter0_q_next_binary[6]
    SLICE_X34Y4          FDRE                                         r  rx_cdc_graycounter0_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X34Y4          FDRE                                         r  rx_cdc_graycounter0_q_reg[6]/C
                         clock pessimism              0.079    41.526    
                         clock uncertainty           -0.035    41.491    
    SLICE_X34Y4          FDRE (Setup_fdre_C_D)       -0.236    41.255    rx_cdc_graycounter0_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.255    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                 32.888    

Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl8_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 1.214ns (17.797%)  route 5.607ns (82.203%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X33Y2          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  xilinxmultiregimpl8_regs1_reg[5]/Q
                         net (fo=1, routed)           0.972     2.960    xilinxmultiregimpl8_regs1[5]
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.299     3.259 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.850     4.109    storage_13_reg_i_9_n_0
    SLICE_X34Y2          LUT4 (Prop_lut4_I3_O)        0.124     4.233 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.237     5.470    rx_cdc_asyncfifo_writable
    SLICE_X36Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.594 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.180     5.774    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.124     5.898 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.053     6.951    crc32_checker_sink_sink_ready
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.124     7.075 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.314     8.390    crc32_checker_crc_ce
    SLICE_X32Y3          FDSE                                         r  crc32_checker_crc_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X32Y3          FDSE                                         r  crc32_checker_crc_reg_reg[10]/C
                         clock pessimism              0.094    41.542    
                         clock uncertainty           -0.035    41.507    
    SLICE_X32Y3          FDSE (Setup_fdse_C_CE)      -0.205    41.302    crc32_checker_crc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         41.302    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl8_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 1.214ns (17.797%)  route 5.607ns (82.203%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X33Y2          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  xilinxmultiregimpl8_regs1_reg[5]/Q
                         net (fo=1, routed)           0.972     2.960    xilinxmultiregimpl8_regs1[5]
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.299     3.259 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.850     4.109    storage_13_reg_i_9_n_0
    SLICE_X34Y2          LUT4 (Prop_lut4_I3_O)        0.124     4.233 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.237     5.470    rx_cdc_asyncfifo_writable
    SLICE_X36Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.594 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.180     5.774    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.124     5.898 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.053     6.951    crc32_checker_sink_sink_ready
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.124     7.075 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.314     8.390    crc32_checker_crc_ce
    SLICE_X32Y3          FDSE                                         r  crc32_checker_crc_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X32Y3          FDSE                                         r  crc32_checker_crc_reg_reg[18]/C
                         clock pessimism              0.094    41.542    
                         clock uncertainty           -0.035    41.507    
    SLICE_X32Y3          FDSE (Setup_fdse_C_CE)      -0.205    41.302    crc32_checker_crc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         41.302    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             32.912ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl8_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_checker_crc_reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 1.214ns (17.797%)  route 5.607ns (82.203%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X33Y2          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  xilinxmultiregimpl8_regs1_reg[5]/Q
                         net (fo=1, routed)           0.972     2.960    xilinxmultiregimpl8_regs1[5]
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.299     3.259 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.850     4.109    storage_13_reg_i_9_n_0
    SLICE_X34Y2          LUT4 (Prop_lut4_I3_O)        0.124     4.233 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.237     5.470    rx_cdc_asyncfifo_writable
    SLICE_X36Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.594 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.180     5.774    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I2_O)        0.124     5.898 r  storage_11_reg_0_7_0_5_i_2/O
                         net (fo=7, routed)           1.053     6.951    crc32_checker_sink_sink_ready
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.124     7.075 r  crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.314     8.390    crc32_checker_crc_ce
    SLICE_X32Y3          FDSE                                         r  crc32_checker_crc_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X32Y3          FDSE                                         r  crc32_checker_crc_reg_reg[2]/C
                         clock pessimism              0.094    41.542    
                         clock uncertainty           -0.035    41.507    
    SLICE_X32Y3          FDSE (Setup_fdse_C_CE)      -0.205    41.302    crc32_checker_crc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.302    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                 32.912    

Slack (MET) :             32.942ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl8_regs1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 1.363ns (20.644%)  route 5.239ns (79.356%))
  Logic Levels:           6  (LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X33Y2          FDRE                                         r  xilinxmultiregimpl8_regs1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.419     1.987 r  xilinxmultiregimpl8_regs1_reg[5]/Q
                         net (fo=1, routed)           0.972     2.960    xilinxmultiregimpl8_regs1[5]
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.299     3.259 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.850     4.109    storage_13_reg_i_9_n_0
    SLICE_X34Y2          LUT4 (Prop_lut4_I3_O)        0.124     4.233 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           1.237     5.470    rx_cdc_asyncfifo_writable
    SLICE_X36Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.594 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.183     5.777    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X36Y7          LUT4 (Prop_lut4_I3_O)        0.124     5.901 f  liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.674     6.575    liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X36Y7          LUT4 (Prop_lut4_I1_O)        0.124     6.699 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.830     7.530    liteethphymiirx_converter_converter_load_part
    SLICE_X36Y8          LUT2 (Prop_lut2_I1_O)        0.149     7.679 r  liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.492     8.171    liteethphymiirx_converter_converter_source_payload_data[7]_i_2_n_0
    SLICE_X34Y7          FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X34Y7          FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    41.525    
                         clock uncertainty           -0.035    41.490    
    SLICE_X34Y7          FDRE (Setup_fdre_C_CE)      -0.377    41.113    liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.113    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                 32.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rx_cdc_graycounter0_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_cdc_graycounter0_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.746%)  route 0.239ns (56.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X35Y4          FDRE                                         r  rx_cdc_graycounter0_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  rx_cdc_graycounter0_q_binary_reg[3]/Q
                         net (fo=7, routed)           0.239     0.944    rx_cdc_graycounter0_q_binary[3]
    SLICE_X36Y4          LUT4 (Prop_lut4_I1_O)        0.045     0.989 r  rx_cdc_graycounter0_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.989    rx_cdc_graycounter0_q_next[4]
    SLICE_X36Y4          FDRE                                         r  rx_cdc_graycounter0_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    eth_rx_clk
    SLICE_X36Y4          FDRE                                         r  rx_cdc_graycounter0_q_reg[4]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.107     0.936    rx_cdc_graycounter0_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.972    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y7          RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y7          RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.580    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.889    storage_11_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.972    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y7          RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y7          RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.580    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.889    storage_11_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.972    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y7          RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y7          RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.253     0.580    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.889    storage_11_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.972    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y7          RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y7          RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.253     0.580    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.889    storage_11_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.972    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y7          RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y7          RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.253     0.580    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.889    storage_11_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.972    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y7          RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y7          RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.253     0.580    
    SLICE_X38Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.889    storage_11_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.972    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y7          RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y7          RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.253     0.580    
    SLICE_X38Y7          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.889    storage_11_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.580%)  route 0.267ns (65.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X37Y6          FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.972    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X38Y7          RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.833     0.833    storage_11_reg_0_7_0_5/WCLK
    SLICE_X38Y7          RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.253     0.580    
    SLICE_X38Y7          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.889    storage_11_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 rx_converter_converter_source_payload_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_13_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.176%)  route 0.326ns (69.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X39Y5          FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  rx_converter_converter_source_payload_data_reg[29]/Q
                         net (fo=1, routed)           0.326     1.032    rx_converter_converter_source_payload_data[29]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_13_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.880     0.880    eth_rx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_13_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.646    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     0.942    storage_13_reg
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1   storage_13_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y13  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y13  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y6   rx_converter_converter_source_payload_data_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y6   rx_converter_converter_source_payload_data_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y6   rx_converter_converter_source_payload_data_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y6   rx_converter_converter_strobe_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y0   xilinxmultiregimpl8_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y0   xilinxmultiregimpl8_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y1   xilinxmultiregimpl8_regs0_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y6   storage_11_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y6   storage_11_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y7   storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.201ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 1.869ns (18.323%)  route 8.331ns (81.677%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.571     1.571    eth_tx_clk
    SLICE_X14Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.082     3.131    tx_cdc_graycounter1_q[2]
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.295     3.426 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.940     4.366    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.490 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.828     5.318    tx_cdc_asyncfifo_readable
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.442 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.743     6.184    padding_inserter_source_valid
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.308 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.597     6.906    crc32_inserter_source_valid
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.030 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.117     8.146    preamble_inserter_sink_ready
    SLICE_X28Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.270 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.202     9.472    tx_converter_converter_mux0
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.622 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.801    10.423    tx_converter_converter_mux__0
    SLICE_X12Y4          LUT4 (Prop_lut4_I0_O)        0.326    10.749 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           1.022    11.772    tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                 29.201    

Slack (MET) :             29.321ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.080ns  (logic 1.869ns (18.542%)  route 8.211ns (81.458%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.571     1.571    eth_tx_clk
    SLICE_X14Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.082     3.131    tx_cdc_graycounter1_q[2]
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.295     3.426 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.940     4.366    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.490 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.828     5.318    tx_cdc_asyncfifo_readable
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.442 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.743     6.184    padding_inserter_source_valid
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.308 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.597     6.906    crc32_inserter_source_valid
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.030 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.117     8.146    preamble_inserter_sink_ready
    SLICE_X28Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.270 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.202     9.472    tx_converter_converter_mux0
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.622 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.906    10.528    tx_converter_converter_mux__0
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.326    10.854 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           0.797    11.651    tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                 29.321    

Slack (MET) :             29.356ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.045ns  (logic 1.869ns (18.606%)  route 8.176ns (81.394%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.571     1.571    eth_tx_clk
    SLICE_X14Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.082     3.131    tx_cdc_graycounter1_q[2]
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.295     3.426 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.940     4.366    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.490 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.828     5.318    tx_cdc_asyncfifo_readable
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.442 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.743     6.184    padding_inserter_source_valid
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.308 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.597     6.906    crc32_inserter_source_valid
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.030 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.117     8.146    preamble_inserter_sink_ready
    SLICE_X28Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.270 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.202     9.472    tx_converter_converter_mux0
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.622 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.864    10.486    tx_converter_converter_mux__0
    SLICE_X12Y5          LUT5 (Prop_lut5_I2_O)        0.326    10.812 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           0.805    11.616    tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                 29.356    

Slack (MET) :             29.372ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        10.029ns  (logic 1.869ns (18.636%)  route 8.160ns (81.364%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.571     1.571    eth_tx_clk
    SLICE_X14Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.082     3.131    tx_cdc_graycounter1_q[2]
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.295     3.426 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.940     4.366    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.490 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.828     5.318    tx_cdc_asyncfifo_readable
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.442 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.743     6.184    padding_inserter_source_valid
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.308 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.597     6.906    crc32_inserter_source_valid
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.030 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.117     8.146    preamble_inserter_sink_ready
    SLICE_X28Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.270 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.202     9.472    tx_converter_converter_mux0
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.622 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.834    10.457    tx_converter_converter_mux__0
    SLICE_X13Y4          LUT6 (Prop_lut6_I1_O)        0.326    10.783 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           0.818    11.601    tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.601    
  -------------------------------------------------------------------
                         slack                                 29.372    

Slack (MET) :             29.459ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 1.869ns (18.800%)  route 8.073ns (81.200%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.571     1.571    eth_tx_clk
    SLICE_X14Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.082     3.131    tx_cdc_graycounter1_q[2]
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.295     3.426 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.940     4.366    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.490 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.828     5.318    tx_cdc_asyncfifo_readable
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.442 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.743     6.184    padding_inserter_source_valid
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.308 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.597     6.906    crc32_inserter_source_valid
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.030 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.117     8.146    preamble_inserter_sink_ready
    SLICE_X28Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.270 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.202     9.472    tx_converter_converter_mux0
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.622 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.916    10.538    tx_converter_converter_mux__0
    SLICE_X12Y6          LUT3 (Prop_lut3_I1_O)        0.326    10.864 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.649    11.513    tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                 29.459    

Slack (MET) :             29.776ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.858ns  (logic 1.669ns (16.930%)  route 8.189ns (83.070%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.571     1.571    eth_tx_clk
    SLICE_X14Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.082     3.131    tx_cdc_graycounter1_q[2]
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.295     3.426 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.940     4.366    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.490 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.828     5.318    tx_cdc_asyncfifo_readable
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.442 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.743     6.184    padding_inserter_source_valid
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.308 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.597     6.906    crc32_inserter_source_valid
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.030 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.117     8.146    preamble_inserter_sink_ready
    SLICE_X28Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.270 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.123     9.393    tx_converter_converter_mux0
    SLICE_X13Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.961    10.478    storage_12_reg_i_46_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I1_O)        0.152    10.630 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.800    11.429    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X29Y4          FDRE (Setup_fdre_C_D)       -0.289    41.205    tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.205    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                 29.776    

Slack (MET) :             29.892ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.510ns  (logic 1.641ns (17.256%)  route 7.869ns (82.744%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.571     1.571    eth_tx_clk
    SLICE_X14Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.082     3.131    tx_cdc_graycounter1_q[2]
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.295     3.426 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.940     4.366    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.490 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.828     5.318    tx_cdc_asyncfifo_readable
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.442 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.743     6.184    padding_inserter_source_valid
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.308 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.597     6.906    crc32_inserter_source_valid
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.030 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.117     8.146    preamble_inserter_sink_ready
    SLICE_X28Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.270 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.123     9.393    tx_converter_converter_mux0
    SLICE_X13Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.657    10.174    storage_12_reg_i_46_n_0
    SLICE_X13Y4          LUT4 (Prop_lut4_I1_O)        0.124    10.298 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           0.783    11.081    tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.495    41.495    eth_tx_clk
    RAMB36_X0Y1          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.574    
                         clock uncertainty           -0.035    41.539    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.973    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                         -11.081    
  -------------------------------------------------------------------
                         slack                                 29.892    

Slack (MET) :             30.000ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 1.869ns (18.889%)  route 8.025ns (81.111%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.571     1.571    eth_tx_clk
    SLICE_X14Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.082     3.131    tx_cdc_graycounter1_q[2]
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.295     3.426 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.940     4.366    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.490 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.828     5.318    tx_cdc_asyncfifo_readable
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.442 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.743     6.184    padding_inserter_source_valid
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.308 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.597     6.906    crc32_inserter_source_valid
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.030 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.117     8.146    preamble_inserter_sink_ready
    SLICE_X28Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.270 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.202     9.472    tx_converter_converter_mux0
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.622 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.916    10.538    tx_converter_converter_mux__0
    SLICE_X12Y6          LUT3 (Prop_lut3_I1_O)        0.326    10.864 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           0.602    11.466    tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X12Y6          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.453    41.453    eth_tx_clk
    SLICE_X12Y6          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.093    41.546    
                         clock uncertainty           -0.035    41.511    
    SLICE_X12Y6          FDRE (Setup_fdre_C_D)       -0.045    41.466    tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.466    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                 30.000    

Slack (MET) :             30.017ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.838ns  (logic 1.641ns (16.680%)  route 8.197ns (83.320%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.571     1.571    eth_tx_clk
    SLICE_X14Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.082     3.131    tx_cdc_graycounter1_q[2]
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.295     3.426 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.940     4.366    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.490 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.828     5.318    tx_cdc_asyncfifo_readable
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.442 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.743     6.184    padding_inserter_source_valid
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.308 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.597     6.906    crc32_inserter_source_valid
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.030 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.117     8.146    preamble_inserter_sink_ready
    SLICE_X28Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.270 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.123     9.393    tx_converter_converter_mux0
    SLICE_X13Y6          LUT6 (Prop_lut6_I1_O)        0.124     9.517 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.961    10.478    storage_12_reg_i_46_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.602 r  tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.808    11.410    tx_cdc_graycounter1_q_next[5]
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.450    41.450    eth_tx_clk
    SLICE_X29Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism              0.079    41.529    
                         clock uncertainty           -0.035    41.494    
    SLICE_X29Y4          FDRE (Setup_fdre_C_D)       -0.067    41.427    tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         41.427    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                 30.017    

Slack (MET) :             30.182ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.710ns  (logic 1.869ns (19.247%)  route 7.841ns (80.753%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.571     1.571    eth_tx_clk
    SLICE_X14Y4          FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478     2.049 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           1.082     3.131    tx_cdc_graycounter1_q[2]
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.295     3.426 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.940     4.366    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124     4.490 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.828     5.318    tx_cdc_asyncfifo_readable
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.442 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.743     6.184    padding_inserter_source_valid
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.308 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.597     6.906    crc32_inserter_source_valid
    SLICE_X32Y10         LUT5 (Prop_lut5_I2_O)        0.124     7.030 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.117     8.146    preamble_inserter_sink_ready
    SLICE_X28Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.270 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.202     9.472    tx_converter_converter_mux0
    SLICE_X13Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.622 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.801    10.423    tx_converter_converter_mux__0
    SLICE_X12Y4          LUT4 (Prop_lut4_I0_O)        0.326    10.749 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           0.532    11.282    tx_cdc_graycounter1_q_next_binary[2]
    SLICE_X13Y4          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.453    41.453    eth_tx_clk
    SLICE_X13Y4          FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism              0.093    41.546    
                         clock uncertainty           -0.035    41.511    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)       -0.047    41.464    tx_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         41.464    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                 30.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.059     0.764    xilinxmultiregimpl5_regs0[4]
    SLICE_X28Y4          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.076     0.641    xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X28Y2          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.059     0.765    xilinxmultiregimpl5_regs0[6]
    SLICE_X28Y2          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X28Y2          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X28Y2          FDRE (Hold_fdre_C_D)         0.076     0.642    xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X28Y2          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     0.764    xilinxmultiregimpl5_regs0[2]
    SLICE_X28Y2          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X28Y2          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X28Y2          FDRE (Hold_fdre_C_D)         0.071     0.637    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.058     0.763    xilinxmultiregimpl5_regs0[3]
    SLICE_X28Y4          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.071     0.636    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.771    xilinxmultiregimpl5_regs0[0]
    SLICE_X28Y4          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y4          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X28Y2          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.772    xilinxmultiregimpl5_regs0[1]
    SLICE_X28Y2          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X28Y2          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X28Y2          FDRE (Hold_fdre_C_D)         0.075     0.641    xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X28Y3          FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.065     0.771    xilinxmultiregimpl5_regs0[5]
    SLICE_X28Y3          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X28Y3          FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X28Y3          FDRE (Hold_fdre_C_D)         0.075     0.640    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X31Y7          FDSE                                         r  crc32_inserter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.141     0.705 r  crc32_inserter_reg_reg[22]/Q
                         net (fo=2, routed)           0.099     0.804    p_37_in
    SLICE_X30Y7          LUT3 (Prop_lut3_I2_O)        0.048     0.852 r  crc32_inserter_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.852    crc32_inserter_next_reg[30]
    SLICE_X30Y7          FDSE                                         r  crc32_inserter_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X30Y7          FDSE                                         r  crc32_inserter_reg_reg[30]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X30Y7          FDSE (Hold_fdse_C_D)         0.131     0.708    crc32_inserter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 crc32_inserter_reg_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.154%)  route 0.151ns (44.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X31Y8          FDSE                                         r  crc32_inserter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDSE (Prop_fdse_C_Q)         0.141     0.705 r  crc32_inserter_reg_reg[16]/Q
                         net (fo=2, routed)           0.151     0.856    p_31_in
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.045     0.901 r  crc32_inserter_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.901    crc32_inserter_next_reg[24]
    SLICE_X30Y8          FDSE                                         r  crc32_inserter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X30Y8          FDSE                                         r  crc32_inserter_reg_reg[24]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X30Y8          FDSE (Hold_fdse_C_D)         0.121     0.698    crc32_inserter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.744%)  route 0.125ns (40.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.125     0.829    tx_gap_inserter_counter_reg__0[2]
    SLICE_X32Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.874 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.874    liteethmacgap_state_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X32Y10         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.253     0.579    
    SLICE_X32Y10         FDRE (Hold_fdre_C_D)         0.092     0.671    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1   storage_12_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y19  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X28Y19  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y4   xilinxmultiregimpl5_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y2   xilinxmultiregimpl5_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y2   xilinxmultiregimpl5_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y4   xilinxmultiregimpl5_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y4   xilinxmultiregimpl5_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y3   xilinxmultiregimpl5_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y2   xilinxmultiregimpl5_regs0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y4   xilinxmultiregimpl5_regs0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y2   xilinxmultiregimpl5_regs0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y2   xilinxmultiregimpl5_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y4   xilinxmultiregimpl5_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y4   xilinxmultiregimpl5_regs0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y3   xilinxmultiregimpl5_regs0_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y2   xilinxmultiregimpl5_regs0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y4   xilinxmultiregimpl5_regs1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y2   xilinxmultiregimpl5_regs1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y2   xilinxmultiregimpl5_regs1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y6   tx_cdc_graycounter1_q_binary_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y6   tx_cdc_graycounter1_q_binary_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4   tx_cdc_graycounter1_q_binary_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y5   tx_cdc_graycounter1_q_binary_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4   tx_cdc_graycounter1_q_binary_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4   tx_cdc_graycounter1_q_binary_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y4   tx_cdc_graycounter1_q_binary_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y4   tx_cdc_graycounter1_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y4   tx_cdc_graycounter1_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y4   tx_cdc_graycounter1_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 2.469ns (26.506%)  route 6.846ns (73.494%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.569     1.569    sys_clk
    SLICE_X51Y12         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     1.988 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.182     3.170    p_0_in6_in[2]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.296     3.466 r  netsoc_sdram_bankmachine3_twtpcon_ready_i_11/O
                         net (fo=1, routed)           0.000     3.466    netsoc_sdram_bankmachine3_twtpcon_ready_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.979 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.979    netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.233 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.051     5.284    netsoc_sdram_bankmachine3_row_hit
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.367     5.651 r  netsoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=3, routed)           0.807     6.457    netsoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          0.849     7.430    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=8, routed)           0.448     8.002    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I0_O)        0.124     8.126 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=39, routed)          1.514     9.640    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X45Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.764 r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.512    10.276    minerva_cpu/loadstore/netsoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124    10.400 r  minerva_cpu/loadstore/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.484    10.884    minerva_cpu_n_130
    SLICE_X43Y11         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.447    11.447    sys_clk
    SLICE_X43Y11         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.526    
                         clock uncertainty           -0.057    11.470    
    SLICE_X43Y11         FDRE (Setup_fdre_C_CE)      -0.205    11.265    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 2.469ns (26.775%)  route 6.752ns (73.225%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.569     1.569    sys_clk
    SLICE_X51Y12         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     1.988 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.182     3.170    p_0_in6_in[2]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.296     3.466 r  netsoc_sdram_bankmachine3_twtpcon_ready_i_11/O
                         net (fo=1, routed)           0.000     3.466    netsoc_sdram_bankmachine3_twtpcon_ready_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.979 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.979    netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.233 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.051     5.284    netsoc_sdram_bankmachine3_row_hit
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.367     5.651 r  netsoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=3, routed)           0.807     6.457    netsoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          0.849     7.430    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=8, routed)           0.448     8.002    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I0_O)        0.124     8.126 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=39, routed)          1.514     9.640    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X45Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.764 r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.512    10.276    minerva_cpu/loadstore/netsoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124    10.400 r  minerva_cpu/loadstore/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.391    10.791    minerva_cpu_n_130
    SLICE_X43Y12         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.446    11.446    sys_clk
    SLICE_X43Y12         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X43Y12         FDRE (Setup_fdre_C_CE)      -0.205    11.264    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 2.469ns (26.775%)  route 6.752ns (73.225%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.569     1.569    sys_clk
    SLICE_X51Y12         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     1.988 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.182     3.170    p_0_in6_in[2]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.296     3.466 r  netsoc_sdram_bankmachine3_twtpcon_ready_i_11/O
                         net (fo=1, routed)           0.000     3.466    netsoc_sdram_bankmachine3_twtpcon_ready_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.979 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.979    netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.233 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.051     5.284    netsoc_sdram_bankmachine3_row_hit
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.367     5.651 r  netsoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=3, routed)           0.807     6.457    netsoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          0.849     7.430    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=8, routed)           0.448     8.002    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I0_O)        0.124     8.126 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=39, routed)          1.514     9.640    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X45Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.764 r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.512    10.276    minerva_cpu/loadstore/netsoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124    10.400 r  minerva_cpu/loadstore/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.391    10.791    minerva_cpu_n_130
    SLICE_X43Y12         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.446    11.446    sys_clk
    SLICE_X43Y12         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X43Y12         FDRE (Setup_fdre_C_CE)      -0.205    11.264    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 2.469ns (26.775%)  route 6.752ns (73.225%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.569     1.569    sys_clk
    SLICE_X51Y12         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     1.988 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.182     3.170    p_0_in6_in[2]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.296     3.466 r  netsoc_sdram_bankmachine3_twtpcon_ready_i_11/O
                         net (fo=1, routed)           0.000     3.466    netsoc_sdram_bankmachine3_twtpcon_ready_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.979 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.979    netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.233 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.051     5.284    netsoc_sdram_bankmachine3_row_hit
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.367     5.651 r  netsoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=3, routed)           0.807     6.457    netsoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.581 r  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          0.849     7.430    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=8, routed)           0.448     8.002    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I0_O)        0.124     8.126 r  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=39, routed)          1.514     9.640    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X45Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.764 r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_i_3/O
                         net (fo=4, routed)           0.512    10.276    minerva_cpu/loadstore/netsoc_sdram_bankmachine7_cmd_buffer_valid_n_reg
    SLICE_X43Y12         LUT6 (Prop_lut6_I1_O)        0.124    10.400 r  minerva_cpu/loadstore/netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.391    10.791    minerva_cpu_n_130
    SLICE_X43Y12         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.446    11.446    sys_clk
    SLICE_X43Y12         FDRE                                         r  netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.525    
                         clock uncertainty           -0.057    11.469    
    SLICE_X43Y12         FDRE (Setup_fdre_C_CE)      -0.205    11.264    netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_cmd_buffer_valid_n_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 2.469ns (26.676%)  route 6.786ns (73.324%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.569     1.569    sys_clk
    SLICE_X51Y12         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     1.988 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.182     3.170    p_0_in6_in[2]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.296     3.466 r  netsoc_sdram_bankmachine3_twtpcon_ready_i_11/O
                         net (fo=1, routed)           0.000     3.466    netsoc_sdram_bankmachine3_twtpcon_ready_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.979 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.979    netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.233 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.051     5.284    netsoc_sdram_bankmachine3_row_hit
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.367     5.651 r  netsoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=3, routed)           0.807     6.457    netsoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.581 f  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          0.849     7.430    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.554 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=8, routed)           0.486     8.040    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I2_O)        0.124     8.164 f  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_10/O
                         net (fo=5, routed)           0.898     9.062    netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.186 r  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_5/O
                         net (fo=9, routed)           0.812     9.998    netsoc_sdram_bankmachine1_twtpcon_valid
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.122 r  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.703    10.825    netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X52Y8          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_valid_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.454    11.454    sys_clk
    SLICE_X52Y8          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_valid_n_reg/C
                         clock pessimism              0.093    11.547    
                         clock uncertainty           -0.057    11.491    
    SLICE_X52Y8          FDRE (Setup_fdre_C_CE)      -0.169    11.322    netsoc_sdram_bankmachine1_cmd_buffer_valid_n_reg
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 2.469ns (26.692%)  route 6.781ns (73.308%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.569     1.569    sys_clk
    SLICE_X51Y12         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     1.988 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.182     3.170    p_0_in6_in[2]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.296     3.466 r  netsoc_sdram_bankmachine3_twtpcon_ready_i_11/O
                         net (fo=1, routed)           0.000     3.466    netsoc_sdram_bankmachine3_twtpcon_ready_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.979 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.979    netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.233 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.051     5.284    netsoc_sdram_bankmachine3_row_hit
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.367     5.651 r  netsoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=3, routed)           0.807     6.457    netsoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.581 f  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          0.849     7.430    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.554 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=8, routed)           0.486     8.040    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I2_O)        0.124     8.164 f  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_10/O
                         net (fo=5, routed)           0.898     9.062    netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.186 r  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_5/O
                         net (fo=9, routed)           0.812     9.998    netsoc_sdram_bankmachine1_twtpcon_valid
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.122 r  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.697    10.819    netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X52Y6          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.455    11.455    sys_clk
    SLICE_X52Y6          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[5]/C
                         clock pessimism              0.093    11.548    
                         clock uncertainty           -0.057    11.492    
    SLICE_X52Y6          FDRE (Setup_fdre_C_CE)      -0.169    11.323    netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 2.469ns (26.692%)  route 6.781ns (73.308%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.569     1.569    sys_clk
    SLICE_X51Y12         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     1.988 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.182     3.170    p_0_in6_in[2]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.296     3.466 r  netsoc_sdram_bankmachine3_twtpcon_ready_i_11/O
                         net (fo=1, routed)           0.000     3.466    netsoc_sdram_bankmachine3_twtpcon_ready_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.979 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.979    netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.233 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.051     5.284    netsoc_sdram_bankmachine3_row_hit
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.367     5.651 r  netsoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=3, routed)           0.807     6.457    netsoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.581 f  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          0.849     7.430    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.554 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=8, routed)           0.486     8.040    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I2_O)        0.124     8.164 f  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_10/O
                         net (fo=5, routed)           0.898     9.062    netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_10_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.186 r  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_5/O
                         net (fo=9, routed)           0.812     9.998    netsoc_sdram_bankmachine1_twtpcon_valid
    SLICE_X56Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.122 r  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_1/O
                         net (fo=23, routed)          0.697    10.819    netsoc_sdram_bankmachine1_cmd_buffer_pipe_ce
    SLICE_X52Y6          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.455    11.455    sys_clk
    SLICE_X52Y6          FDRE                                         r  netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[6]/C
                         clock pessimism              0.093    11.548    
                         clock uncertainty           -0.057    11.492    
    SLICE_X52Y6          FDRE (Setup_fdre_C_CE)      -0.169    11.323    netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine2_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 2.697ns (29.514%)  route 6.441ns (70.486%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.569     1.569    sys_clk
    SLICE_X51Y12         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     1.988 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.182     3.170    p_0_in6_in[2]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.296     3.466 r  netsoc_sdram_bankmachine3_twtpcon_ready_i_11/O
                         net (fo=1, routed)           0.000     3.466    netsoc_sdram_bankmachine3_twtpcon_ready_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.979 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.979    netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.233 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.051     5.284    netsoc_sdram_bankmachine3_row_hit
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.367     5.651 r  netsoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=3, routed)           0.807     6.457    netsoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.581 f  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          0.849     7.430    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.554 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=8, routed)           0.618     8.172    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.150     8.322 r  bankmachine2_state[3]_i_13/O
                         net (fo=1, routed)           1.109     9.432    bankmachine2_state[3]_i_13_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I2_O)        0.326     9.758 f  bankmachine2_state[3]_i_8/O
                         net (fo=1, routed)           0.447    10.204    bankmachine2_state[3]_i_8_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.328 r  bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.379    10.707    bankmachine2_next_state
    SLICE_X44Y1          FDRE                                         r  bankmachine2_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.452    11.452    sys_clk
    SLICE_X44Y1          FDRE                                         r  bankmachine2_state_reg[0]/C
                         clock pessimism              0.079    11.531    
                         clock uncertainty           -0.057    11.475    
    SLICE_X44Y1          FDRE (Setup_fdre_C_CE)      -0.205    11.270    bankmachine2_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine2_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 2.697ns (29.514%)  route 6.441ns (70.486%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.569     1.569    sys_clk
    SLICE_X51Y12         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     1.988 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.182     3.170    p_0_in6_in[2]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.296     3.466 r  netsoc_sdram_bankmachine3_twtpcon_ready_i_11/O
                         net (fo=1, routed)           0.000     3.466    netsoc_sdram_bankmachine3_twtpcon_ready_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.979 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.979    netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.233 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.051     5.284    netsoc_sdram_bankmachine3_row_hit
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.367     5.651 r  netsoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=3, routed)           0.807     6.457    netsoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.581 f  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          0.849     7.430    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.554 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=8, routed)           0.618     8.172    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.150     8.322 r  bankmachine2_state[3]_i_13/O
                         net (fo=1, routed)           1.109     9.432    bankmachine2_state[3]_i_13_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I2_O)        0.326     9.758 f  bankmachine2_state[3]_i_8/O
                         net (fo=1, routed)           0.447    10.204    bankmachine2_state[3]_i_8_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.328 r  bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.379    10.707    bankmachine2_next_state
    SLICE_X44Y1          FDRE                                         r  bankmachine2_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.452    11.452    sys_clk
    SLICE_X44Y1          FDRE                                         r  bankmachine2_state_reg[1]/C
                         clock pessimism              0.079    11.531    
                         clock uncertainty           -0.057    11.475    
    SLICE_X44Y1          FDRE (Setup_fdre_C_CE)      -0.205    11.270    bankmachine2_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine2_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.138ns  (logic 2.697ns (29.514%)  route 6.441ns (70.486%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        1.569     1.569    sys_clk
    SLICE_X51Y12         FDRE                                         r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.419     1.988 r  netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=5, routed)           1.182     3.170    p_0_in6_in[2]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.296     3.466 r  netsoc_sdram_bankmachine3_twtpcon_ready_i_11/O
                         net (fo=1, routed)           0.000     3.466    netsoc_sdram_bankmachine3_twtpcon_ready_i_11_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.979 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.979    netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_6_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.233 r  netsoc_sdram_bankmachine3_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.051     5.284    netsoc_sdram_bankmachine3_row_hit
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.367     5.651 r  netsoc_sdram_choose_req_grant[2]_i_24/O
                         net (fo=3, routed)           0.807     6.457    netsoc_sdram_choose_req_grant[2]_i_24_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.581 f  netsoc_sdram_choose_req_grant[2]_i_13/O
                         net (fo=11, routed)          0.849     7.430    netsoc_sdram_choose_req_grant[2]_i_13_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.554 f  netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3/O
                         net (fo=8, routed)           0.618     8.172    netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.150     8.322 r  bankmachine2_state[3]_i_13/O
                         net (fo=1, routed)           1.109     9.432    bankmachine2_state[3]_i_13_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I2_O)        0.326     9.758 f  bankmachine2_state[3]_i_8/O
                         net (fo=1, routed)           0.447    10.204    bankmachine2_state[3]_i_8_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.328 r  bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.379    10.707    bankmachine2_next_state
    SLICE_X44Y1          FDRE                                         r  bankmachine2_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4177, routed)        1.452    11.452    sys_clk
    SLICE_X44Y1          FDRE                                         r  bankmachine2_state_reg[2]/C
                         clock pessimism              0.079    11.531    
                         clock uncertainty           -0.057    11.475    
    SLICE_X44Y1          FDRE (Setup_fdre_C_CE)      -0.205    11.270    bankmachine2_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  0.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.566     0.566    sys_clk
    SLICE_X47Y44         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y44         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y44         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.566     0.566    sys_clk
    SLICE_X47Y44         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y44         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y44         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.566     0.566    sys_clk
    SLICE_X47Y44         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y44         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y44         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.566     0.566    sys_clk
    SLICE_X47Y44         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y44         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y44         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.566     0.566    sys_clk
    SLICE_X47Y44         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y44         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y44         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.566     0.566    sys_clk
    SLICE_X47Y44         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y44         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y44         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.566     0.566    sys_clk
    SLICE_X47Y44         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y44         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y44         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.566     0.566    sys_clk
    SLICE_X47Y44         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.913    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y44         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.836     0.836    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y44         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.579    
    SLICE_X46Y44         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.889    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 minerva_cpu/payload__instruction$40_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minerva_cpu/payload__rd$46_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.812%)  route 0.222ns (61.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.557     0.557    minerva_cpu/clk100
    SLICE_X37Y19         FDRE                                         r  minerva_cpu/payload__instruction$40_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  minerva_cpu/payload__instruction$40_reg[10]/Q
                         net (fo=2, routed)           0.222     0.920    minerva_cpu/payload__instruction$40[10]
    SLICE_X35Y21         FDRE                                         r  minerva_cpu/payload__rd$46_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.821     0.821    minerva_cpu/clk100
    SLICE_X35Y21         FDRE                                         r  minerva_cpu/payload__rd$46_reg[3]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.070     0.886    minerva_cpu/payload__rd$46_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 minerva_cpu/payload__instruction$40_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minerva_cpu/payload__csr_we$72_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.519%)  route 0.232ns (55.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.558     0.558    minerva_cpu/clk100
    SLICE_X43Y18         FDRE                                         r  minerva_cpu/payload__instruction$40_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  minerva_cpu/payload__instruction$40_reg[13]/Q
                         net (fo=23, routed)          0.232     0.930    minerva_cpu/payload__instruction$40[13]
    SLICE_X34Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.975 r  minerva_cpu/payload__csr_we$72_i_1/O
                         net (fo=1, routed)           0.000     0.975    minerva_cpu/decoder_csr_we
    SLICE_X34Y19         FDRE                                         r  minerva_cpu/payload__csr_we$72_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4177, routed)        0.823     0.823    minerva_cpu/clk100
    SLICE_X34Y19         FDRE                                         r  minerva_cpu/payload__csr_we$72_reg/C
                         clock pessimism             -0.005     0.818    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.121     0.939    minerva_cpu/payload__csr_we$72_reg
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14  data_mem_grain14_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y9   data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  memadr_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  storage_1_reg_0_15_6_9/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  storage_1_reg_0_15_6_9/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y45  storage_1_reg_0_15_6_9/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40  storage_2_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40  storage_2_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40  storage_2_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40  storage_2_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40  storage_2_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40  storage_2_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40  storage_2_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y5   storage_3_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y5   storage_3_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y5   storage_3_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y5   storage_3_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y5   storage_3_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y5   storage_3_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y5   storage_3_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y5   storage_3_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y3   storage_3_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y3   storage_3_reg_0_7_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.645ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y44         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.597     3.870    clk200_clk
    SLICE_X64Y44         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.870    
                         clock uncertainty           -0.125     3.746    
    SLICE_X64Y44         FDPE (Setup_fdpe_C_D)       -0.035     3.711    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.711    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.645    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.455ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X28Y13         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     2.561    eth_rx_clk
    SLICE_X28Y13         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.561    
                         clock uncertainty           -0.025     2.536    
    SLICE_X28Y13         FDPE (Setup_fdpe_C_D)       -0.005     2.531    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.531    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.455    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X28Y19         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.557     2.557    eth_tx_clk
    SLICE_X28Y19         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.557    
                         clock uncertainty           -0.025     2.532    
    SLICE_X28Y19         FDPE (Setup_fdpe_C_D)       -0.005     2.527    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.527    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.451    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y45         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4177, routed)        0.597     2.597    sys_clk
    SLICE_X64Y45         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty           -0.129     2.467    
    SLICE_X64Y45         FDPE (Setup_fdpe_C_D)       -0.035     2.432    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.432    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.366    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.053 (r) | FAST    |     2.380 (r) | SLOW    | pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     3.232 (r) | SLOW    |    -0.829 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.909 (r) | SLOW    |    -1.018 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     3.451 (r) | SLOW    |    -0.904 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.295 (r) | SLOW    |    -0.801 (r) | FAST    |            |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     5.528 (r) | SLOW    |    -1.099 (r) | FAST    |            |
sys_clk    | cpu_reset        | FDPE           | -        |     2.877 (r) | SLOW    |    -0.459 (r) | FAST    |            |
sys_clk    | eth_mdio         | FDRE           | -        |     2.440 (r) | SLOW    |    -0.345 (r) | FAST    |            |
sys_clk    | serial_rx        | FDRE           | -        |     4.269 (r) | SLOW    |    -1.203 (r) | FAST    |            |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.704 (r) | SLOW    |    -0.177 (r) | FAST    |            |
sys_clk    | user_btn0        | FDRE           | -        |     6.854 (r) | SLOW    |    -1.752 (r) | FAST    |            |
sys_clk    | user_btn1        | FDSE           | -        |     6.097 (r) | SLOW    |    -1.762 (r) | FAST    |            |
sys_clk    | user_btn2        | FDRE           | -        |     6.547 (r) | SLOW    |    -1.697 (r) | FAST    |            |
sys_clk    | user_btn3        | FDRE           | -        |     6.598 (r) | SLOW    |    -1.743 (r) | FAST    |            |
sys_clk    | user_sw0         | FDRE           | -        |     5.404 (r) | SLOW    |    -1.560 (r) | FAST    |            |
sys_clk    | user_sw1         | FDRE           | -        |     5.268 (r) | SLOW    |    -1.489 (r) | FAST    |            |
sys_clk    | user_sw2         | FDRE           | -        |     5.066 (r) | SLOW    |    -1.412 (r) | FAST    |            |
sys_clk    | user_sw3         | FDRE           | -        |     4.978 (r) | SLOW    |    -1.374 (r) | FAST    |            |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.682 (r) | SLOW    |      3.386 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.742 (r) | SLOW    |      3.447 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.719 (r) | SLOW    |      3.437 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.742 (r) | SLOW    |      3.439 (r) | FAST    |               |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.032 (r) | SLOW    |      3.048 (r) | FAST    |               |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.157 (r) | SLOW    |      1.411 (r) | FAST    |               |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.622 (r) | SLOW    |      1.630 (r) | FAST    |               |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.614 (r) | SLOW    |      1.623 (r) | FAST    |               |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.470 (r) | SLOW    |      1.535 (r) | FAST    |               |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.309 (r) | SLOW    |      1.484 (r) | FAST    |               |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.764 (r) | SLOW    |      1.705 (r) | FAST    |               |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.307 (r) | SLOW    |      1.477 (r) | FAST    |               |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.297 (r) | SLOW    |      1.470 (r) | FAST    |               |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.373 (r) | SLOW    |      1.980 (r) | FAST    |               |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.686 (r) | SLOW    |      2.084 (r) | FAST    |               |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.912 (r) | SLOW    |      1.779 (r) | FAST    |               |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.513 (r) | SLOW    |      2.030 (r) | FAST    |               |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.772 (r) | SLOW    |      1.713 (r) | FAST    |               |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.534 (r) | SLOW    |      2.032 (r) | FAST    |               |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.922 (r) | SLOW    |      1.793 (r) | FAST    |               |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.674 (r) | SLOW    |      2.086 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.471 (r) | SLOW    |      1.546 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.071 (r) | SLOW    |      1.812 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.472 (r) | SLOW    |      1.553 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.072 (r) | SLOW    |      1.808 (r) | FAST    |               |
sys_clk    | eth_mdc          | FDRE           | -     |      9.172 (r) | SLOW    |      3.031 (r) | FAST    |               |
sys_clk    | eth_mdio         | FDRE           | -     |      9.035 (r) | SLOW    |      2.655 (r) | FAST    |               |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.479 (r) | SLOW    |      2.930 (r) | FAST    |               |
sys_clk    | serial_tx        | FDSE           | -     |     10.198 (r) | SLOW    |      3.394 (r) | FAST    |               |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.161 (r) | SLOW    |      2.890 (r) | FAST    |               |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.651 (r) | SLOW    |      3.184 (r) | FAST    |               |
sys_clk    | user_led0        | FDRE           | -     |      8.868 (r) | SLOW    |      2.865 (r) | FAST    |               |
sys_clk    | user_led1        | FDRE           | -     |      8.967 (r) | SLOW    |      2.873 (r) | FAST    |               |
sys_clk    | user_led2        | FDRE           | -     |      9.605 (r) | SLOW    |      3.249 (r) | FAST    |               |
sys_clk    | user_led3        | FDRE           | -     |      9.458 (r) | SLOW    |      3.190 (r) | FAST    |               |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.953 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.899 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.887 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.799 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.690 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.625 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.886 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.620 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 3.109 ns
Ideal Clock Offset to Actual Clock: -2.355 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.232 (r) | SLOW    |  -0.829 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.909 (r) | SLOW    |  -1.018 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.451 (r) | SLOW    |  -0.904 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.295 (r) | SLOW    |  -0.801 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.909 (r) | SLOW    |  -0.801 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.530 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.157 (r) | SLOW    |   1.411 (r) | FAST    |    0.000 |
ddram_dq[1]        |   6.622 (r) | SLOW    |   1.630 (r) | FAST    |    0.465 |
ddram_dq[2]        |   6.614 (r) | SLOW    |   1.623 (r) | FAST    |    0.457 |
ddram_dq[3]        |   6.470 (r) | SLOW    |   1.535 (r) | FAST    |    0.313 |
ddram_dq[4]        |   6.309 (r) | SLOW    |   1.484 (r) | FAST    |    0.152 |
ddram_dq[5]        |   6.764 (r) | SLOW    |   1.705 (r) | FAST    |    0.607 |
ddram_dq[6]        |   6.307 (r) | SLOW    |   1.477 (r) | FAST    |    0.150 |
ddram_dq[7]        |   6.297 (r) | SLOW    |   1.470 (r) | FAST    |    0.140 |
ddram_dq[8]        |   7.373 (r) | SLOW    |   1.980 (r) | FAST    |    1.216 |
ddram_dq[9]        |   7.686 (r) | SLOW    |   2.084 (r) | FAST    |    1.530 |
ddram_dq[10]       |   6.912 (r) | SLOW    |   1.779 (r) | FAST    |    0.755 |
ddram_dq[11]       |   7.513 (r) | SLOW    |   2.030 (r) | FAST    |    1.356 |
ddram_dq[12]       |   6.772 (r) | SLOW    |   1.713 (r) | FAST    |    0.615 |
ddram_dq[13]       |   7.534 (r) | SLOW    |   2.032 (r) | FAST    |    1.377 |
ddram_dq[14]       |   6.922 (r) | SLOW    |   1.793 (r) | FAST    |    0.765 |
ddram_dq[15]       |   7.674 (r) | SLOW    |   2.086 (r) | FAST    |    1.517 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.686 (r) | SLOW    |   1.411 (r) | FAST    |    1.530 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.601 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.471 (r) | SLOW    |   1.546 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.071 (r) | SLOW    |   1.812 (r) | FAST    |    0.600 |
ddram_dqs_p[0]     |   6.472 (r) | SLOW    |   1.553 (r) | FAST    |    0.007 |
ddram_dqs_p[1]     |   7.072 (r) | SLOW    |   1.808 (r) | FAST    |    0.601 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.072 (r) | SLOW    |   1.546 (r) | FAST    |    0.601 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.062 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.682 (r) | SLOW    |   3.386 (r) | FAST    |    0.000 |
eth_tx_data[1]     |   9.742 (r) | SLOW    |   3.447 (r) | FAST    |    0.062 |
eth_tx_data[2]     |   9.719 (r) | SLOW    |   3.437 (r) | FAST    |    0.051 |
eth_tx_data[3]     |   9.742 (r) | SLOW    |   3.439 (r) | FAST    |    0.060 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.742 (r) | SLOW    |   3.386 (r) | FAST    |    0.062 |
-------------------+-------------+---------+-------------+---------+----------+




