<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p376" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_376{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_376{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_376{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_376{left:69px;bottom:1084px;}
#t5_376{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_376{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_376{left:69px;bottom:1045px;}
#t8_376{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t9_376{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_376{left:69px;bottom:1005px;}
#tb_376{left:95px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_376{left:69px;bottom:950px;letter-spacing:0.14px;}
#td_376{left:151px;bottom:950px;letter-spacing:0.15px;word-spacing:-0.02px;}
#te_376{left:69px;bottom:926px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tf_376{left:69px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_376{left:69px;bottom:892px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_376{left:69px;bottom:875px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#ti_376{left:69px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tj_376{left:69px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_376{left:69px;bottom:817px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tl_376{left:69px;bottom:800px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#tm_376{left:69px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_376{left:69px;bottom:759px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#to_376{left:69px;bottom:742px;letter-spacing:-0.18px;word-spacing:-0.91px;}
#tp_376{left:69px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_376{left:69px;bottom:709px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_376{left:69px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_376{left:69px;bottom:675px;letter-spacing:-0.15px;}
#tt_376{left:69px;bottom:625px;letter-spacing:-0.1px;}
#tu_376{left:154px;bottom:625px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tv_376{left:69px;bottom:601px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_376{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_376{left:69px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_376{left:69px;bottom:543px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_376{left:69px;bottom:501px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t10_376{left:165px;bottom:501px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t11_376{left:69px;bottom:477px;letter-spacing:-0.15px;}
#t12_376{left:117px;bottom:477px;letter-spacing:-0.18px;word-spacing:0.03px;}
#t13_376{left:274px;bottom:477px;letter-spacing:-0.16px;}
#t14_376{left:69px;bottom:458px;letter-spacing:-0.15px;}
#t15_376{left:117px;bottom:458px;letter-spacing:-0.15px;}
#t16_376{left:274px;bottom:458px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t17_376{left:69px;bottom:440px;letter-spacing:-0.15px;}
#t18_376{left:117px;bottom:440px;letter-spacing:-0.15px;}
#t19_376{left:274px;bottom:440px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1a_376{left:69px;bottom:422px;letter-spacing:-0.17px;}
#t1b_376{left:274px;bottom:422px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1c_376{left:69px;bottom:403px;letter-spacing:-0.15px;}
#t1d_376{left:117px;bottom:403px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1e_376{left:69px;bottom:385px;letter-spacing:-0.17px;}
#t1f_376{left:69px;bottom:367px;letter-spacing:-0.15px;}
#t1g_376{left:117px;bottom:367px;letter-spacing:-0.18px;word-spacing:0.03px;}
#t1h_376{left:282px;bottom:367px;letter-spacing:-0.16px;}
#t1i_376{left:69px;bottom:348px;letter-spacing:-0.17px;}
#t1j_376{left:282px;bottom:348px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1k_376{left:69px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1l_376{left:69px;bottom:290px;letter-spacing:-0.17px;}
#t1m_376{left:90px;bottom:260px;letter-spacing:-0.13px;}
#t1n_376{left:227px;bottom:260px;letter-spacing:-0.12px;}
#t1o_376{left:90px;bottom:243px;letter-spacing:-0.12px;}
#t1p_376{left:227px;bottom:243px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_376{left:90px;bottom:224px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_376{left:227px;bottom:224px;letter-spacing:-0.15px;}
#t1s_376{left:90px;bottom:206px;letter-spacing:-0.12px;}
#t1t_376{left:227px;bottom:206px;letter-spacing:-0.13px;}
#t1u_376{left:69px;bottom:165px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1v_376{left:69px;bottom:148px;letter-spacing:-0.18px;word-spacing:-0.43px;}

.s1_376{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_376{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_376{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_376{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_376{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_376{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_376{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_376{font-size:14px;font-family:CourierNew_3el;color:#000;}
.s9_376{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts376" type="text/css" >

@font-face {
	font-family: CourierNew_3el;
	src: url("fonts/CourierNew_3el.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg376Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg376" style="-webkit-user-select: none;"><object width="935" height="1210" data="376/376.svg" type="image/svg+xml" id="pdf376" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_376" class="t s1_376">10-36 </span><span id="t2_376" class="t s1_376">Vol. 3A </span>
<span id="t3_376" class="t s2_376">PROCESSOR MANAGEMENT AND INITIALIZATION </span>
<span id="t4_376" class="t s3_376">• </span><span id="t5_376" class="t s4_376">A loader can load the update and test the processor to determine if the update was loaded correctly. See </span>
<span id="t6_376" class="t s4_376">Section 10.11.7, “Update Signature and Verification.” </span>
<span id="t7_376" class="t s3_376">• </span><span id="t8_376" class="t s4_376">A loader can verify the integrity of the update data by performing a checksum on the double words of the </span>
<span id="t9_376" class="t s4_376">update summing to zero. See Section 10.11.5, “Microcode Update Checksum.” </span>
<span id="ta_376" class="t s3_376">• </span><span id="tb_376" class="t s4_376">A loader can provide power-on messages indicating successful loading of an update. </span>
<span id="tc_376" class="t s5_376">10.11.7 </span><span id="td_376" class="t s5_376">Update Signature and Verification </span>
<span id="te_376" class="t s4_376">The P6 family and later processors provide capabilities to verify the authenticity of a particular update and to iden- </span>
<span id="tf_376" class="t s4_376">tify the current update revision. This section describes the model-specific extensions of processors that support </span>
<span id="tg_376" class="t s4_376">this feature. The update verification method below assumes that the BIOS will only verify an update that is more </span>
<span id="th_376" class="t s4_376">recent than the revision currently loaded in the processor. </span>
<span id="ti_376" class="t s4_376">CPUID returns a value in a model specific register in addition to its usual register return values. The semantics of </span>
<span id="tj_376" class="t s4_376">CPUID cause it to deposit an update ID value in the 64-bit model-specific register at address 08BH </span>
<span id="tk_376" class="t s4_376">(IA32_BIOS_SIGN_ID). If no update is present in the processor, the value in the MSR remains unmodified. The </span>
<span id="tl_376" class="t s4_376">BIOS must pre-load a zero into the MSR before executing CPUID. If a read of the MSR at 8BH still returns zero after </span>
<span id="tm_376" class="t s4_376">executing CPUID, this indicates that no update is present. </span>
<span id="tn_376" class="t s4_376">The update ID value returned in the EDX register after RDMSR executes indicates the revision of the update loaded </span>
<span id="to_376" class="t s4_376">in the processor. This value, in combination with the CPUID value returned in the EAX register, uniquely identifies a </span>
<span id="tp_376" class="t s4_376">particular update. The signature ID can be directly compared with the update revision field in a microcode update </span>
<span id="tq_376" class="t s4_376">header for verification of a correct load. No consecutive updates released for a given stepping of a processor may </span>
<span id="tr_376" class="t s4_376">share the same signature. The processor signature returned by CPUID differentiates updates for different step- </span>
<span id="ts_376" class="t s4_376">pings. </span>
<span id="tt_376" class="t s6_376">10.11.7.1 </span><span id="tu_376" class="t s6_376">Determining the Signature </span>
<span id="tv_376" class="t s4_376">An update that is successfully loaded into the processor provides a signature that matches the update revision of </span>
<span id="tw_376" class="t s4_376">the currently functioning revision. This signature is available any time after the actual update has been loaded. </span>
<span id="tx_376" class="t s4_376">Requesting the signature does not have a negative impact upon a loaded update. </span>
<span id="ty_376" class="t s4_376">The procedure for determining this signature shown in Example 10-9. </span>
<span id="tz_376" class="t s7_376">Example 10-9. </span><span id="t10_376" class="t s7_376">Assembly Code to Retrieve the Update Revision </span>
<span id="t11_376" class="t s8_376">MOV </span><span id="t12_376" class="t s8_376">ECX, 08BH </span><span id="t13_376" class="t s8_376">;IA32_BIOS_SIGN_ID </span>
<span id="t14_376" class="t s8_376">XOR </span><span id="t15_376" class="t s8_376">EAX, EAX </span><span id="t16_376" class="t s8_376">;clear EAX </span>
<span id="t17_376" class="t s8_376">XOR </span><span id="t18_376" class="t s8_376">EDX, EDX </span><span id="t19_376" class="t s8_376">;clear EDX </span>
<span id="t1a_376" class="t s8_376">WRMSR </span><span id="t1b_376" class="t s8_376">;Load 0 to MSR at 8BH </span>
<span id="t1c_376" class="t s8_376">MOV </span><span id="t1d_376" class="t s8_376">EAX, 1 </span>
<span id="t1e_376" class="t s8_376">cpuid </span>
<span id="t1f_376" class="t s8_376">MOV </span><span id="t1g_376" class="t s8_376">ECX, 08BH </span><span id="t1h_376" class="t s8_376">;IA32_BIOS_SIGN_ID </span>
<span id="t1i_376" class="t s8_376">rdmsr </span><span id="t1j_376" class="t s8_376">;Read Model Specific Register </span>
<span id="t1k_376" class="t s4_376">If there is an update active in the processor, its revision is returned in the EDX register after the RDMSR instruction </span>
<span id="t1l_376" class="t s4_376">executes. </span>
<span id="t1m_376" class="t s9_376">IA32_BIOS_SIGN_ID </span><span id="t1n_376" class="t s9_376">Microcode Update Signature Register </span>
<span id="t1o_376" class="t s9_376">MSR Address: </span><span id="t1p_376" class="t s9_376">08BH Accessed as a Qword </span>
<span id="t1q_376" class="t s9_376">Default Value: </span><span id="t1r_376" class="t s9_376">XXXX XXXX XXXX XXXXh </span>
<span id="t1s_376" class="t s9_376">Access: </span><span id="t1t_376" class="t s9_376">Read/Write </span>
<span id="t1u_376" class="t s4_376">The IA32_BIOS_SIGN_ID register is used to report the microcode update signature when CPUID executes. The </span>
<span id="t1v_376" class="t s4_376">signature is returned in the upper DWORD (Table 10-12). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
