#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Apr 17 16:59:54 2015
# Process ID: 9740
# Log file: C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.runs/synth_1/Wrapper.vds
# Journal file: C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.cache/wt [current_project]
# set_property parent.project_path C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib {
#   C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/Color_mux.v
#   C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/HSyncComparitor.v
#   C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/VCounter.v
#   C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/DisplayAreaComparitor.v
#   C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/HCounter.v
#   C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/clk_div.v
#   C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/VSyncComparitor.v
#   C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/Wrapper.v
# }
# read_xdc C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc]
# catch { write_hwdef -file Wrapper.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Wrapper -part xc7a100tcsg324-1
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 231.625 ; gain = 73.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Wrapper' [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/Wrapper.v:21]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/clk_div.v:21]
	Parameter constantNumber bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/clk_div.v:21]
INFO: [Synth 8-638] synthesizing module 'HCounter' [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/HCounter.v:21]
INFO: [Synth 8-256] done synthesizing module 'HCounter' (2#1) [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/HCounter.v:21]
INFO: [Synth 8-638] synthesizing module 'VCounter' [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/VCounter.v:21]
INFO: [Synth 8-256] done synthesizing module 'VCounter' (3#1) [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/VCounter.v:21]
INFO: [Synth 8-638] synthesizing module 'HSyncComparitor' [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/HSyncComparitor.v:21]
INFO: [Synth 8-256] done synthesizing module 'HSyncComparitor' (4#1) [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/HSyncComparitor.v:21]
INFO: [Synth 8-638] synthesizing module 'VSyncComparitor' [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/VSyncComparitor.v:21]
INFO: [Synth 8-256] done synthesizing module 'VSyncComparitor' (5#1) [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/VSyncComparitor.v:21]
INFO: [Synth 8-638] synthesizing module 'DisplayAreaComparitor' [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/DisplayAreaComparitor.v:21]
INFO: [Synth 8-256] done synthesizing module 'DisplayAreaComparitor' (6#1) [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/DisplayAreaComparitor.v:21]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/Wrapper.v:73]
INFO: [Synth 8-638] synthesizing module 'Color_mux' [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/Color_mux.v:21]
INFO: [Synth 8-256] done synthesizing module 'Color_mux' (7#1) [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/Color_mux.v:21]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (8#1) [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/sources_1/imports/VGA_Final/Wrapper.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:37 . Memory (MB): peak = 265.676 ; gain = 107.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 265.676 ; gain = 107.801
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Clay/Desktop/proj6all/proj6vga/proj6vga.srcs/constrs_1/imports/Nexys4_Master_xdc/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.485 . Memory (MB): peak = 568.555 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------
ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "TC" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:01:12 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Wrapper 
Detailed RTL Component Info : 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module HCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module HSyncComparitor 
Detailed RTL Component Info : 
Module VSyncComparitor 
Detailed RTL Component Info : 
Module DisplayAreaComparitor 
Detailed RTL Component Info : 
Module Color_mux 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:01:13 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "clkdiv/count" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "clkdiv/clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "HC/TC" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:13 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:01:13 . Memory (MB): peak = 568.555 ; gain = 410.680

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[31] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[30] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[29] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[28] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[27] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[26] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[25] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[24] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[23] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[22] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[21] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[20] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[19] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[18] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[17] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[16] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[15] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[14] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[13] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[12] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[11] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[10] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[9] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[8] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[7] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[6] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[5] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[4] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[3] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[2] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\clkdiv/count_reg[1] ) is unused and will be removed from module Wrapper.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:16 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:16 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:01:16 . Memory (MB): peak = 568.555 ; gain = 410.680

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:01:16 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:34 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:35 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:01:35 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:36 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:36 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:36 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |    10|
|4     |LUT3 |     2|
|5     |LUT4 |     6|
|6     |LUT5 |    11|
|7     |LUT6 |    19|
|8     |FDCE |    22|
|9     |IBUF |     2|
|10    |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    89|
|2     |  HC     |HCounter |    37|
|3     |  VC     |VCounter |    31|
|4     |  clkdiv |clk_div  |     4|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:37 . Memory (MB): peak = 568.555 ; gain = 410.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:51 . Memory (MB): peak = 568.555 ; gain = 87.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:37 . Memory (MB): peak = 568.555 ; gain = 410.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:25 . Memory (MB): peak = 568.555 ; gain = 390.922
# write_checkpoint -noxdef Wrapper.dcp
# catch { report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.532 . Memory (MB): peak = 568.555 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 17 17:01:44 2015...
