/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* dynports =  1  *)
(* src = "dut.sv:1.1-20.10" *)
module param_test(clk, rst, data_in, data_out);
  (* src = "dut.sv:6.29-6.32" *)
  input clk;
  wire clk;
  (* src = "dut.sv:8.29-8.36" *)
  input [7:0] data_in;
  wire [7:0] data_in;
  (* src = "dut.sv:9.29-9.37" *)
  output [7:0] data_out;
  wire [7:0] data_out;
  (* src = "dut.sv:7.29-7.32" *)
  input rst;
  wire rst;
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.5-18.8" *)
  \$_DFFE_PN_  \data_out_reg[0]  /* _0_ */ (
    .C(clk),
    .D(data_in[0]),
    .E(rst),
    .Q(data_out[0])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.5-18.8" *)
  \$_DFFE_PN_  \data_out_reg[1]  /* _1_ */ (
    .C(clk),
    .D(data_in[1]),
    .E(rst),
    .Q(data_out[1])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.5-18.8" *)
  \$_DFFE_PN_  \data_out_reg[2]  /* _2_ */ (
    .C(clk),
    .D(data_in[2]),
    .E(rst),
    .Q(data_out[2])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.5-18.8" *)
  \$_DFFE_PN_  \data_out_reg[3]  /* _3_ */ (
    .C(clk),
    .D(data_in[3]),
    .E(rst),
    .Q(data_out[3])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.5-18.8" *)
  \$_DFFE_PN_  \data_out_reg[4]  /* _4_ */ (
    .C(clk),
    .D(data_in[4]),
    .E(rst),
    .Q(data_out[4])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.5-18.8" *)
  \$_DFFE_PN_  \data_out_reg[5]  /* _5_ */ (
    .C(clk),
    .D(data_in[5]),
    .E(rst),
    .Q(data_out[5])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.5-18.8" *)
  \$_DFFE_PN_  \data_out_reg[6]  /* _6_ */ (
    .C(clk),
    .D(data_in[6]),
    .E(rst),
    .Q(data_out[6])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:13.5-18.8" *)
  \$_DFFE_PN_  \data_out_reg[7]  /* _7_ */ (
    .C(clk),
    .D(data_in[7]),
    .E(rst),
    .Q(data_out[7])
  );
endmodule
