|top_level
IMEM_out[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[16] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[17] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[18] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[19] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[20] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[21] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[22] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[23] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[24] <= instruction[24].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[25] <= instruction[25].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[26] <= instruction[26].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[27] <= instruction[27].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[28] <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[29] <= instruction[29].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[30] <= instruction[30].DB_MAX_OUTPUT_PORT_TYPE
IMEM_out[31] <= instruction[31].DB_MAX_OUTPUT_PORT_TYPE
clk => LPM_ROM:IMEM.inclock
clk => PC_reg:inst1.clk
clk => reg_MEM_WB:inst15.clk
clk => reg_EX_MEM:inst12.clk
clk => reg_ID_EX:inst11.clk
clk => ID_CTRL_REG:inst6.clk
clk => LPM_RAM_DQ:DMEM.inclock
clk => nBit_reg:inst14.clk
clk => nBit_reg:inst13.clk
clk => nBit_reg:inst9.clk
global_reset => PC_reg:inst1.global_reset
global_reset => reg_MEM_WB:inst15.global_reset
global_reset => reg_EX_MEM:inst12.global_reset
global_reset => reg_ID_EX:inst11.global_reset
global_reset => ID_CTRL_REG:inst6.global_reset
global_reset => nBit_reg:inst14.clear
global_reset => nBit_reg:inst13.clear
global_reset => nBit_reg:inst9.clear
output_sys[0] <= bit8_mux_8Bits:inst3.outp[0]
output_sys[1] <= bit8_mux_8Bits:inst3.outp[1]
output_sys[2] <= bit8_mux_8Bits:inst3.outp[2]
output_sys[3] <= bit8_mux_8Bits:inst3.outp[3]
output_sys[4] <= bit8_mux_8Bits:inst3.outp[4]
output_sys[5] <= bit8_mux_8Bits:inst3.outp[5]
output_sys[6] <= bit8_mux_8Bits:inst3.outp[6]
output_sys[7] <= bit8_mux_8Bits:inst3.outp[7]
output_sel[0] => bit8_mux_8Bits:inst3.sel[0]
output_sel[1] => bit8_mux_8Bits:inst3.sel[1]
output_sel[2] => bit8_mux_8Bits:inst3.sel[2]


|top_level|LPM_ROM:IMEM
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[31].OE
memenab => otri[30].OE
memenab => otri[29].OE
memenab => otri[28].OE
memenab => otri[27].OE
memenab => otri[26].OE
memenab => otri[25].OE
memenab => otri[24].OE
memenab => otri[23].OE
memenab => otri[22].OE
memenab => otri[21].OE
memenab => otri[20].OE
memenab => otri[19].OE
memenab => otri[18].OE
memenab => otri[17].OE
memenab => otri[16].OE
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= otri[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= otri[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= otri[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= otri[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= otri[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= otri[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= otri[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= otri[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= otri[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= otri[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= otri[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= otri[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= otri[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= otri[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= otri[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= otri[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|LPM_ROM:IMEM|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]
q[16] <= altsyncram:rom_block.q_a[16]
q[17] <= altsyncram:rom_block.q_a[17]
q[18] <= altsyncram:rom_block.q_a[18]
q[19] <= altsyncram:rom_block.q_a[19]
q[20] <= altsyncram:rom_block.q_a[20]
q[21] <= altsyncram:rom_block.q_a[21]
q[22] <= altsyncram:rom_block.q_a[22]
q[23] <= altsyncram:rom_block.q_a[23]
q[24] <= altsyncram:rom_block.q_a[24]
q[25] <= altsyncram:rom_block.q_a[25]
q[26] <= altsyncram:rom_block.q_a[26]
q[27] <= altsyncram:rom_block.q_a[27]
q[28] <= altsyncram:rom_block.q_a[28]
q[29] <= altsyncram:rom_block.q_a[29]
q[30] <= altsyncram:rom_block.q_a[30]
q[31] <= altsyncram:rom_block.q_a[31]


|top_level|LPM_ROM:IMEM|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lrv:auto_generated.address_a[0]
address_a[1] => altsyncram_lrv:auto_generated.address_a[1]
address_a[2] => altsyncram_lrv:auto_generated.address_a[2]
address_a[3] => altsyncram_lrv:auto_generated.address_a[3]
address_a[4] => altsyncram_lrv:auto_generated.address_a[4]
address_a[5] => altsyncram_lrv:auto_generated.address_a[5]
address_a[6] => altsyncram_lrv:auto_generated.address_a[6]
address_a[7] => altsyncram_lrv:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lrv:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lrv:auto_generated.q_a[0]
q_a[1] <= altsyncram_lrv:auto_generated.q_a[1]
q_a[2] <= altsyncram_lrv:auto_generated.q_a[2]
q_a[3] <= altsyncram_lrv:auto_generated.q_a[3]
q_a[4] <= altsyncram_lrv:auto_generated.q_a[4]
q_a[5] <= altsyncram_lrv:auto_generated.q_a[5]
q_a[6] <= altsyncram_lrv:auto_generated.q_a[6]
q_a[7] <= altsyncram_lrv:auto_generated.q_a[7]
q_a[8] <= altsyncram_lrv:auto_generated.q_a[8]
q_a[9] <= altsyncram_lrv:auto_generated.q_a[9]
q_a[10] <= altsyncram_lrv:auto_generated.q_a[10]
q_a[11] <= altsyncram_lrv:auto_generated.q_a[11]
q_a[12] <= altsyncram_lrv:auto_generated.q_a[12]
q_a[13] <= altsyncram_lrv:auto_generated.q_a[13]
q_a[14] <= altsyncram_lrv:auto_generated.q_a[14]
q_a[15] <= altsyncram_lrv:auto_generated.q_a[15]
q_a[16] <= altsyncram_lrv:auto_generated.q_a[16]
q_a[17] <= altsyncram_lrv:auto_generated.q_a[17]
q_a[18] <= altsyncram_lrv:auto_generated.q_a[18]
q_a[19] <= altsyncram_lrv:auto_generated.q_a[19]
q_a[20] <= altsyncram_lrv:auto_generated.q_a[20]
q_a[21] <= altsyncram_lrv:auto_generated.q_a[21]
q_a[22] <= altsyncram_lrv:auto_generated.q_a[22]
q_a[23] <= altsyncram_lrv:auto_generated.q_a[23]
q_a[24] <= altsyncram_lrv:auto_generated.q_a[24]
q_a[25] <= altsyncram_lrv:auto_generated.q_a[25]
q_a[26] <= altsyncram_lrv:auto_generated.q_a[26]
q_a[27] <= altsyncram_lrv:auto_generated.q_a[27]
q_a[28] <= altsyncram_lrv:auto_generated.q_a[28]
q_a[29] <= altsyncram_lrv:auto_generated.q_a[29]
q_a[30] <= altsyncram_lrv:auto_generated.q_a[30]
q_a[31] <= altsyncram_lrv:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|LPM_ROM:IMEM|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|top_level|PC_reg:inst1
clk => nbit_reg:PC_reg.clk
global_reset => nbit_reg:PC_reg.clear
PC_next[0] => nbit_reg:PC_reg.parallel_in[0]
PC_next[1] => nbit_reg:PC_reg.parallel_in[1]
PC_next[2] => nbit_reg:PC_reg.parallel_in[2]
PC_next[3] => nbit_reg:PC_reg.parallel_in[3]
PC_next[4] => nbit_reg:PC_reg.parallel_in[4]
PC_next[5] => nbit_reg:PC_reg.parallel_in[5]
PC_next[6] => nbit_reg:PC_reg.parallel_in[6]
PC_next[7] => nbit_reg:PC_reg.parallel_in[7]
PC_next[8] => nbit_reg:PC_reg.parallel_in[8]
PC_next[9] => nbit_reg:PC_reg.parallel_in[9]
PC_next[10] => nbit_reg:PC_reg.parallel_in[10]
PC_next[11] => nbit_reg:PC_reg.parallel_in[11]
PC_next[12] => nbit_reg:PC_reg.parallel_in[12]
PC_next[13] => nbit_reg:PC_reg.parallel_in[13]
PC_next[14] => nbit_reg:PC_reg.parallel_in[14]
PC_next[15] => nbit_reg:PC_reg.parallel_in[15]
PC_next[16] => nbit_reg:PC_reg.parallel_in[16]
PC_next[17] => nbit_reg:PC_reg.parallel_in[17]
PC_next[18] => nbit_reg:PC_reg.parallel_in[18]
PC_next[19] => nbit_reg:PC_reg.parallel_in[19]
PC_next[20] => nbit_reg:PC_reg.parallel_in[20]
PC_next[21] => nbit_reg:PC_reg.parallel_in[21]
PC_next[22] => nbit_reg:PC_reg.parallel_in[22]
PC_next[23] => nbit_reg:PC_reg.parallel_in[23]
PC_next[24] => nbit_reg:PC_reg.parallel_in[24]
PC_next[25] => nbit_reg:PC_reg.parallel_in[25]
PC_next[26] => nbit_reg:PC_reg.parallel_in[26]
PC_next[27] => nbit_reg:PC_reg.parallel_in[27]
PC_next[28] => nbit_reg:PC_reg.parallel_in[28]
PC_next[29] => nbit_reg:PC_reg.parallel_in[29]
PC_next[30] => nbit_reg:PC_reg.parallel_in[30]
PC_next[31] => nbit_reg:PC_reg.parallel_in[31]
PC[0] <= nbit_reg:PC_reg.q[0]
PC[1] <= nbit_reg:PC_reg.q[1]
PC[2] <= nbit_reg:PC_reg.q[2]
PC[3] <= nbit_reg:PC_reg.q[3]
PC[4] <= nbit_reg:PC_reg.q[4]
PC[5] <= nbit_reg:PC_reg.q[5]
PC[6] <= nbit_reg:PC_reg.q[6]
PC[7] <= nbit_reg:PC_reg.q[7]
PC[8] <= nbit_reg:PC_reg.q[8]
PC[9] <= nbit_reg:PC_reg.q[9]
PC[10] <= nbit_reg:PC_reg.q[10]
PC[11] <= nbit_reg:PC_reg.q[11]
PC[12] <= nbit_reg:PC_reg.q[12]
PC[13] <= nbit_reg:PC_reg.q[13]
PC[14] <= nbit_reg:PC_reg.q[14]
PC[15] <= nbit_reg:PC_reg.q[15]
PC[16] <= nbit_reg:PC_reg.q[16]
PC[17] <= nbit_reg:PC_reg.q[17]
PC[18] <= nbit_reg:PC_reg.q[18]
PC[19] <= nbit_reg:PC_reg.q[19]
PC[20] <= nbit_reg:PC_reg.q[20]
PC[21] <= nbit_reg:PC_reg.q[21]
PC[22] <= nbit_reg:PC_reg.q[22]
PC[23] <= nbit_reg:PC_reg.q[23]
PC[24] <= nbit_reg:PC_reg.q[24]
PC[25] <= nbit_reg:PC_reg.q[25]
PC[26] <= nbit_reg:PC_reg.q[26]
PC[27] <= nbit_reg:PC_reg.q[27]
PC[28] <= nbit_reg:PC_reg.q[28]
PC[29] <= nbit_reg:PC_reg.q[29]
PC[30] <= nbit_reg:PC_reg.q[30]
PC[31] <= nbit_reg:PC_reg.q[31]


|top_level|PC_reg:inst1|nBit_reg:PC_reg
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
parallel_in[8] => d_flipflop:loop0:8:dff.d
parallel_in[9] => d_flipflop:loop0:9:dff.d
parallel_in[10] => d_flipflop:loop0:10:dff.d
parallel_in[11] => d_flipflop:loop0:11:dff.d
parallel_in[12] => d_flipflop:loop0:12:dff.d
parallel_in[13] => d_flipflop:loop0:13:dff.d
parallel_in[14] => d_flipflop:loop0:14:dff.d
parallel_in[15] => d_flipflop:loop0:15:dff.d
parallel_in[16] => d_flipflop:loop0:16:dff.d
parallel_in[17] => d_flipflop:loop0:17:dff.d
parallel_in[18] => d_flipflop:loop0:18:dff.d
parallel_in[19] => d_flipflop:loop0:19:dff.d
parallel_in[20] => d_flipflop:loop0:20:dff.d
parallel_in[21] => d_flipflop:loop0:21:dff.d
parallel_in[22] => d_flipflop:loop0:22:dff.d
parallel_in[23] => d_flipflop:loop0:23:dff.d
parallel_in[24] => d_flipflop:loop0:24:dff.d
parallel_in[25] => d_flipflop:loop0:25:dff.d
parallel_in[26] => d_flipflop:loop0:26:dff.d
parallel_in[27] => d_flipflop:loop0:27:dff.d
parallel_in[28] => d_flipflop:loop0:28:dff.d
parallel_in[29] => d_flipflop:loop0:29:dff.d
parallel_in[30] => d_flipflop:loop0:30:dff.d
parallel_in[31] => d_flipflop:loop0:31:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
clk => d_flipflop:loop0:8:dff.clk
clk => d_flipflop:loop0:9:dff.clk
clk => d_flipflop:loop0:10:dff.clk
clk => d_flipflop:loop0:11:dff.clk
clk => d_flipflop:loop0:12:dff.clk
clk => d_flipflop:loop0:13:dff.clk
clk => d_flipflop:loop0:14:dff.clk
clk => d_flipflop:loop0:15:dff.clk
clk => d_flipflop:loop0:16:dff.clk
clk => d_flipflop:loop0:17:dff.clk
clk => d_flipflop:loop0:18:dff.clk
clk => d_flipflop:loop0:19:dff.clk
clk => d_flipflop:loop0:20:dff.clk
clk => d_flipflop:loop0:21:dff.clk
clk => d_flipflop:loop0:22:dff.clk
clk => d_flipflop:loop0:23:dff.clk
clk => d_flipflop:loop0:24:dff.clk
clk => d_flipflop:loop0:25:dff.clk
clk => d_flipflop:loop0:26:dff.clk
clk => d_flipflop:loop0:27:dff.clk
clk => d_flipflop:loop0:28:dff.clk
clk => d_flipflop:loop0:29:dff.clk
clk => d_flipflop:loop0:30:dff.clk
clk => d_flipflop:loop0:31:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
preset => d_flipflop:loop0:8:dff.preset
preset => d_flipflop:loop0:9:dff.preset
preset => d_flipflop:loop0:10:dff.preset
preset => d_flipflop:loop0:11:dff.preset
preset => d_flipflop:loop0:12:dff.preset
preset => d_flipflop:loop0:13:dff.preset
preset => d_flipflop:loop0:14:dff.preset
preset => d_flipflop:loop0:15:dff.preset
preset => d_flipflop:loop0:16:dff.preset
preset => d_flipflop:loop0:17:dff.preset
preset => d_flipflop:loop0:18:dff.preset
preset => d_flipflop:loop0:19:dff.preset
preset => d_flipflop:loop0:20:dff.preset
preset => d_flipflop:loop0:21:dff.preset
preset => d_flipflop:loop0:22:dff.preset
preset => d_flipflop:loop0:23:dff.preset
preset => d_flipflop:loop0:24:dff.preset
preset => d_flipflop:loop0:25:dff.preset
preset => d_flipflop:loop0:26:dff.preset
preset => d_flipflop:loop0:27:dff.preset
preset => d_flipflop:loop0:28:dff.preset
preset => d_flipflop:loop0:29:dff.preset
preset => d_flipflop:loop0:30:dff.preset
preset => d_flipflop:loop0:31:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
clear => d_flipflop:loop0:8:dff.clear
clear => d_flipflop:loop0:9:dff.clear
clear => d_flipflop:loop0:10:dff.clear
clear => d_flipflop:loop0:11:dff.clear
clear => d_flipflop:loop0:12:dff.clear
clear => d_flipflop:loop0:13:dff.clear
clear => d_flipflop:loop0:14:dff.clear
clear => d_flipflop:loop0:15:dff.clear
clear => d_flipflop:loop0:16:dff.clear
clear => d_flipflop:loop0:17:dff.clear
clear => d_flipflop:loop0:18:dff.clear
clear => d_flipflop:loop0:19:dff.clear
clear => d_flipflop:loop0:20:dff.clear
clear => d_flipflop:loop0:21:dff.clear
clear => d_flipflop:loop0:22:dff.clear
clear => d_flipflop:loop0:23:dff.clear
clear => d_flipflop:loop0:24:dff.clear
clear => d_flipflop:loop0:25:dff.clear
clear => d_flipflop:loop0:26:dff.clear
clear => d_flipflop:loop0:27:dff.clear
clear => d_flipflop:loop0:28:dff.clear
clear => d_flipflop:loop0:29:dff.clear
clear => d_flipflop:loop0:30:dff.clear
clear => d_flipflop:loop0:31:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q[8] <= d_flipflop:loop0:8:dff.q
q[9] <= d_flipflop:loop0:9:dff.q
q[10] <= d_flipflop:loop0:10:dff.q
q[11] <= d_flipflop:loop0:11:dff.q
q[12] <= d_flipflop:loop0:12:dff.q
q[13] <= d_flipflop:loop0:13:dff.q
q[14] <= d_flipflop:loop0:14:dff.q
q[15] <= d_flipflop:loop0:15:dff.q
q[16] <= d_flipflop:loop0:16:dff.q
q[17] <= d_flipflop:loop0:17:dff.q
q[18] <= d_flipflop:loop0:18:dff.q
q[19] <= d_flipflop:loop0:19:dff.q
q[20] <= d_flipflop:loop0:20:dff.q
q[21] <= d_flipflop:loop0:21:dff.q
q[22] <= d_flipflop:loop0:22:dff.q
q[23] <= d_flipflop:loop0:23:dff.q
q[24] <= d_flipflop:loop0:24:dff.q
q[25] <= d_flipflop:loop0:25:dff.q
q[26] <= d_flipflop:loop0:26:dff.q
q[27] <= d_flipflop:loop0:27:dff.q
q[28] <= d_flipflop:loop0:28:dff.q
q[29] <= d_flipflop:loop0:29:dff.q
q[30] <= d_flipflop:loop0:30:dff.q
q[31] <= d_flipflop:loop0:31:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not
q_not[8] <= d_flipflop:loop0:8:dff.q_not
q_not[9] <= d_flipflop:loop0:9:dff.q_not
q_not[10] <= d_flipflop:loop0:10:dff.q_not
q_not[11] <= d_flipflop:loop0:11:dff.q_not
q_not[12] <= d_flipflop:loop0:12:dff.q_not
q_not[13] <= d_flipflop:loop0:13:dff.q_not
q_not[14] <= d_flipflop:loop0:14:dff.q_not
q_not[15] <= d_flipflop:loop0:15:dff.q_not
q_not[16] <= d_flipflop:loop0:16:dff.q_not
q_not[17] <= d_flipflop:loop0:17:dff.q_not
q_not[18] <= d_flipflop:loop0:18:dff.q_not
q_not[19] <= d_flipflop:loop0:19:dff.q_not
q_not[20] <= d_flipflop:loop0:20:dff.q_not
q_not[21] <= d_flipflop:loop0:21:dff.q_not
q_not[22] <= d_flipflop:loop0:22:dff.q_not
q_not[23] <= d_flipflop:loop0:23:dff.q_not
q_not[24] <= d_flipflop:loop0:24:dff.q_not
q_not[25] <= d_flipflop:loop0:25:dff.q_not
q_not[26] <= d_flipflop:loop0:26:dff.q_not
q_not[27] <= d_flipflop:loop0:27:dff.q_not
q_not[28] <= d_flipflop:loop0:28:dff.q_not
q_not[29] <= d_flipflop:loop0:29:dff.q_not
q_not[30] <= d_flipflop:loop0:30:dff.q_not
q_not[31] <= d_flipflop:loop0:31:dff.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:8:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:8:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:8:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:9:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:9:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:9:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:10:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:10:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:10:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:11:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:11:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:11:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:12:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:12:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:12:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:13:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:13:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:13:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:14:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:14:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:14:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:15:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:15:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:15:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:16:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:16:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:16:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:17:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:17:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:17:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:18:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:18:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:18:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:19:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:19:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:19:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:20:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:20:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:20:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:21:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:21:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:21:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:22:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:22:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:22:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:23:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:23:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:23:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:24:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:24:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:24:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:25:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:25:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:25:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:26:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:26:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:26:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:27:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:27:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:27:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:28:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:28:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:28:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:29:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:29:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:29:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:30:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:30:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:30:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:31:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:31:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|PC_reg:inst1|nBit_reg:PC_reg|d_flipflop:\loop0:31:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15
clk => d_flipflop:reg_MEM_to_REG.clk
clk => d_flipflop:reg_REG_write_outp.clk
clk => nbit_reg:reg_REG_write_adr_outp.clk
clk => nbit_reg:reg_ALU_result.clk
clk => nbit_reg:reg_PC_next.clk
global_reset => d_flipflop:reg_MEM_to_REG.clear
global_reset => d_flipflop:reg_REG_write_outp.clear
global_reset => nbit_reg:reg_REG_write_adr_outp.clear
global_reset => nbit_reg:reg_ALU_result.clear
global_reset => nbit_reg:reg_PC_next.clear
MEM_to_REG_toreg => d_flipflop:reg_MEM_to_REG.d
REG_write_outp_toreg => d_flipflop:reg_REG_write_outp.d
REG_write_adr_outp_toreg[0] => nbit_reg:reg_REG_write_adr_outp.parallel_in[0]
REG_write_adr_outp_toreg[1] => nbit_reg:reg_REG_write_adr_outp.parallel_in[1]
REG_write_adr_outp_toreg[2] => nbit_reg:reg_REG_write_adr_outp.parallel_in[2]
ALU_result_toreg[0] => nbit_reg:reg_ALU_result.parallel_in[0]
ALU_result_toreg[1] => nbit_reg:reg_ALU_result.parallel_in[1]
ALU_result_toreg[2] => nbit_reg:reg_ALU_result.parallel_in[2]
ALU_result_toreg[3] => nbit_reg:reg_ALU_result.parallel_in[3]
ALU_result_toreg[4] => nbit_reg:reg_ALU_result.parallel_in[4]
ALU_result_toreg[5] => nbit_reg:reg_ALU_result.parallel_in[5]
ALU_result_toreg[6] => nbit_reg:reg_ALU_result.parallel_in[6]
ALU_result_toreg[7] => nbit_reg:reg_ALU_result.parallel_in[7]
PC_next_toreg[0] => nbit_reg:reg_PC_next.parallel_in[0]
PC_next_toreg[1] => nbit_reg:reg_PC_next.parallel_in[1]
PC_next_toreg[2] => nbit_reg:reg_PC_next.parallel_in[2]
PC_next_toreg[3] => nbit_reg:reg_PC_next.parallel_in[3]
PC_next_toreg[4] => nbit_reg:reg_PC_next.parallel_in[4]
PC_next_toreg[5] => nbit_reg:reg_PC_next.parallel_in[5]
PC_next_toreg[6] => nbit_reg:reg_PC_next.parallel_in[6]
PC_next_toreg[7] => nbit_reg:reg_PC_next.parallel_in[7]
PC_next_toreg[8] => nbit_reg:reg_PC_next.parallel_in[8]
PC_next_toreg[9] => nbit_reg:reg_PC_next.parallel_in[9]
PC_next_toreg[10] => nbit_reg:reg_PC_next.parallel_in[10]
PC_next_toreg[11] => nbit_reg:reg_PC_next.parallel_in[11]
PC_next_toreg[12] => nbit_reg:reg_PC_next.parallel_in[12]
PC_next_toreg[13] => nbit_reg:reg_PC_next.parallel_in[13]
PC_next_toreg[14] => nbit_reg:reg_PC_next.parallel_in[14]
PC_next_toreg[15] => nbit_reg:reg_PC_next.parallel_in[15]
PC_next_toreg[16] => nbit_reg:reg_PC_next.parallel_in[16]
PC_next_toreg[17] => nbit_reg:reg_PC_next.parallel_in[17]
PC_next_toreg[18] => nbit_reg:reg_PC_next.parallel_in[18]
PC_next_toreg[19] => nbit_reg:reg_PC_next.parallel_in[19]
PC_next_toreg[20] => nbit_reg:reg_PC_next.parallel_in[20]
PC_next_toreg[21] => nbit_reg:reg_PC_next.parallel_in[21]
PC_next_toreg[22] => nbit_reg:reg_PC_next.parallel_in[22]
PC_next_toreg[23] => nbit_reg:reg_PC_next.parallel_in[23]
PC_next_toreg[24] => nbit_reg:reg_PC_next.parallel_in[24]
PC_next_toreg[25] => nbit_reg:reg_PC_next.parallel_in[25]
PC_next_toreg[26] => nbit_reg:reg_PC_next.parallel_in[26]
PC_next_toreg[27] => nbit_reg:reg_PC_next.parallel_in[27]
PC_next_toreg[28] => nbit_reg:reg_PC_next.parallel_in[28]
PC_next_toreg[29] => nbit_reg:reg_PC_next.parallel_in[29]
PC_next_toreg[30] => nbit_reg:reg_PC_next.parallel_in[30]
PC_next_toreg[31] => nbit_reg:reg_PC_next.parallel_in[31]
MEM_to_REG <= d_flipflop:reg_MEM_to_REG.q
REG_write_outp <= d_flipflop:reg_REG_write_outp.q
REG_write_adr_outp[0] <= nbit_reg:reg_REG_write_adr_outp.q[0]
REG_write_adr_outp[1] <= nbit_reg:reg_REG_write_adr_outp.q[1]
REG_write_adr_outp[2] <= nbit_reg:reg_REG_write_adr_outp.q[2]
ALU_result[0] <= nbit_reg:reg_ALU_result.q[0]
ALU_result[1] <= nbit_reg:reg_ALU_result.q[1]
ALU_result[2] <= nbit_reg:reg_ALU_result.q[2]
ALU_result[3] <= nbit_reg:reg_ALU_result.q[3]
ALU_result[4] <= nbit_reg:reg_ALU_result.q[4]
ALU_result[5] <= nbit_reg:reg_ALU_result.q[5]
ALU_result[6] <= nbit_reg:reg_ALU_result.q[6]
ALU_result[7] <= nbit_reg:reg_ALU_result.q[7]
PC_next[0] <= nbit_reg:reg_PC_next.q[0]
PC_next[1] <= nbit_reg:reg_PC_next.q[1]
PC_next[2] <= nbit_reg:reg_PC_next.q[2]
PC_next[3] <= nbit_reg:reg_PC_next.q[3]
PC_next[4] <= nbit_reg:reg_PC_next.q[4]
PC_next[5] <= nbit_reg:reg_PC_next.q[5]
PC_next[6] <= nbit_reg:reg_PC_next.q[6]
PC_next[7] <= nbit_reg:reg_PC_next.q[7]
PC_next[8] <= nbit_reg:reg_PC_next.q[8]
PC_next[9] <= nbit_reg:reg_PC_next.q[9]
PC_next[10] <= nbit_reg:reg_PC_next.q[10]
PC_next[11] <= nbit_reg:reg_PC_next.q[11]
PC_next[12] <= nbit_reg:reg_PC_next.q[12]
PC_next[13] <= nbit_reg:reg_PC_next.q[13]
PC_next[14] <= nbit_reg:reg_PC_next.q[14]
PC_next[15] <= nbit_reg:reg_PC_next.q[15]
PC_next[16] <= nbit_reg:reg_PC_next.q[16]
PC_next[17] <= nbit_reg:reg_PC_next.q[17]
PC_next[18] <= nbit_reg:reg_PC_next.q[18]
PC_next[19] <= nbit_reg:reg_PC_next.q[19]
PC_next[20] <= nbit_reg:reg_PC_next.q[20]
PC_next[21] <= nbit_reg:reg_PC_next.q[21]
PC_next[22] <= nbit_reg:reg_PC_next.q[22]
PC_next[23] <= nbit_reg:reg_PC_next.q[23]
PC_next[24] <= nbit_reg:reg_PC_next.q[24]
PC_next[25] <= nbit_reg:reg_PC_next.q[25]
PC_next[26] <= nbit_reg:reg_PC_next.q[26]
PC_next[27] <= nbit_reg:reg_PC_next.q[27]
PC_next[28] <= nbit_reg:reg_PC_next.q[28]
PC_next[29] <= nbit_reg:reg_PC_next.q[29]
PC_next[30] <= nbit_reg:reg_PC_next.q[30]
PC_next[31] <= nbit_reg:reg_PC_next.q[31]


|top_level|reg_MEM_WB:inst15|d_flipflop:reg_MEM_to_REG
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|d_flipflop:reg_MEM_to_REG|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|d_flipflop:reg_MEM_to_REG|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|d_flipflop:reg_REG_write_outp
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|d_flipflop:reg_REG_write_outp|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|d_flipflop:reg_REG_write_outp|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_REG_write_adr_outp
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_ALU_result|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
parallel_in[8] => d_flipflop:loop0:8:dff.d
parallel_in[9] => d_flipflop:loop0:9:dff.d
parallel_in[10] => d_flipflop:loop0:10:dff.d
parallel_in[11] => d_flipflop:loop0:11:dff.d
parallel_in[12] => d_flipflop:loop0:12:dff.d
parallel_in[13] => d_flipflop:loop0:13:dff.d
parallel_in[14] => d_flipflop:loop0:14:dff.d
parallel_in[15] => d_flipflop:loop0:15:dff.d
parallel_in[16] => d_flipflop:loop0:16:dff.d
parallel_in[17] => d_flipflop:loop0:17:dff.d
parallel_in[18] => d_flipflop:loop0:18:dff.d
parallel_in[19] => d_flipflop:loop0:19:dff.d
parallel_in[20] => d_flipflop:loop0:20:dff.d
parallel_in[21] => d_flipflop:loop0:21:dff.d
parallel_in[22] => d_flipflop:loop0:22:dff.d
parallel_in[23] => d_flipflop:loop0:23:dff.d
parallel_in[24] => d_flipflop:loop0:24:dff.d
parallel_in[25] => d_flipflop:loop0:25:dff.d
parallel_in[26] => d_flipflop:loop0:26:dff.d
parallel_in[27] => d_flipflop:loop0:27:dff.d
parallel_in[28] => d_flipflop:loop0:28:dff.d
parallel_in[29] => d_flipflop:loop0:29:dff.d
parallel_in[30] => d_flipflop:loop0:30:dff.d
parallel_in[31] => d_flipflop:loop0:31:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
clk => d_flipflop:loop0:8:dff.clk
clk => d_flipflop:loop0:9:dff.clk
clk => d_flipflop:loop0:10:dff.clk
clk => d_flipflop:loop0:11:dff.clk
clk => d_flipflop:loop0:12:dff.clk
clk => d_flipflop:loop0:13:dff.clk
clk => d_flipflop:loop0:14:dff.clk
clk => d_flipflop:loop0:15:dff.clk
clk => d_flipflop:loop0:16:dff.clk
clk => d_flipflop:loop0:17:dff.clk
clk => d_flipflop:loop0:18:dff.clk
clk => d_flipflop:loop0:19:dff.clk
clk => d_flipflop:loop0:20:dff.clk
clk => d_flipflop:loop0:21:dff.clk
clk => d_flipflop:loop0:22:dff.clk
clk => d_flipflop:loop0:23:dff.clk
clk => d_flipflop:loop0:24:dff.clk
clk => d_flipflop:loop0:25:dff.clk
clk => d_flipflop:loop0:26:dff.clk
clk => d_flipflop:loop0:27:dff.clk
clk => d_flipflop:loop0:28:dff.clk
clk => d_flipflop:loop0:29:dff.clk
clk => d_flipflop:loop0:30:dff.clk
clk => d_flipflop:loop0:31:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
preset => d_flipflop:loop0:8:dff.preset
preset => d_flipflop:loop0:9:dff.preset
preset => d_flipflop:loop0:10:dff.preset
preset => d_flipflop:loop0:11:dff.preset
preset => d_flipflop:loop0:12:dff.preset
preset => d_flipflop:loop0:13:dff.preset
preset => d_flipflop:loop0:14:dff.preset
preset => d_flipflop:loop0:15:dff.preset
preset => d_flipflop:loop0:16:dff.preset
preset => d_flipflop:loop0:17:dff.preset
preset => d_flipflop:loop0:18:dff.preset
preset => d_flipflop:loop0:19:dff.preset
preset => d_flipflop:loop0:20:dff.preset
preset => d_flipflop:loop0:21:dff.preset
preset => d_flipflop:loop0:22:dff.preset
preset => d_flipflop:loop0:23:dff.preset
preset => d_flipflop:loop0:24:dff.preset
preset => d_flipflop:loop0:25:dff.preset
preset => d_flipflop:loop0:26:dff.preset
preset => d_flipflop:loop0:27:dff.preset
preset => d_flipflop:loop0:28:dff.preset
preset => d_flipflop:loop0:29:dff.preset
preset => d_flipflop:loop0:30:dff.preset
preset => d_flipflop:loop0:31:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
clear => d_flipflop:loop0:8:dff.clear
clear => d_flipflop:loop0:9:dff.clear
clear => d_flipflop:loop0:10:dff.clear
clear => d_flipflop:loop0:11:dff.clear
clear => d_flipflop:loop0:12:dff.clear
clear => d_flipflop:loop0:13:dff.clear
clear => d_flipflop:loop0:14:dff.clear
clear => d_flipflop:loop0:15:dff.clear
clear => d_flipflop:loop0:16:dff.clear
clear => d_flipflop:loop0:17:dff.clear
clear => d_flipflop:loop0:18:dff.clear
clear => d_flipflop:loop0:19:dff.clear
clear => d_flipflop:loop0:20:dff.clear
clear => d_flipflop:loop0:21:dff.clear
clear => d_flipflop:loop0:22:dff.clear
clear => d_flipflop:loop0:23:dff.clear
clear => d_flipflop:loop0:24:dff.clear
clear => d_flipflop:loop0:25:dff.clear
clear => d_flipflop:loop0:26:dff.clear
clear => d_flipflop:loop0:27:dff.clear
clear => d_flipflop:loop0:28:dff.clear
clear => d_flipflop:loop0:29:dff.clear
clear => d_flipflop:loop0:30:dff.clear
clear => d_flipflop:loop0:31:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q[8] <= d_flipflop:loop0:8:dff.q
q[9] <= d_flipflop:loop0:9:dff.q
q[10] <= d_flipflop:loop0:10:dff.q
q[11] <= d_flipflop:loop0:11:dff.q
q[12] <= d_flipflop:loop0:12:dff.q
q[13] <= d_flipflop:loop0:13:dff.q
q[14] <= d_flipflop:loop0:14:dff.q
q[15] <= d_flipflop:loop0:15:dff.q
q[16] <= d_flipflop:loop0:16:dff.q
q[17] <= d_flipflop:loop0:17:dff.q
q[18] <= d_flipflop:loop0:18:dff.q
q[19] <= d_flipflop:loop0:19:dff.q
q[20] <= d_flipflop:loop0:20:dff.q
q[21] <= d_flipflop:loop0:21:dff.q
q[22] <= d_flipflop:loop0:22:dff.q
q[23] <= d_flipflop:loop0:23:dff.q
q[24] <= d_flipflop:loop0:24:dff.q
q[25] <= d_flipflop:loop0:25:dff.q
q[26] <= d_flipflop:loop0:26:dff.q
q[27] <= d_flipflop:loop0:27:dff.q
q[28] <= d_flipflop:loop0:28:dff.q
q[29] <= d_flipflop:loop0:29:dff.q
q[30] <= d_flipflop:loop0:30:dff.q
q[31] <= d_flipflop:loop0:31:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not
q_not[8] <= d_flipflop:loop0:8:dff.q_not
q_not[9] <= d_flipflop:loop0:9:dff.q_not
q_not[10] <= d_flipflop:loop0:10:dff.q_not
q_not[11] <= d_flipflop:loop0:11:dff.q_not
q_not[12] <= d_flipflop:loop0:12:dff.q_not
q_not[13] <= d_flipflop:loop0:13:dff.q_not
q_not[14] <= d_flipflop:loop0:14:dff.q_not
q_not[15] <= d_flipflop:loop0:15:dff.q_not
q_not[16] <= d_flipflop:loop0:16:dff.q_not
q_not[17] <= d_flipflop:loop0:17:dff.q_not
q_not[18] <= d_flipflop:loop0:18:dff.q_not
q_not[19] <= d_flipflop:loop0:19:dff.q_not
q_not[20] <= d_flipflop:loop0:20:dff.q_not
q_not[21] <= d_flipflop:loop0:21:dff.q_not
q_not[22] <= d_flipflop:loop0:22:dff.q_not
q_not[23] <= d_flipflop:loop0:23:dff.q_not
q_not[24] <= d_flipflop:loop0:24:dff.q_not
q_not[25] <= d_flipflop:loop0:25:dff.q_not
q_not[26] <= d_flipflop:loop0:26:dff.q_not
q_not[27] <= d_flipflop:loop0:27:dff.q_not
q_not[28] <= d_flipflop:loop0:28:dff.q_not
q_not[29] <= d_flipflop:loop0:29:dff.q_not
q_not[30] <= d_flipflop:loop0:30:dff.q_not
q_not[31] <= d_flipflop:loop0:31:dff.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:8:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:8:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:8:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:9:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:9:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:9:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:10:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:10:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:10:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:11:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:11:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:11:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:12:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:12:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:12:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:13:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:13:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:13:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:14:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:14:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:14:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:15:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:15:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:15:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:16:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:16:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:16:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:17:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:17:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:17:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:18:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:18:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:18:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:19:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:19:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:19:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:20:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:20:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:20:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:21:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:21:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:21:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:22:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:22:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:22:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:23:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:23:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:23:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:24:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:24:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:24:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:25:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:25:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:25:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:26:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:26:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:26:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:27:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:27:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:27:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:28:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:28:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:28:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:29:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:29:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:29:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:30:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:30:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:30:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:31:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:31:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_MEM_WB:inst15|nBit_reg:reg_PC_next|d_flipflop:\loop0:31:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12
clk => nbit_reg:reg_ctrl_signals.clk
clk => nbit_reg:reg_REG_write_adr_outp.clk
clk => nbit_reg:reg_REG_data2.clk
clk => nbit_reg:reg_PC_jump.clk
clk => nbit_reg:reg_PC_branch_offset.clk
clk => nbit_reg:reg_alu_signals.clk
clk => nbit_reg:reg_ALU_result.clk
global_reset => nbit_reg:reg_ctrl_signals.clear
global_reset => nbit_reg:reg_REG_write_adr_outp.clear
global_reset => nbit_reg:reg_REG_data2.clear
global_reset => nbit_reg:reg_PC_jump.clear
global_reset => nbit_reg:reg_PC_branch_offset.clear
global_reset => nbit_reg:reg_alu_signals.clear
global_reset => nbit_reg:reg_ALU_result.clear
REG_write_outp_toreg => nbit_reg:reg_ctrl_signals.parallel_in[6]
MEM_write_toreg => nbit_reg:reg_ctrl_signals.parallel_in[4]
MEM_read_toreg => nbit_reg:reg_ctrl_signals.parallel_in[3]
MEM_to_REG_toreg => nbit_reg:reg_ctrl_signals.parallel_in[2]
jump_toreg => nbit_reg:reg_ctrl_signals.parallel_in[1]
branch_toreg => nbit_reg:reg_ctrl_signals.parallel_in[0]
REG_write_adr_outp_toreg[0] => nbit_reg:reg_REG_write_adr_outp.parallel_in[0]
REG_write_adr_outp_toreg[1] => nbit_reg:reg_REG_write_adr_outp.parallel_in[1]
REG_write_adr_outp_toreg[2] => nbit_reg:reg_REG_write_adr_outp.parallel_in[2]
REG_data2_toreg[0] => nbit_reg:reg_REG_data2.parallel_in[0]
REG_data2_toreg[1] => nbit_reg:reg_REG_data2.parallel_in[1]
REG_data2_toreg[2] => nbit_reg:reg_REG_data2.parallel_in[2]
REG_data2_toreg[3] => nbit_reg:reg_REG_data2.parallel_in[3]
REG_data2_toreg[4] => nbit_reg:reg_REG_data2.parallel_in[4]
REG_data2_toreg[5] => nbit_reg:reg_REG_data2.parallel_in[5]
REG_data2_toreg[6] => nbit_reg:reg_REG_data2.parallel_in[6]
REG_data2_toreg[7] => nbit_reg:reg_REG_data2.parallel_in[7]
PC_jump_toreg[0] => nbit_reg:reg_PC_jump.parallel_in[0]
PC_jump_toreg[1] => nbit_reg:reg_PC_jump.parallel_in[1]
PC_jump_toreg[2] => nbit_reg:reg_PC_jump.parallel_in[2]
PC_jump_toreg[3] => nbit_reg:reg_PC_jump.parallel_in[3]
PC_jump_toreg[4] => nbit_reg:reg_PC_jump.parallel_in[4]
PC_jump_toreg[5] => nbit_reg:reg_PC_jump.parallel_in[5]
PC_jump_toreg[6] => nbit_reg:reg_PC_jump.parallel_in[6]
PC_jump_toreg[7] => nbit_reg:reg_PC_jump.parallel_in[7]
PC_jump_toreg[8] => nbit_reg:reg_PC_jump.parallel_in[8]
PC_jump_toreg[9] => nbit_reg:reg_PC_jump.parallel_in[9]
PC_jump_toreg[10] => nbit_reg:reg_PC_jump.parallel_in[10]
PC_jump_toreg[11] => nbit_reg:reg_PC_jump.parallel_in[11]
PC_jump_toreg[12] => nbit_reg:reg_PC_jump.parallel_in[12]
PC_jump_toreg[13] => nbit_reg:reg_PC_jump.parallel_in[13]
PC_jump_toreg[14] => nbit_reg:reg_PC_jump.parallel_in[14]
PC_jump_toreg[15] => nbit_reg:reg_PC_jump.parallel_in[15]
PC_jump_toreg[16] => nbit_reg:reg_PC_jump.parallel_in[16]
PC_jump_toreg[17] => nbit_reg:reg_PC_jump.parallel_in[17]
PC_jump_toreg[18] => nbit_reg:reg_PC_jump.parallel_in[18]
PC_jump_toreg[19] => nbit_reg:reg_PC_jump.parallel_in[19]
PC_jump_toreg[20] => nbit_reg:reg_PC_jump.parallel_in[20]
PC_jump_toreg[21] => nbit_reg:reg_PC_jump.parallel_in[21]
PC_jump_toreg[22] => nbit_reg:reg_PC_jump.parallel_in[22]
PC_jump_toreg[23] => nbit_reg:reg_PC_jump.parallel_in[23]
PC_jump_toreg[24] => nbit_reg:reg_PC_jump.parallel_in[24]
PC_jump_toreg[25] => nbit_reg:reg_PC_jump.parallel_in[25]
PC_jump_toreg[26] => nbit_reg:reg_PC_jump.parallel_in[26]
PC_jump_toreg[27] => nbit_reg:reg_PC_jump.parallel_in[27]
PC_jump_toreg[28] => nbit_reg:reg_PC_jump.parallel_in[28]
PC_jump_toreg[29] => nbit_reg:reg_PC_jump.parallel_in[29]
PC_jump_toreg[30] => nbit_reg:reg_PC_jump.parallel_in[30]
PC_jump_toreg[31] => nbit_reg:reg_PC_jump.parallel_in[31]
PC_branch_offset_toreg[0] => nbit_reg:reg_PC_branch_offset.parallel_in[0]
PC_branch_offset_toreg[1] => nbit_reg:reg_PC_branch_offset.parallel_in[1]
PC_branch_offset_toreg[2] => nbit_reg:reg_PC_branch_offset.parallel_in[2]
PC_branch_offset_toreg[3] => nbit_reg:reg_PC_branch_offset.parallel_in[3]
PC_branch_offset_toreg[4] => nbit_reg:reg_PC_branch_offset.parallel_in[4]
PC_branch_offset_toreg[5] => nbit_reg:reg_PC_branch_offset.parallel_in[5]
PC_branch_offset_toreg[6] => nbit_reg:reg_PC_branch_offset.parallel_in[6]
PC_branch_offset_toreg[7] => nbit_reg:reg_PC_branch_offset.parallel_in[7]
PC_branch_offset_toreg[8] => nbit_reg:reg_PC_branch_offset.parallel_in[8]
PC_branch_offset_toreg[9] => nbit_reg:reg_PC_branch_offset.parallel_in[9]
PC_branch_offset_toreg[10] => nbit_reg:reg_PC_branch_offset.parallel_in[10]
PC_branch_offset_toreg[11] => nbit_reg:reg_PC_branch_offset.parallel_in[11]
PC_branch_offset_toreg[12] => nbit_reg:reg_PC_branch_offset.parallel_in[12]
PC_branch_offset_toreg[13] => nbit_reg:reg_PC_branch_offset.parallel_in[13]
PC_branch_offset_toreg[14] => nbit_reg:reg_PC_branch_offset.parallel_in[14]
PC_branch_offset_toreg[15] => nbit_reg:reg_PC_branch_offset.parallel_in[15]
PC_branch_offset_toreg[16] => nbit_reg:reg_PC_branch_offset.parallel_in[16]
PC_branch_offset_toreg[17] => nbit_reg:reg_PC_branch_offset.parallel_in[17]
PC_branch_offset_toreg[18] => nbit_reg:reg_PC_branch_offset.parallel_in[18]
PC_branch_offset_toreg[19] => nbit_reg:reg_PC_branch_offset.parallel_in[19]
PC_branch_offset_toreg[20] => nbit_reg:reg_PC_branch_offset.parallel_in[20]
PC_branch_offset_toreg[21] => nbit_reg:reg_PC_branch_offset.parallel_in[21]
PC_branch_offset_toreg[22] => nbit_reg:reg_PC_branch_offset.parallel_in[22]
PC_branch_offset_toreg[23] => nbit_reg:reg_PC_branch_offset.parallel_in[23]
PC_branch_offset_toreg[24] => nbit_reg:reg_PC_branch_offset.parallel_in[24]
PC_branch_offset_toreg[25] => nbit_reg:reg_PC_branch_offset.parallel_in[25]
PC_branch_offset_toreg[26] => nbit_reg:reg_PC_branch_offset.parallel_in[26]
PC_branch_offset_toreg[27] => nbit_reg:reg_PC_branch_offset.parallel_in[27]
PC_branch_offset_toreg[28] => nbit_reg:reg_PC_branch_offset.parallel_in[28]
PC_branch_offset_toreg[29] => nbit_reg:reg_PC_branch_offset.parallel_in[29]
PC_branch_offset_toreg[30] => nbit_reg:reg_PC_branch_offset.parallel_in[30]
PC_branch_offset_toreg[31] => nbit_reg:reg_PC_branch_offset.parallel_in[31]
ALU_result_toreg[0] => nbit_reg:reg_ALU_result.parallel_in[0]
ALU_result_toreg[1] => nbit_reg:reg_ALU_result.parallel_in[1]
ALU_result_toreg[2] => nbit_reg:reg_ALU_result.parallel_in[2]
ALU_result_toreg[3] => nbit_reg:reg_ALU_result.parallel_in[3]
ALU_result_toreg[4] => nbit_reg:reg_ALU_result.parallel_in[4]
ALU_result_toreg[5] => nbit_reg:reg_ALU_result.parallel_in[5]
ALU_result_toreg[6] => nbit_reg:reg_ALU_result.parallel_in[6]
ALU_result_toreg[7] => nbit_reg:reg_ALU_result.parallel_in[7]
ALU_zero_toreg => nbit_reg:reg_alu_signals.parallel_in[4]
ALU_c_out_toreg => nbit_reg:reg_alu_signals.parallel_in[3]
ALU_overflow_toreg => nbit_reg:reg_alu_signals.parallel_in[2]
ALU_less_than_toreg => nbit_reg:reg_alu_signals.parallel_in[1]
ALU_equal_toreg => nbit_reg:reg_alu_signals.parallel_in[0]
REG_write_outp <= nbit_reg:reg_ctrl_signals.q[0]
MEM_write <= nbit_reg:reg_ctrl_signals.q[2]
MEM_read <= nbit_reg:reg_ctrl_signals.q[3]
MEM_to_REG <= nbit_reg:reg_ctrl_signals.q[4]
jump <= nbit_reg:reg_ctrl_signals.q[5]
branch <= nbit_reg:reg_ctrl_signals.q[6]
REG_write_adr_outp[0] <= nbit_reg:reg_REG_write_adr_outp.q[0]
REG_write_adr_outp[1] <= nbit_reg:reg_REG_write_adr_outp.q[1]
REG_write_adr_outp[2] <= nbit_reg:reg_REG_write_adr_outp.q[2]
REG_data2[0] <= nbit_reg:reg_REG_data2.q[0]
REG_data2[1] <= nbit_reg:reg_REG_data2.q[1]
REG_data2[2] <= nbit_reg:reg_REG_data2.q[2]
REG_data2[3] <= nbit_reg:reg_REG_data2.q[3]
REG_data2[4] <= nbit_reg:reg_REG_data2.q[4]
REG_data2[5] <= nbit_reg:reg_REG_data2.q[5]
REG_data2[6] <= nbit_reg:reg_REG_data2.q[6]
REG_data2[7] <= nbit_reg:reg_REG_data2.q[7]
PC_jump[0] <= nbit_reg:reg_PC_jump.q[0]
PC_jump[1] <= nbit_reg:reg_PC_jump.q[1]
PC_jump[2] <= nbit_reg:reg_PC_jump.q[2]
PC_jump[3] <= nbit_reg:reg_PC_jump.q[3]
PC_jump[4] <= nbit_reg:reg_PC_jump.q[4]
PC_jump[5] <= nbit_reg:reg_PC_jump.q[5]
PC_jump[6] <= nbit_reg:reg_PC_jump.q[6]
PC_jump[7] <= nbit_reg:reg_PC_jump.q[7]
PC_jump[8] <= nbit_reg:reg_PC_jump.q[8]
PC_jump[9] <= nbit_reg:reg_PC_jump.q[9]
PC_jump[10] <= nbit_reg:reg_PC_jump.q[10]
PC_jump[11] <= nbit_reg:reg_PC_jump.q[11]
PC_jump[12] <= nbit_reg:reg_PC_jump.q[12]
PC_jump[13] <= nbit_reg:reg_PC_jump.q[13]
PC_jump[14] <= nbit_reg:reg_PC_jump.q[14]
PC_jump[15] <= nbit_reg:reg_PC_jump.q[15]
PC_jump[16] <= nbit_reg:reg_PC_jump.q[16]
PC_jump[17] <= nbit_reg:reg_PC_jump.q[17]
PC_jump[18] <= nbit_reg:reg_PC_jump.q[18]
PC_jump[19] <= nbit_reg:reg_PC_jump.q[19]
PC_jump[20] <= nbit_reg:reg_PC_jump.q[20]
PC_jump[21] <= nbit_reg:reg_PC_jump.q[21]
PC_jump[22] <= nbit_reg:reg_PC_jump.q[22]
PC_jump[23] <= nbit_reg:reg_PC_jump.q[23]
PC_jump[24] <= nbit_reg:reg_PC_jump.q[24]
PC_jump[25] <= nbit_reg:reg_PC_jump.q[25]
PC_jump[26] <= nbit_reg:reg_PC_jump.q[26]
PC_jump[27] <= nbit_reg:reg_PC_jump.q[27]
PC_jump[28] <= nbit_reg:reg_PC_jump.q[28]
PC_jump[29] <= nbit_reg:reg_PC_jump.q[29]
PC_jump[30] <= nbit_reg:reg_PC_jump.q[30]
PC_jump[31] <= nbit_reg:reg_PC_jump.q[31]
PC_branch_offset[0] <= nbit_reg:reg_PC_branch_offset.q[0]
PC_branch_offset[1] <= nbit_reg:reg_PC_branch_offset.q[1]
PC_branch_offset[2] <= nbit_reg:reg_PC_branch_offset.q[2]
PC_branch_offset[3] <= nbit_reg:reg_PC_branch_offset.q[3]
PC_branch_offset[4] <= nbit_reg:reg_PC_branch_offset.q[4]
PC_branch_offset[5] <= nbit_reg:reg_PC_branch_offset.q[5]
PC_branch_offset[6] <= nbit_reg:reg_PC_branch_offset.q[6]
PC_branch_offset[7] <= nbit_reg:reg_PC_branch_offset.q[7]
PC_branch_offset[8] <= nbit_reg:reg_PC_branch_offset.q[8]
PC_branch_offset[9] <= nbit_reg:reg_PC_branch_offset.q[9]
PC_branch_offset[10] <= nbit_reg:reg_PC_branch_offset.q[10]
PC_branch_offset[11] <= nbit_reg:reg_PC_branch_offset.q[11]
PC_branch_offset[12] <= nbit_reg:reg_PC_branch_offset.q[12]
PC_branch_offset[13] <= nbit_reg:reg_PC_branch_offset.q[13]
PC_branch_offset[14] <= nbit_reg:reg_PC_branch_offset.q[14]
PC_branch_offset[15] <= nbit_reg:reg_PC_branch_offset.q[15]
PC_branch_offset[16] <= nbit_reg:reg_PC_branch_offset.q[16]
PC_branch_offset[17] <= nbit_reg:reg_PC_branch_offset.q[17]
PC_branch_offset[18] <= nbit_reg:reg_PC_branch_offset.q[18]
PC_branch_offset[19] <= nbit_reg:reg_PC_branch_offset.q[19]
PC_branch_offset[20] <= nbit_reg:reg_PC_branch_offset.q[20]
PC_branch_offset[21] <= nbit_reg:reg_PC_branch_offset.q[21]
PC_branch_offset[22] <= nbit_reg:reg_PC_branch_offset.q[22]
PC_branch_offset[23] <= nbit_reg:reg_PC_branch_offset.q[23]
PC_branch_offset[24] <= nbit_reg:reg_PC_branch_offset.q[24]
PC_branch_offset[25] <= nbit_reg:reg_PC_branch_offset.q[25]
PC_branch_offset[26] <= nbit_reg:reg_PC_branch_offset.q[26]
PC_branch_offset[27] <= nbit_reg:reg_PC_branch_offset.q[27]
PC_branch_offset[28] <= nbit_reg:reg_PC_branch_offset.q[28]
PC_branch_offset[29] <= nbit_reg:reg_PC_branch_offset.q[29]
PC_branch_offset[30] <= nbit_reg:reg_PC_branch_offset.q[30]
PC_branch_offset[31] <= nbit_reg:reg_PC_branch_offset.q[31]
ALU_result[0] <= nbit_reg:reg_ALU_result.q[0]
ALU_result[1] <= nbit_reg:reg_ALU_result.q[1]
ALU_result[2] <= nbit_reg:reg_ALU_result.q[2]
ALU_result[3] <= nbit_reg:reg_ALU_result.q[3]
ALU_result[4] <= nbit_reg:reg_ALU_result.q[4]
ALU_result[5] <= nbit_reg:reg_ALU_result.q[5]
ALU_result[6] <= nbit_reg:reg_ALU_result.q[6]
ALU_result[7] <= nbit_reg:reg_ALU_result.q[7]
ALU_zero <= nbit_reg:reg_alu_signals.q[0]
ALU_c_out <= nbit_reg:reg_alu_signals.q[1]
ALU_overflow <= nbit_reg:reg_alu_signals.q[2]
ALU_less_than <= nbit_reg:reg_alu_signals.q[3]
ALU_equal <= nbit_reg:reg_alu_signals.q[4]


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_write_adr_outp
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_REG_data2|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
parallel_in[8] => d_flipflop:loop0:8:dff.d
parallel_in[9] => d_flipflop:loop0:9:dff.d
parallel_in[10] => d_flipflop:loop0:10:dff.d
parallel_in[11] => d_flipflop:loop0:11:dff.d
parallel_in[12] => d_flipflop:loop0:12:dff.d
parallel_in[13] => d_flipflop:loop0:13:dff.d
parallel_in[14] => d_flipflop:loop0:14:dff.d
parallel_in[15] => d_flipflop:loop0:15:dff.d
parallel_in[16] => d_flipflop:loop0:16:dff.d
parallel_in[17] => d_flipflop:loop0:17:dff.d
parallel_in[18] => d_flipflop:loop0:18:dff.d
parallel_in[19] => d_flipflop:loop0:19:dff.d
parallel_in[20] => d_flipflop:loop0:20:dff.d
parallel_in[21] => d_flipflop:loop0:21:dff.d
parallel_in[22] => d_flipflop:loop0:22:dff.d
parallel_in[23] => d_flipflop:loop0:23:dff.d
parallel_in[24] => d_flipflop:loop0:24:dff.d
parallel_in[25] => d_flipflop:loop0:25:dff.d
parallel_in[26] => d_flipflop:loop0:26:dff.d
parallel_in[27] => d_flipflop:loop0:27:dff.d
parallel_in[28] => d_flipflop:loop0:28:dff.d
parallel_in[29] => d_flipflop:loop0:29:dff.d
parallel_in[30] => d_flipflop:loop0:30:dff.d
parallel_in[31] => d_flipflop:loop0:31:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
clk => d_flipflop:loop0:8:dff.clk
clk => d_flipflop:loop0:9:dff.clk
clk => d_flipflop:loop0:10:dff.clk
clk => d_flipflop:loop0:11:dff.clk
clk => d_flipflop:loop0:12:dff.clk
clk => d_flipflop:loop0:13:dff.clk
clk => d_flipflop:loop0:14:dff.clk
clk => d_flipflop:loop0:15:dff.clk
clk => d_flipflop:loop0:16:dff.clk
clk => d_flipflop:loop0:17:dff.clk
clk => d_flipflop:loop0:18:dff.clk
clk => d_flipflop:loop0:19:dff.clk
clk => d_flipflop:loop0:20:dff.clk
clk => d_flipflop:loop0:21:dff.clk
clk => d_flipflop:loop0:22:dff.clk
clk => d_flipflop:loop0:23:dff.clk
clk => d_flipflop:loop0:24:dff.clk
clk => d_flipflop:loop0:25:dff.clk
clk => d_flipflop:loop0:26:dff.clk
clk => d_flipflop:loop0:27:dff.clk
clk => d_flipflop:loop0:28:dff.clk
clk => d_flipflop:loop0:29:dff.clk
clk => d_flipflop:loop0:30:dff.clk
clk => d_flipflop:loop0:31:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
preset => d_flipflop:loop0:8:dff.preset
preset => d_flipflop:loop0:9:dff.preset
preset => d_flipflop:loop0:10:dff.preset
preset => d_flipflop:loop0:11:dff.preset
preset => d_flipflop:loop0:12:dff.preset
preset => d_flipflop:loop0:13:dff.preset
preset => d_flipflop:loop0:14:dff.preset
preset => d_flipflop:loop0:15:dff.preset
preset => d_flipflop:loop0:16:dff.preset
preset => d_flipflop:loop0:17:dff.preset
preset => d_flipflop:loop0:18:dff.preset
preset => d_flipflop:loop0:19:dff.preset
preset => d_flipflop:loop0:20:dff.preset
preset => d_flipflop:loop0:21:dff.preset
preset => d_flipflop:loop0:22:dff.preset
preset => d_flipflop:loop0:23:dff.preset
preset => d_flipflop:loop0:24:dff.preset
preset => d_flipflop:loop0:25:dff.preset
preset => d_flipflop:loop0:26:dff.preset
preset => d_flipflop:loop0:27:dff.preset
preset => d_flipflop:loop0:28:dff.preset
preset => d_flipflop:loop0:29:dff.preset
preset => d_flipflop:loop0:30:dff.preset
preset => d_flipflop:loop0:31:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
clear => d_flipflop:loop0:8:dff.clear
clear => d_flipflop:loop0:9:dff.clear
clear => d_flipflop:loop0:10:dff.clear
clear => d_flipflop:loop0:11:dff.clear
clear => d_flipflop:loop0:12:dff.clear
clear => d_flipflop:loop0:13:dff.clear
clear => d_flipflop:loop0:14:dff.clear
clear => d_flipflop:loop0:15:dff.clear
clear => d_flipflop:loop0:16:dff.clear
clear => d_flipflop:loop0:17:dff.clear
clear => d_flipflop:loop0:18:dff.clear
clear => d_flipflop:loop0:19:dff.clear
clear => d_flipflop:loop0:20:dff.clear
clear => d_flipflop:loop0:21:dff.clear
clear => d_flipflop:loop0:22:dff.clear
clear => d_flipflop:loop0:23:dff.clear
clear => d_flipflop:loop0:24:dff.clear
clear => d_flipflop:loop0:25:dff.clear
clear => d_flipflop:loop0:26:dff.clear
clear => d_flipflop:loop0:27:dff.clear
clear => d_flipflop:loop0:28:dff.clear
clear => d_flipflop:loop0:29:dff.clear
clear => d_flipflop:loop0:30:dff.clear
clear => d_flipflop:loop0:31:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q[8] <= d_flipflop:loop0:8:dff.q
q[9] <= d_flipflop:loop0:9:dff.q
q[10] <= d_flipflop:loop0:10:dff.q
q[11] <= d_flipflop:loop0:11:dff.q
q[12] <= d_flipflop:loop0:12:dff.q
q[13] <= d_flipflop:loop0:13:dff.q
q[14] <= d_flipflop:loop0:14:dff.q
q[15] <= d_flipflop:loop0:15:dff.q
q[16] <= d_flipflop:loop0:16:dff.q
q[17] <= d_flipflop:loop0:17:dff.q
q[18] <= d_flipflop:loop0:18:dff.q
q[19] <= d_flipflop:loop0:19:dff.q
q[20] <= d_flipflop:loop0:20:dff.q
q[21] <= d_flipflop:loop0:21:dff.q
q[22] <= d_flipflop:loop0:22:dff.q
q[23] <= d_flipflop:loop0:23:dff.q
q[24] <= d_flipflop:loop0:24:dff.q
q[25] <= d_flipflop:loop0:25:dff.q
q[26] <= d_flipflop:loop0:26:dff.q
q[27] <= d_flipflop:loop0:27:dff.q
q[28] <= d_flipflop:loop0:28:dff.q
q[29] <= d_flipflop:loop0:29:dff.q
q[30] <= d_flipflop:loop0:30:dff.q
q[31] <= d_flipflop:loop0:31:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not
q_not[8] <= d_flipflop:loop0:8:dff.q_not
q_not[9] <= d_flipflop:loop0:9:dff.q_not
q_not[10] <= d_flipflop:loop0:10:dff.q_not
q_not[11] <= d_flipflop:loop0:11:dff.q_not
q_not[12] <= d_flipflop:loop0:12:dff.q_not
q_not[13] <= d_flipflop:loop0:13:dff.q_not
q_not[14] <= d_flipflop:loop0:14:dff.q_not
q_not[15] <= d_flipflop:loop0:15:dff.q_not
q_not[16] <= d_flipflop:loop0:16:dff.q_not
q_not[17] <= d_flipflop:loop0:17:dff.q_not
q_not[18] <= d_flipflop:loop0:18:dff.q_not
q_not[19] <= d_flipflop:loop0:19:dff.q_not
q_not[20] <= d_flipflop:loop0:20:dff.q_not
q_not[21] <= d_flipflop:loop0:21:dff.q_not
q_not[22] <= d_flipflop:loop0:22:dff.q_not
q_not[23] <= d_flipflop:loop0:23:dff.q_not
q_not[24] <= d_flipflop:loop0:24:dff.q_not
q_not[25] <= d_flipflop:loop0:25:dff.q_not
q_not[26] <= d_flipflop:loop0:26:dff.q_not
q_not[27] <= d_flipflop:loop0:27:dff.q_not
q_not[28] <= d_flipflop:loop0:28:dff.q_not
q_not[29] <= d_flipflop:loop0:29:dff.q_not
q_not[30] <= d_flipflop:loop0:30:dff.q_not
q_not[31] <= d_flipflop:loop0:31:dff.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:8:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:8:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:8:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:9:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:9:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:9:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:10:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:10:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:10:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:11:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:11:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:11:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:12:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:12:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:12:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:13:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:13:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:13:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:14:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:14:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:14:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:15:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:15:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:15:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:16:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:16:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:16:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:17:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:17:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:17:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:18:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:18:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:18:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:19:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:19:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:19:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:20:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:20:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:20:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:21:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:21:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:21:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:22:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:22:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:22:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:23:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:23:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:23:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:24:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:24:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:24:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:25:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:25:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:25:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:26:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:26:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:26:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:27:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:27:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:27:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:28:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:28:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:28:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:29:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:29:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:29:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:30:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:30:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:30:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:31:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:31:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_jump|d_flipflop:\loop0:31:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
parallel_in[8] => d_flipflop:loop0:8:dff.d
parallel_in[9] => d_flipflop:loop0:9:dff.d
parallel_in[10] => d_flipflop:loop0:10:dff.d
parallel_in[11] => d_flipflop:loop0:11:dff.d
parallel_in[12] => d_flipflop:loop0:12:dff.d
parallel_in[13] => d_flipflop:loop0:13:dff.d
parallel_in[14] => d_flipflop:loop0:14:dff.d
parallel_in[15] => d_flipflop:loop0:15:dff.d
parallel_in[16] => d_flipflop:loop0:16:dff.d
parallel_in[17] => d_flipflop:loop0:17:dff.d
parallel_in[18] => d_flipflop:loop0:18:dff.d
parallel_in[19] => d_flipflop:loop0:19:dff.d
parallel_in[20] => d_flipflop:loop0:20:dff.d
parallel_in[21] => d_flipflop:loop0:21:dff.d
parallel_in[22] => d_flipflop:loop0:22:dff.d
parallel_in[23] => d_flipflop:loop0:23:dff.d
parallel_in[24] => d_flipflop:loop0:24:dff.d
parallel_in[25] => d_flipflop:loop0:25:dff.d
parallel_in[26] => d_flipflop:loop0:26:dff.d
parallel_in[27] => d_flipflop:loop0:27:dff.d
parallel_in[28] => d_flipflop:loop0:28:dff.d
parallel_in[29] => d_flipflop:loop0:29:dff.d
parallel_in[30] => d_flipflop:loop0:30:dff.d
parallel_in[31] => d_flipflop:loop0:31:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
clk => d_flipflop:loop0:8:dff.clk
clk => d_flipflop:loop0:9:dff.clk
clk => d_flipflop:loop0:10:dff.clk
clk => d_flipflop:loop0:11:dff.clk
clk => d_flipflop:loop0:12:dff.clk
clk => d_flipflop:loop0:13:dff.clk
clk => d_flipflop:loop0:14:dff.clk
clk => d_flipflop:loop0:15:dff.clk
clk => d_flipflop:loop0:16:dff.clk
clk => d_flipflop:loop0:17:dff.clk
clk => d_flipflop:loop0:18:dff.clk
clk => d_flipflop:loop0:19:dff.clk
clk => d_flipflop:loop0:20:dff.clk
clk => d_flipflop:loop0:21:dff.clk
clk => d_flipflop:loop0:22:dff.clk
clk => d_flipflop:loop0:23:dff.clk
clk => d_flipflop:loop0:24:dff.clk
clk => d_flipflop:loop0:25:dff.clk
clk => d_flipflop:loop0:26:dff.clk
clk => d_flipflop:loop0:27:dff.clk
clk => d_flipflop:loop0:28:dff.clk
clk => d_flipflop:loop0:29:dff.clk
clk => d_flipflop:loop0:30:dff.clk
clk => d_flipflop:loop0:31:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
preset => d_flipflop:loop0:8:dff.preset
preset => d_flipflop:loop0:9:dff.preset
preset => d_flipflop:loop0:10:dff.preset
preset => d_flipflop:loop0:11:dff.preset
preset => d_flipflop:loop0:12:dff.preset
preset => d_flipflop:loop0:13:dff.preset
preset => d_flipflop:loop0:14:dff.preset
preset => d_flipflop:loop0:15:dff.preset
preset => d_flipflop:loop0:16:dff.preset
preset => d_flipflop:loop0:17:dff.preset
preset => d_flipflop:loop0:18:dff.preset
preset => d_flipflop:loop0:19:dff.preset
preset => d_flipflop:loop0:20:dff.preset
preset => d_flipflop:loop0:21:dff.preset
preset => d_flipflop:loop0:22:dff.preset
preset => d_flipflop:loop0:23:dff.preset
preset => d_flipflop:loop0:24:dff.preset
preset => d_flipflop:loop0:25:dff.preset
preset => d_flipflop:loop0:26:dff.preset
preset => d_flipflop:loop0:27:dff.preset
preset => d_flipflop:loop0:28:dff.preset
preset => d_flipflop:loop0:29:dff.preset
preset => d_flipflop:loop0:30:dff.preset
preset => d_flipflop:loop0:31:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
clear => d_flipflop:loop0:8:dff.clear
clear => d_flipflop:loop0:9:dff.clear
clear => d_flipflop:loop0:10:dff.clear
clear => d_flipflop:loop0:11:dff.clear
clear => d_flipflop:loop0:12:dff.clear
clear => d_flipflop:loop0:13:dff.clear
clear => d_flipflop:loop0:14:dff.clear
clear => d_flipflop:loop0:15:dff.clear
clear => d_flipflop:loop0:16:dff.clear
clear => d_flipflop:loop0:17:dff.clear
clear => d_flipflop:loop0:18:dff.clear
clear => d_flipflop:loop0:19:dff.clear
clear => d_flipflop:loop0:20:dff.clear
clear => d_flipflop:loop0:21:dff.clear
clear => d_flipflop:loop0:22:dff.clear
clear => d_flipflop:loop0:23:dff.clear
clear => d_flipflop:loop0:24:dff.clear
clear => d_flipflop:loop0:25:dff.clear
clear => d_flipflop:loop0:26:dff.clear
clear => d_flipflop:loop0:27:dff.clear
clear => d_flipflop:loop0:28:dff.clear
clear => d_flipflop:loop0:29:dff.clear
clear => d_flipflop:loop0:30:dff.clear
clear => d_flipflop:loop0:31:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q[8] <= d_flipflop:loop0:8:dff.q
q[9] <= d_flipflop:loop0:9:dff.q
q[10] <= d_flipflop:loop0:10:dff.q
q[11] <= d_flipflop:loop0:11:dff.q
q[12] <= d_flipflop:loop0:12:dff.q
q[13] <= d_flipflop:loop0:13:dff.q
q[14] <= d_flipflop:loop0:14:dff.q
q[15] <= d_flipflop:loop0:15:dff.q
q[16] <= d_flipflop:loop0:16:dff.q
q[17] <= d_flipflop:loop0:17:dff.q
q[18] <= d_flipflop:loop0:18:dff.q
q[19] <= d_flipflop:loop0:19:dff.q
q[20] <= d_flipflop:loop0:20:dff.q
q[21] <= d_flipflop:loop0:21:dff.q
q[22] <= d_flipflop:loop0:22:dff.q
q[23] <= d_flipflop:loop0:23:dff.q
q[24] <= d_flipflop:loop0:24:dff.q
q[25] <= d_flipflop:loop0:25:dff.q
q[26] <= d_flipflop:loop0:26:dff.q
q[27] <= d_flipflop:loop0:27:dff.q
q[28] <= d_flipflop:loop0:28:dff.q
q[29] <= d_flipflop:loop0:29:dff.q
q[30] <= d_flipflop:loop0:30:dff.q
q[31] <= d_flipflop:loop0:31:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not
q_not[8] <= d_flipflop:loop0:8:dff.q_not
q_not[9] <= d_flipflop:loop0:9:dff.q_not
q_not[10] <= d_flipflop:loop0:10:dff.q_not
q_not[11] <= d_flipflop:loop0:11:dff.q_not
q_not[12] <= d_flipflop:loop0:12:dff.q_not
q_not[13] <= d_flipflop:loop0:13:dff.q_not
q_not[14] <= d_flipflop:loop0:14:dff.q_not
q_not[15] <= d_flipflop:loop0:15:dff.q_not
q_not[16] <= d_flipflop:loop0:16:dff.q_not
q_not[17] <= d_flipflop:loop0:17:dff.q_not
q_not[18] <= d_flipflop:loop0:18:dff.q_not
q_not[19] <= d_flipflop:loop0:19:dff.q_not
q_not[20] <= d_flipflop:loop0:20:dff.q_not
q_not[21] <= d_flipflop:loop0:21:dff.q_not
q_not[22] <= d_flipflop:loop0:22:dff.q_not
q_not[23] <= d_flipflop:loop0:23:dff.q_not
q_not[24] <= d_flipflop:loop0:24:dff.q_not
q_not[25] <= d_flipflop:loop0:25:dff.q_not
q_not[26] <= d_flipflop:loop0:26:dff.q_not
q_not[27] <= d_flipflop:loop0:27:dff.q_not
q_not[28] <= d_flipflop:loop0:28:dff.q_not
q_not[29] <= d_flipflop:loop0:29:dff.q_not
q_not[30] <= d_flipflop:loop0:30:dff.q_not
q_not[31] <= d_flipflop:loop0:31:dff.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:8:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:8:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:8:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:9:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:9:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:9:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:10:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:10:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:10:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:11:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:11:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:11:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:12:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:12:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:12:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:13:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:13:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:13:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:14:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:14:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:14:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:15:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:15:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:15:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:16:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:16:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:16:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:17:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:17:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:17:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:18:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:18:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:18:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:19:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:19:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:19:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:20:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:20:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:20:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:21:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:21:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:21:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:22:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:22:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:22:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:23:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:23:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:23:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:24:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:24:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:24:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:25:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:25:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:25:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:26:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:26:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:26:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:27:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:27:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:27:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:28:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:28:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:28:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:29:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:29:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:29:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:30:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:30:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:30:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:31:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:31:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:31:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_alu_signals|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_EX_MEM:inst12|nBit_reg:reg_ALU_result|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11
clk => nbit_reg:reg_ctrl_signals.clk
clk => nbit_reg:reg_REG_write_adr_outp.clk
clk => nbit_reg:reg_ALU_op.clk
clk => nbit_reg:reg_ALU_shamt.clk
clk => nbit_reg:reg_ALU_funct.clk
clk => nbit_reg:reg_REG_data1.clk
clk => nbit_reg:reg_REG_data2.clk
clk => nbit_reg:reg_PC_jump.clk
clk => nbit_reg:reg_PC_branch_offset.clk
global_reset => nbit_reg:reg_ctrl_signals.clear
global_reset => nbit_reg:reg_REG_write_adr_outp.clear
global_reset => nbit_reg:reg_ALU_op.clear
global_reset => nbit_reg:reg_ALU_shamt.clear
global_reset => nbit_reg:reg_ALU_funct.clear
global_reset => nbit_reg:reg_REG_data1.clear
global_reset => nbit_reg:reg_REG_data2.clear
global_reset => nbit_reg:reg_PC_jump.clear
global_reset => nbit_reg:reg_PC_branch_offset.clear
REG_write_outp_toreg => nbit_reg:reg_ctrl_signals.parallel_in[6]
ALU_src_toreg => nbit_reg:reg_ctrl_signals.parallel_in[5]
MEM_write_toreg => nbit_reg:reg_ctrl_signals.parallel_in[4]
MEM_read_toreg => nbit_reg:reg_ctrl_signals.parallel_in[3]
MEM_to_REG_toreg => nbit_reg:reg_ctrl_signals.parallel_in[2]
jump_toreg => nbit_reg:reg_ctrl_signals.parallel_in[1]
branch_toreg => nbit_reg:reg_ctrl_signals.parallel_in[0]
REG_write_adr_outp_toreg[0] => nbit_reg:reg_REG_write_adr_outp.parallel_in[0]
REG_write_adr_outp_toreg[1] => nbit_reg:reg_REG_write_adr_outp.parallel_in[1]
REG_write_adr_outp_toreg[2] => nbit_reg:reg_REG_write_adr_outp.parallel_in[2]
ALU_op_toreg[0] => nbit_reg:reg_ALU_op.parallel_in[0]
ALU_op_toreg[1] => nbit_reg:reg_ALU_op.parallel_in[1]
ALU_op_toreg[2] => nbit_reg:reg_ALU_op.parallel_in[2]
ALU_op_toreg[3] => nbit_reg:reg_ALU_op.parallel_in[3]
ALU_op_toreg[4] => nbit_reg:reg_ALU_op.parallel_in[4]
ALU_op_toreg[5] => nbit_reg:reg_ALU_op.parallel_in[5]
ALU_shamt_toreg[6] => nbit_reg:reg_ALU_shamt.parallel_in[0]
ALU_shamt_toreg[7] => nbit_reg:reg_ALU_shamt.parallel_in[1]
ALU_shamt_toreg[8] => nbit_reg:reg_ALU_shamt.parallel_in[2]
ALU_shamt_toreg[9] => nbit_reg:reg_ALU_shamt.parallel_in[3]
ALU_shamt_toreg[10] => nbit_reg:reg_ALU_shamt.parallel_in[4]
ALU_funct_toreg[0] => nbit_reg:reg_ALU_funct.parallel_in[0]
ALU_funct_toreg[1] => nbit_reg:reg_ALU_funct.parallel_in[1]
ALU_funct_toreg[2] => nbit_reg:reg_ALU_funct.parallel_in[2]
ALU_funct_toreg[3] => nbit_reg:reg_ALU_funct.parallel_in[3]
ALU_funct_toreg[4] => nbit_reg:reg_ALU_funct.parallel_in[4]
ALU_funct_toreg[5] => nbit_reg:reg_ALU_funct.parallel_in[5]
REG_data1_toreg[0] => nbit_reg:reg_REG_data1.parallel_in[0]
REG_data1_toreg[1] => nbit_reg:reg_REG_data1.parallel_in[1]
REG_data1_toreg[2] => nbit_reg:reg_REG_data1.parallel_in[2]
REG_data1_toreg[3] => nbit_reg:reg_REG_data1.parallel_in[3]
REG_data1_toreg[4] => nbit_reg:reg_REG_data1.parallel_in[4]
REG_data1_toreg[5] => nbit_reg:reg_REG_data1.parallel_in[5]
REG_data1_toreg[6] => nbit_reg:reg_REG_data1.parallel_in[6]
REG_data1_toreg[7] => nbit_reg:reg_REG_data1.parallel_in[7]
REG_data2_toreg[0] => nbit_reg:reg_REG_data2.parallel_in[0]
REG_data2_toreg[1] => nbit_reg:reg_REG_data2.parallel_in[1]
REG_data2_toreg[2] => nbit_reg:reg_REG_data2.parallel_in[2]
REG_data2_toreg[3] => nbit_reg:reg_REG_data2.parallel_in[3]
REG_data2_toreg[4] => nbit_reg:reg_REG_data2.parallel_in[4]
REG_data2_toreg[5] => nbit_reg:reg_REG_data2.parallel_in[5]
REG_data2_toreg[6] => nbit_reg:reg_REG_data2.parallel_in[6]
REG_data2_toreg[7] => nbit_reg:reg_REG_data2.parallel_in[7]
PC_jump_toreg[0] => nbit_reg:reg_PC_jump.parallel_in[0]
PC_jump_toreg[1] => nbit_reg:reg_PC_jump.parallel_in[1]
PC_jump_toreg[2] => nbit_reg:reg_PC_jump.parallel_in[2]
PC_jump_toreg[3] => nbit_reg:reg_PC_jump.parallel_in[3]
PC_jump_toreg[4] => nbit_reg:reg_PC_jump.parallel_in[4]
PC_jump_toreg[5] => nbit_reg:reg_PC_jump.parallel_in[5]
PC_jump_toreg[6] => nbit_reg:reg_PC_jump.parallel_in[6]
PC_jump_toreg[7] => nbit_reg:reg_PC_jump.parallel_in[7]
PC_jump_toreg[8] => nbit_reg:reg_PC_jump.parallel_in[8]
PC_jump_toreg[9] => nbit_reg:reg_PC_jump.parallel_in[9]
PC_jump_toreg[10] => nbit_reg:reg_PC_jump.parallel_in[10]
PC_jump_toreg[11] => nbit_reg:reg_PC_jump.parallel_in[11]
PC_jump_toreg[12] => nbit_reg:reg_PC_jump.parallel_in[12]
PC_jump_toreg[13] => nbit_reg:reg_PC_jump.parallel_in[13]
PC_jump_toreg[14] => nbit_reg:reg_PC_jump.parallel_in[14]
PC_jump_toreg[15] => nbit_reg:reg_PC_jump.parallel_in[15]
PC_jump_toreg[16] => nbit_reg:reg_PC_jump.parallel_in[16]
PC_jump_toreg[17] => nbit_reg:reg_PC_jump.parallel_in[17]
PC_jump_toreg[18] => nbit_reg:reg_PC_jump.parallel_in[18]
PC_jump_toreg[19] => nbit_reg:reg_PC_jump.parallel_in[19]
PC_jump_toreg[20] => nbit_reg:reg_PC_jump.parallel_in[20]
PC_jump_toreg[21] => nbit_reg:reg_PC_jump.parallel_in[21]
PC_jump_toreg[22] => nbit_reg:reg_PC_jump.parallel_in[22]
PC_jump_toreg[23] => nbit_reg:reg_PC_jump.parallel_in[23]
PC_jump_toreg[24] => nbit_reg:reg_PC_jump.parallel_in[24]
PC_jump_toreg[25] => nbit_reg:reg_PC_jump.parallel_in[25]
PC_jump_toreg[26] => nbit_reg:reg_PC_jump.parallel_in[26]
PC_jump_toreg[27] => nbit_reg:reg_PC_jump.parallel_in[27]
PC_jump_toreg[28] => nbit_reg:reg_PC_jump.parallel_in[28]
PC_jump_toreg[29] => nbit_reg:reg_PC_jump.parallel_in[29]
PC_jump_toreg[30] => nbit_reg:reg_PC_jump.parallel_in[30]
PC_jump_toreg[31] => nbit_reg:reg_PC_jump.parallel_in[31]
PC_branch_offset_toreg[0] => nbit_reg:reg_PC_branch_offset.parallel_in[0]
PC_branch_offset_toreg[1] => nbit_reg:reg_PC_branch_offset.parallel_in[1]
PC_branch_offset_toreg[2] => nbit_reg:reg_PC_branch_offset.parallel_in[2]
PC_branch_offset_toreg[3] => nbit_reg:reg_PC_branch_offset.parallel_in[3]
PC_branch_offset_toreg[4] => nbit_reg:reg_PC_branch_offset.parallel_in[4]
PC_branch_offset_toreg[5] => nbit_reg:reg_PC_branch_offset.parallel_in[5]
PC_branch_offset_toreg[6] => nbit_reg:reg_PC_branch_offset.parallel_in[6]
PC_branch_offset_toreg[7] => nbit_reg:reg_PC_branch_offset.parallel_in[7]
PC_branch_offset_toreg[8] => nbit_reg:reg_PC_branch_offset.parallel_in[8]
PC_branch_offset_toreg[9] => nbit_reg:reg_PC_branch_offset.parallel_in[9]
PC_branch_offset_toreg[10] => nbit_reg:reg_PC_branch_offset.parallel_in[10]
PC_branch_offset_toreg[11] => nbit_reg:reg_PC_branch_offset.parallel_in[11]
PC_branch_offset_toreg[12] => nbit_reg:reg_PC_branch_offset.parallel_in[12]
PC_branch_offset_toreg[13] => nbit_reg:reg_PC_branch_offset.parallel_in[13]
PC_branch_offset_toreg[14] => nbit_reg:reg_PC_branch_offset.parallel_in[14]
PC_branch_offset_toreg[15] => nbit_reg:reg_PC_branch_offset.parallel_in[15]
PC_branch_offset_toreg[16] => nbit_reg:reg_PC_branch_offset.parallel_in[16]
PC_branch_offset_toreg[17] => nbit_reg:reg_PC_branch_offset.parallel_in[17]
PC_branch_offset_toreg[18] => nbit_reg:reg_PC_branch_offset.parallel_in[18]
PC_branch_offset_toreg[19] => nbit_reg:reg_PC_branch_offset.parallel_in[19]
PC_branch_offset_toreg[20] => nbit_reg:reg_PC_branch_offset.parallel_in[20]
PC_branch_offset_toreg[21] => nbit_reg:reg_PC_branch_offset.parallel_in[21]
PC_branch_offset_toreg[22] => nbit_reg:reg_PC_branch_offset.parallel_in[22]
PC_branch_offset_toreg[23] => nbit_reg:reg_PC_branch_offset.parallel_in[23]
PC_branch_offset_toreg[24] => nbit_reg:reg_PC_branch_offset.parallel_in[24]
PC_branch_offset_toreg[25] => nbit_reg:reg_PC_branch_offset.parallel_in[25]
PC_branch_offset_toreg[26] => nbit_reg:reg_PC_branch_offset.parallel_in[26]
PC_branch_offset_toreg[27] => nbit_reg:reg_PC_branch_offset.parallel_in[27]
PC_branch_offset_toreg[28] => nbit_reg:reg_PC_branch_offset.parallel_in[28]
PC_branch_offset_toreg[29] => nbit_reg:reg_PC_branch_offset.parallel_in[29]
PC_branch_offset_toreg[30] => nbit_reg:reg_PC_branch_offset.parallel_in[30]
PC_branch_offset_toreg[31] => nbit_reg:reg_PC_branch_offset.parallel_in[31]
REG_write_outp <= nbit_reg:reg_ctrl_signals.q[0]
ALU_src <= nbit_reg:reg_ctrl_signals.q[1]
MEM_write <= nbit_reg:reg_ctrl_signals.q[2]
MEM_read <= nbit_reg:reg_ctrl_signals.q[3]
MEM_to_REG <= nbit_reg:reg_ctrl_signals.q[4]
jump <= nbit_reg:reg_ctrl_signals.q[5]
branch <= nbit_reg:reg_ctrl_signals.q[6]
REG_write_adr_outp[0] <= nbit_reg:reg_REG_write_adr_outp.q[0]
REG_write_adr_outp[1] <= nbit_reg:reg_REG_write_adr_outp.q[1]
REG_write_adr_outp[2] <= nbit_reg:reg_REG_write_adr_outp.q[2]
ALU_op[0] <= nbit_reg:reg_ALU_op.q[0]
ALU_op[1] <= nbit_reg:reg_ALU_op.q[1]
ALU_op[2] <= nbit_reg:reg_ALU_op.q[2]
ALU_op[3] <= nbit_reg:reg_ALU_op.q[3]
ALU_op[4] <= nbit_reg:reg_ALU_op.q[4]
ALU_op[5] <= nbit_reg:reg_ALU_op.q[5]
ALU_shamt[6] <= nbit_reg:reg_ALU_shamt.q[0]
ALU_shamt[7] <= nbit_reg:reg_ALU_shamt.q[1]
ALU_shamt[8] <= nbit_reg:reg_ALU_shamt.q[2]
ALU_shamt[9] <= nbit_reg:reg_ALU_shamt.q[3]
ALU_shamt[10] <= nbit_reg:reg_ALU_shamt.q[4]
ALU_funct[0] <= nbit_reg:reg_ALU_funct.q[0]
ALU_funct[1] <= nbit_reg:reg_ALU_funct.q[1]
ALU_funct[2] <= nbit_reg:reg_ALU_funct.q[2]
ALU_funct[3] <= nbit_reg:reg_ALU_funct.q[3]
ALU_funct[4] <= nbit_reg:reg_ALU_funct.q[4]
ALU_funct[5] <= nbit_reg:reg_ALU_funct.q[5]
REG_data1[0] <= nbit_reg:reg_REG_data1.q[0]
REG_data1[1] <= nbit_reg:reg_REG_data1.q[1]
REG_data1[2] <= nbit_reg:reg_REG_data1.q[2]
REG_data1[3] <= nbit_reg:reg_REG_data1.q[3]
REG_data1[4] <= nbit_reg:reg_REG_data1.q[4]
REG_data1[5] <= nbit_reg:reg_REG_data1.q[5]
REG_data1[6] <= nbit_reg:reg_REG_data1.q[6]
REG_data1[7] <= nbit_reg:reg_REG_data1.q[7]
REG_data2[0] <= nbit_reg:reg_REG_data2.q[0]
REG_data2[1] <= nbit_reg:reg_REG_data2.q[1]
REG_data2[2] <= nbit_reg:reg_REG_data2.q[2]
REG_data2[3] <= nbit_reg:reg_REG_data2.q[3]
REG_data2[4] <= nbit_reg:reg_REG_data2.q[4]
REG_data2[5] <= nbit_reg:reg_REG_data2.q[5]
REG_data2[6] <= nbit_reg:reg_REG_data2.q[6]
REG_data2[7] <= nbit_reg:reg_REG_data2.q[7]
PC_jump[0] <= nbit_reg:reg_PC_jump.q[0]
PC_jump[1] <= nbit_reg:reg_PC_jump.q[1]
PC_jump[2] <= nbit_reg:reg_PC_jump.q[2]
PC_jump[3] <= nbit_reg:reg_PC_jump.q[3]
PC_jump[4] <= nbit_reg:reg_PC_jump.q[4]
PC_jump[5] <= nbit_reg:reg_PC_jump.q[5]
PC_jump[6] <= nbit_reg:reg_PC_jump.q[6]
PC_jump[7] <= nbit_reg:reg_PC_jump.q[7]
PC_jump[8] <= nbit_reg:reg_PC_jump.q[8]
PC_jump[9] <= nbit_reg:reg_PC_jump.q[9]
PC_jump[10] <= nbit_reg:reg_PC_jump.q[10]
PC_jump[11] <= nbit_reg:reg_PC_jump.q[11]
PC_jump[12] <= nbit_reg:reg_PC_jump.q[12]
PC_jump[13] <= nbit_reg:reg_PC_jump.q[13]
PC_jump[14] <= nbit_reg:reg_PC_jump.q[14]
PC_jump[15] <= nbit_reg:reg_PC_jump.q[15]
PC_jump[16] <= nbit_reg:reg_PC_jump.q[16]
PC_jump[17] <= nbit_reg:reg_PC_jump.q[17]
PC_jump[18] <= nbit_reg:reg_PC_jump.q[18]
PC_jump[19] <= nbit_reg:reg_PC_jump.q[19]
PC_jump[20] <= nbit_reg:reg_PC_jump.q[20]
PC_jump[21] <= nbit_reg:reg_PC_jump.q[21]
PC_jump[22] <= nbit_reg:reg_PC_jump.q[22]
PC_jump[23] <= nbit_reg:reg_PC_jump.q[23]
PC_jump[24] <= nbit_reg:reg_PC_jump.q[24]
PC_jump[25] <= nbit_reg:reg_PC_jump.q[25]
PC_jump[26] <= nbit_reg:reg_PC_jump.q[26]
PC_jump[27] <= nbit_reg:reg_PC_jump.q[27]
PC_jump[28] <= nbit_reg:reg_PC_jump.q[28]
PC_jump[29] <= nbit_reg:reg_PC_jump.q[29]
PC_jump[30] <= nbit_reg:reg_PC_jump.q[30]
PC_jump[31] <= nbit_reg:reg_PC_jump.q[31]
PC_branch_offset[0] <= nbit_reg:reg_PC_branch_offset.q[0]
PC_branch_offset[1] <= nbit_reg:reg_PC_branch_offset.q[1]
PC_branch_offset[2] <= nbit_reg:reg_PC_branch_offset.q[2]
PC_branch_offset[3] <= nbit_reg:reg_PC_branch_offset.q[3]
PC_branch_offset[4] <= nbit_reg:reg_PC_branch_offset.q[4]
PC_branch_offset[5] <= nbit_reg:reg_PC_branch_offset.q[5]
PC_branch_offset[6] <= nbit_reg:reg_PC_branch_offset.q[6]
PC_branch_offset[7] <= nbit_reg:reg_PC_branch_offset.q[7]
PC_branch_offset[8] <= nbit_reg:reg_PC_branch_offset.q[8]
PC_branch_offset[9] <= nbit_reg:reg_PC_branch_offset.q[9]
PC_branch_offset[10] <= nbit_reg:reg_PC_branch_offset.q[10]
PC_branch_offset[11] <= nbit_reg:reg_PC_branch_offset.q[11]
PC_branch_offset[12] <= nbit_reg:reg_PC_branch_offset.q[12]
PC_branch_offset[13] <= nbit_reg:reg_PC_branch_offset.q[13]
PC_branch_offset[14] <= nbit_reg:reg_PC_branch_offset.q[14]
PC_branch_offset[15] <= nbit_reg:reg_PC_branch_offset.q[15]
PC_branch_offset[16] <= nbit_reg:reg_PC_branch_offset.q[16]
PC_branch_offset[17] <= nbit_reg:reg_PC_branch_offset.q[17]
PC_branch_offset[18] <= nbit_reg:reg_PC_branch_offset.q[18]
PC_branch_offset[19] <= nbit_reg:reg_PC_branch_offset.q[19]
PC_branch_offset[20] <= nbit_reg:reg_PC_branch_offset.q[20]
PC_branch_offset[21] <= nbit_reg:reg_PC_branch_offset.q[21]
PC_branch_offset[22] <= nbit_reg:reg_PC_branch_offset.q[22]
PC_branch_offset[23] <= nbit_reg:reg_PC_branch_offset.q[23]
PC_branch_offset[24] <= nbit_reg:reg_PC_branch_offset.q[24]
PC_branch_offset[25] <= nbit_reg:reg_PC_branch_offset.q[25]
PC_branch_offset[26] <= nbit_reg:reg_PC_branch_offset.q[26]
PC_branch_offset[27] <= nbit_reg:reg_PC_branch_offset.q[27]
PC_branch_offset[28] <= nbit_reg:reg_PC_branch_offset.q[28]
PC_branch_offset[29] <= nbit_reg:reg_PC_branch_offset.q[29]
PC_branch_offset[30] <= nbit_reg:reg_PC_branch_offset.q[30]
PC_branch_offset[31] <= nbit_reg:reg_PC_branch_offset.q[31]


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ctrl_signals|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_write_adr_outp
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_write_adr_outp|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_op|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_shamt|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_ALU_funct|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data1|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_REG_data2|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
parallel_in[8] => d_flipflop:loop0:8:dff.d
parallel_in[9] => d_flipflop:loop0:9:dff.d
parallel_in[10] => d_flipflop:loop0:10:dff.d
parallel_in[11] => d_flipflop:loop0:11:dff.d
parallel_in[12] => d_flipflop:loop0:12:dff.d
parallel_in[13] => d_flipflop:loop0:13:dff.d
parallel_in[14] => d_flipflop:loop0:14:dff.d
parallel_in[15] => d_flipflop:loop0:15:dff.d
parallel_in[16] => d_flipflop:loop0:16:dff.d
parallel_in[17] => d_flipflop:loop0:17:dff.d
parallel_in[18] => d_flipflop:loop0:18:dff.d
parallel_in[19] => d_flipflop:loop0:19:dff.d
parallel_in[20] => d_flipflop:loop0:20:dff.d
parallel_in[21] => d_flipflop:loop0:21:dff.d
parallel_in[22] => d_flipflop:loop0:22:dff.d
parallel_in[23] => d_flipflop:loop0:23:dff.d
parallel_in[24] => d_flipflop:loop0:24:dff.d
parallel_in[25] => d_flipflop:loop0:25:dff.d
parallel_in[26] => d_flipflop:loop0:26:dff.d
parallel_in[27] => d_flipflop:loop0:27:dff.d
parallel_in[28] => d_flipflop:loop0:28:dff.d
parallel_in[29] => d_flipflop:loop0:29:dff.d
parallel_in[30] => d_flipflop:loop0:30:dff.d
parallel_in[31] => d_flipflop:loop0:31:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
clk => d_flipflop:loop0:8:dff.clk
clk => d_flipflop:loop0:9:dff.clk
clk => d_flipflop:loop0:10:dff.clk
clk => d_flipflop:loop0:11:dff.clk
clk => d_flipflop:loop0:12:dff.clk
clk => d_flipflop:loop0:13:dff.clk
clk => d_flipflop:loop0:14:dff.clk
clk => d_flipflop:loop0:15:dff.clk
clk => d_flipflop:loop0:16:dff.clk
clk => d_flipflop:loop0:17:dff.clk
clk => d_flipflop:loop0:18:dff.clk
clk => d_flipflop:loop0:19:dff.clk
clk => d_flipflop:loop0:20:dff.clk
clk => d_flipflop:loop0:21:dff.clk
clk => d_flipflop:loop0:22:dff.clk
clk => d_flipflop:loop0:23:dff.clk
clk => d_flipflop:loop0:24:dff.clk
clk => d_flipflop:loop0:25:dff.clk
clk => d_flipflop:loop0:26:dff.clk
clk => d_flipflop:loop0:27:dff.clk
clk => d_flipflop:loop0:28:dff.clk
clk => d_flipflop:loop0:29:dff.clk
clk => d_flipflop:loop0:30:dff.clk
clk => d_flipflop:loop0:31:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
preset => d_flipflop:loop0:8:dff.preset
preset => d_flipflop:loop0:9:dff.preset
preset => d_flipflop:loop0:10:dff.preset
preset => d_flipflop:loop0:11:dff.preset
preset => d_flipflop:loop0:12:dff.preset
preset => d_flipflop:loop0:13:dff.preset
preset => d_flipflop:loop0:14:dff.preset
preset => d_flipflop:loop0:15:dff.preset
preset => d_flipflop:loop0:16:dff.preset
preset => d_flipflop:loop0:17:dff.preset
preset => d_flipflop:loop0:18:dff.preset
preset => d_flipflop:loop0:19:dff.preset
preset => d_flipflop:loop0:20:dff.preset
preset => d_flipflop:loop0:21:dff.preset
preset => d_flipflop:loop0:22:dff.preset
preset => d_flipflop:loop0:23:dff.preset
preset => d_flipflop:loop0:24:dff.preset
preset => d_flipflop:loop0:25:dff.preset
preset => d_flipflop:loop0:26:dff.preset
preset => d_flipflop:loop0:27:dff.preset
preset => d_flipflop:loop0:28:dff.preset
preset => d_flipflop:loop0:29:dff.preset
preset => d_flipflop:loop0:30:dff.preset
preset => d_flipflop:loop0:31:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
clear => d_flipflop:loop0:8:dff.clear
clear => d_flipflop:loop0:9:dff.clear
clear => d_flipflop:loop0:10:dff.clear
clear => d_flipflop:loop0:11:dff.clear
clear => d_flipflop:loop0:12:dff.clear
clear => d_flipflop:loop0:13:dff.clear
clear => d_flipflop:loop0:14:dff.clear
clear => d_flipflop:loop0:15:dff.clear
clear => d_flipflop:loop0:16:dff.clear
clear => d_flipflop:loop0:17:dff.clear
clear => d_flipflop:loop0:18:dff.clear
clear => d_flipflop:loop0:19:dff.clear
clear => d_flipflop:loop0:20:dff.clear
clear => d_flipflop:loop0:21:dff.clear
clear => d_flipflop:loop0:22:dff.clear
clear => d_flipflop:loop0:23:dff.clear
clear => d_flipflop:loop0:24:dff.clear
clear => d_flipflop:loop0:25:dff.clear
clear => d_flipflop:loop0:26:dff.clear
clear => d_flipflop:loop0:27:dff.clear
clear => d_flipflop:loop0:28:dff.clear
clear => d_flipflop:loop0:29:dff.clear
clear => d_flipflop:loop0:30:dff.clear
clear => d_flipflop:loop0:31:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q[8] <= d_flipflop:loop0:8:dff.q
q[9] <= d_flipflop:loop0:9:dff.q
q[10] <= d_flipflop:loop0:10:dff.q
q[11] <= d_flipflop:loop0:11:dff.q
q[12] <= d_flipflop:loop0:12:dff.q
q[13] <= d_flipflop:loop0:13:dff.q
q[14] <= d_flipflop:loop0:14:dff.q
q[15] <= d_flipflop:loop0:15:dff.q
q[16] <= d_flipflop:loop0:16:dff.q
q[17] <= d_flipflop:loop0:17:dff.q
q[18] <= d_flipflop:loop0:18:dff.q
q[19] <= d_flipflop:loop0:19:dff.q
q[20] <= d_flipflop:loop0:20:dff.q
q[21] <= d_flipflop:loop0:21:dff.q
q[22] <= d_flipflop:loop0:22:dff.q
q[23] <= d_flipflop:loop0:23:dff.q
q[24] <= d_flipflop:loop0:24:dff.q
q[25] <= d_flipflop:loop0:25:dff.q
q[26] <= d_flipflop:loop0:26:dff.q
q[27] <= d_flipflop:loop0:27:dff.q
q[28] <= d_flipflop:loop0:28:dff.q
q[29] <= d_flipflop:loop0:29:dff.q
q[30] <= d_flipflop:loop0:30:dff.q
q[31] <= d_flipflop:loop0:31:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not
q_not[8] <= d_flipflop:loop0:8:dff.q_not
q_not[9] <= d_flipflop:loop0:9:dff.q_not
q_not[10] <= d_flipflop:loop0:10:dff.q_not
q_not[11] <= d_flipflop:loop0:11:dff.q_not
q_not[12] <= d_flipflop:loop0:12:dff.q_not
q_not[13] <= d_flipflop:loop0:13:dff.q_not
q_not[14] <= d_flipflop:loop0:14:dff.q_not
q_not[15] <= d_flipflop:loop0:15:dff.q_not
q_not[16] <= d_flipflop:loop0:16:dff.q_not
q_not[17] <= d_flipflop:loop0:17:dff.q_not
q_not[18] <= d_flipflop:loop0:18:dff.q_not
q_not[19] <= d_flipflop:loop0:19:dff.q_not
q_not[20] <= d_flipflop:loop0:20:dff.q_not
q_not[21] <= d_flipflop:loop0:21:dff.q_not
q_not[22] <= d_flipflop:loop0:22:dff.q_not
q_not[23] <= d_flipflop:loop0:23:dff.q_not
q_not[24] <= d_flipflop:loop0:24:dff.q_not
q_not[25] <= d_flipflop:loop0:25:dff.q_not
q_not[26] <= d_flipflop:loop0:26:dff.q_not
q_not[27] <= d_flipflop:loop0:27:dff.q_not
q_not[28] <= d_flipflop:loop0:28:dff.q_not
q_not[29] <= d_flipflop:loop0:29:dff.q_not
q_not[30] <= d_flipflop:loop0:30:dff.q_not
q_not[31] <= d_flipflop:loop0:31:dff.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:8:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:8:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:8:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:9:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:9:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:9:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:10:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:10:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:10:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:11:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:11:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:11:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:12:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:12:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:12:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:13:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:13:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:13:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:14:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:14:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:14:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:15:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:15:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:15:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:16:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:16:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:16:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:17:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:17:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:17:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:18:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:18:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:18:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:19:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:19:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:19:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:20:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:20:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:20:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:21:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:21:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:21:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:22:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:22:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:22:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:23:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:23:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:23:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:24:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:24:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:24:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:25:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:25:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:25:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:26:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:26:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:26:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:27:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:27:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:27:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:28:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:28:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:28:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:29:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:29:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:29:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:30:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:30:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:30:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:31:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:31:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_jump|d_flipflop:\loop0:31:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
parallel_in[8] => d_flipflop:loop0:8:dff.d
parallel_in[9] => d_flipflop:loop0:9:dff.d
parallel_in[10] => d_flipflop:loop0:10:dff.d
parallel_in[11] => d_flipflop:loop0:11:dff.d
parallel_in[12] => d_flipflop:loop0:12:dff.d
parallel_in[13] => d_flipflop:loop0:13:dff.d
parallel_in[14] => d_flipflop:loop0:14:dff.d
parallel_in[15] => d_flipflop:loop0:15:dff.d
parallel_in[16] => d_flipflop:loop0:16:dff.d
parallel_in[17] => d_flipflop:loop0:17:dff.d
parallel_in[18] => d_flipflop:loop0:18:dff.d
parallel_in[19] => d_flipflop:loop0:19:dff.d
parallel_in[20] => d_flipflop:loop0:20:dff.d
parallel_in[21] => d_flipflop:loop0:21:dff.d
parallel_in[22] => d_flipflop:loop0:22:dff.d
parallel_in[23] => d_flipflop:loop0:23:dff.d
parallel_in[24] => d_flipflop:loop0:24:dff.d
parallel_in[25] => d_flipflop:loop0:25:dff.d
parallel_in[26] => d_flipflop:loop0:26:dff.d
parallel_in[27] => d_flipflop:loop0:27:dff.d
parallel_in[28] => d_flipflop:loop0:28:dff.d
parallel_in[29] => d_flipflop:loop0:29:dff.d
parallel_in[30] => d_flipflop:loop0:30:dff.d
parallel_in[31] => d_flipflop:loop0:31:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
clk => d_flipflop:loop0:8:dff.clk
clk => d_flipflop:loop0:9:dff.clk
clk => d_flipflop:loop0:10:dff.clk
clk => d_flipflop:loop0:11:dff.clk
clk => d_flipflop:loop0:12:dff.clk
clk => d_flipflop:loop0:13:dff.clk
clk => d_flipflop:loop0:14:dff.clk
clk => d_flipflop:loop0:15:dff.clk
clk => d_flipflop:loop0:16:dff.clk
clk => d_flipflop:loop0:17:dff.clk
clk => d_flipflop:loop0:18:dff.clk
clk => d_flipflop:loop0:19:dff.clk
clk => d_flipflop:loop0:20:dff.clk
clk => d_flipflop:loop0:21:dff.clk
clk => d_flipflop:loop0:22:dff.clk
clk => d_flipflop:loop0:23:dff.clk
clk => d_flipflop:loop0:24:dff.clk
clk => d_flipflop:loop0:25:dff.clk
clk => d_flipflop:loop0:26:dff.clk
clk => d_flipflop:loop0:27:dff.clk
clk => d_flipflop:loop0:28:dff.clk
clk => d_flipflop:loop0:29:dff.clk
clk => d_flipflop:loop0:30:dff.clk
clk => d_flipflop:loop0:31:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
preset => d_flipflop:loop0:8:dff.preset
preset => d_flipflop:loop0:9:dff.preset
preset => d_flipflop:loop0:10:dff.preset
preset => d_flipflop:loop0:11:dff.preset
preset => d_flipflop:loop0:12:dff.preset
preset => d_flipflop:loop0:13:dff.preset
preset => d_flipflop:loop0:14:dff.preset
preset => d_flipflop:loop0:15:dff.preset
preset => d_flipflop:loop0:16:dff.preset
preset => d_flipflop:loop0:17:dff.preset
preset => d_flipflop:loop0:18:dff.preset
preset => d_flipflop:loop0:19:dff.preset
preset => d_flipflop:loop0:20:dff.preset
preset => d_flipflop:loop0:21:dff.preset
preset => d_flipflop:loop0:22:dff.preset
preset => d_flipflop:loop0:23:dff.preset
preset => d_flipflop:loop0:24:dff.preset
preset => d_flipflop:loop0:25:dff.preset
preset => d_flipflop:loop0:26:dff.preset
preset => d_flipflop:loop0:27:dff.preset
preset => d_flipflop:loop0:28:dff.preset
preset => d_flipflop:loop0:29:dff.preset
preset => d_flipflop:loop0:30:dff.preset
preset => d_flipflop:loop0:31:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
clear => d_flipflop:loop0:8:dff.clear
clear => d_flipflop:loop0:9:dff.clear
clear => d_flipflop:loop0:10:dff.clear
clear => d_flipflop:loop0:11:dff.clear
clear => d_flipflop:loop0:12:dff.clear
clear => d_flipflop:loop0:13:dff.clear
clear => d_flipflop:loop0:14:dff.clear
clear => d_flipflop:loop0:15:dff.clear
clear => d_flipflop:loop0:16:dff.clear
clear => d_flipflop:loop0:17:dff.clear
clear => d_flipflop:loop0:18:dff.clear
clear => d_flipflop:loop0:19:dff.clear
clear => d_flipflop:loop0:20:dff.clear
clear => d_flipflop:loop0:21:dff.clear
clear => d_flipflop:loop0:22:dff.clear
clear => d_flipflop:loop0:23:dff.clear
clear => d_flipflop:loop0:24:dff.clear
clear => d_flipflop:loop0:25:dff.clear
clear => d_flipflop:loop0:26:dff.clear
clear => d_flipflop:loop0:27:dff.clear
clear => d_flipflop:loop0:28:dff.clear
clear => d_flipflop:loop0:29:dff.clear
clear => d_flipflop:loop0:30:dff.clear
clear => d_flipflop:loop0:31:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q[8] <= d_flipflop:loop0:8:dff.q
q[9] <= d_flipflop:loop0:9:dff.q
q[10] <= d_flipflop:loop0:10:dff.q
q[11] <= d_flipflop:loop0:11:dff.q
q[12] <= d_flipflop:loop0:12:dff.q
q[13] <= d_flipflop:loop0:13:dff.q
q[14] <= d_flipflop:loop0:14:dff.q
q[15] <= d_flipflop:loop0:15:dff.q
q[16] <= d_flipflop:loop0:16:dff.q
q[17] <= d_flipflop:loop0:17:dff.q
q[18] <= d_flipflop:loop0:18:dff.q
q[19] <= d_flipflop:loop0:19:dff.q
q[20] <= d_flipflop:loop0:20:dff.q
q[21] <= d_flipflop:loop0:21:dff.q
q[22] <= d_flipflop:loop0:22:dff.q
q[23] <= d_flipflop:loop0:23:dff.q
q[24] <= d_flipflop:loop0:24:dff.q
q[25] <= d_flipflop:loop0:25:dff.q
q[26] <= d_flipflop:loop0:26:dff.q
q[27] <= d_flipflop:loop0:27:dff.q
q[28] <= d_flipflop:loop0:28:dff.q
q[29] <= d_flipflop:loop0:29:dff.q
q[30] <= d_flipflop:loop0:30:dff.q
q[31] <= d_flipflop:loop0:31:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not
q_not[8] <= d_flipflop:loop0:8:dff.q_not
q_not[9] <= d_flipflop:loop0:9:dff.q_not
q_not[10] <= d_flipflop:loop0:10:dff.q_not
q_not[11] <= d_flipflop:loop0:11:dff.q_not
q_not[12] <= d_flipflop:loop0:12:dff.q_not
q_not[13] <= d_flipflop:loop0:13:dff.q_not
q_not[14] <= d_flipflop:loop0:14:dff.q_not
q_not[15] <= d_flipflop:loop0:15:dff.q_not
q_not[16] <= d_flipflop:loop0:16:dff.q_not
q_not[17] <= d_flipflop:loop0:17:dff.q_not
q_not[18] <= d_flipflop:loop0:18:dff.q_not
q_not[19] <= d_flipflop:loop0:19:dff.q_not
q_not[20] <= d_flipflop:loop0:20:dff.q_not
q_not[21] <= d_flipflop:loop0:21:dff.q_not
q_not[22] <= d_flipflop:loop0:22:dff.q_not
q_not[23] <= d_flipflop:loop0:23:dff.q_not
q_not[24] <= d_flipflop:loop0:24:dff.q_not
q_not[25] <= d_flipflop:loop0:25:dff.q_not
q_not[26] <= d_flipflop:loop0:26:dff.q_not
q_not[27] <= d_flipflop:loop0:27:dff.q_not
q_not[28] <= d_flipflop:loop0:28:dff.q_not
q_not[29] <= d_flipflop:loop0:29:dff.q_not
q_not[30] <= d_flipflop:loop0:30:dff.q_not
q_not[31] <= d_flipflop:loop0:31:dff.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:8:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:8:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:8:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:9:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:9:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:9:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:10:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:10:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:10:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:11:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:11:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:11:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:12:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:12:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:12:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:13:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:13:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:13:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:14:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:14:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:14:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:15:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:15:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:15:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:16:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:16:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:16:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:17:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:17:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:17:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:18:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:18:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:18:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:19:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:19:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:19:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:20:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:20:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:20:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:21:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:21:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:21:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:22:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:22:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:22:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:23:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:23:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:23:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:24:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:24:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:24:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:25:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:25:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:25:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:26:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:26:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:26:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:27:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:27:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:27:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:28:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:28:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:28:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:29:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:29:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:29:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:30:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:30:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:30:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:31:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:31:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|reg_ID_EX:inst11|nBit_reg:reg_PC_branch_offset|d_flipflop:\loop0:31:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6
clk => reg_block_r2w1:registers.clk
global_reset => reg_block_r2w1:registers.global_reset
PC_inc[0] => ~NO_FANOUT~
PC_inc[1] => ~NO_FANOUT~
PC_inc[2] => ~NO_FANOUT~
PC_inc[3] => ~NO_FANOUT~
PC_inc[4] => ~NO_FANOUT~
PC_inc[5] => ~NO_FANOUT~
PC_inc[6] => ~NO_FANOUT~
PC_inc[7] => ~NO_FANOUT~
PC_inc[8] => ~NO_FANOUT~
PC_inc[9] => ~NO_FANOUT~
PC_inc[10] => ~NO_FANOUT~
PC_inc[11] => ~NO_FANOUT~
PC_inc[12] => ~NO_FANOUT~
PC_inc[13] => ~NO_FANOUT~
PC_inc[14] => ~NO_FANOUT~
PC_inc[15] => ~NO_FANOUT~
PC_inc[16] => ~NO_FANOUT~
PC_inc[17] => ~NO_FANOUT~
PC_inc[18] => ~NO_FANOUT~
PC_inc[19] => ~NO_FANOUT~
PC_inc[20] => ~NO_FANOUT~
PC_inc[21] => ~NO_FANOUT~
PC_inc[22] => ~NO_FANOUT~
PC_inc[23] => ~NO_FANOUT~
PC_inc[24] => ~NO_FANOUT~
PC_inc[25] => ~NO_FANOUT~
PC_inc[26] => PC_jump[26].DATAIN
PC_inc[27] => PC_jump[27].DATAIN
PC_inc[28] => PC_jump[28].DATAIN
PC_inc[29] => PC_jump[29].DATAIN
PC_inc[30] => PC_jump[30].DATAIN
PC_inc[31] => PC_jump[31].DATAIN
instruction[0] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[0]
instruction[1] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[1]
instruction[2] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[2]
instruction[3] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[3]
instruction[4] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[4]
instruction[5] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[5]
instruction[6] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[6]
instruction[7] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[7]
instruction[8] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[8]
instruction[9] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[9]
instruction[10] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[10]
instruction[11] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[11]
instruction[12] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[12]
instruction[13] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[13]
instruction[14] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[14]
instruction[15] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[15]
instruction[16] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[16]
instruction[17] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[17]
instruction[18] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[18]
instruction[19] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[19]
instruction[20] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[20]
instruction[21] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[21]
instruction[22] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[22]
instruction[23] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[23]
instruction[24] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[24]
instruction[25] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[25]
instruction[26] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[26]
instruction[26] => maincontrolunit:MainControlUnit_rkjerh.Instruction[0]
instruction[27] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[27]
instruction[27] => maincontrolunit:MainControlUnit_rkjerh.Instruction[1]
instruction[28] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[28]
instruction[28] => maincontrolunit:MainControlUnit_rkjerh.Instruction[2]
instruction[29] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[29]
instruction[29] => maincontrolunit:MainControlUnit_rkjerh.Instruction[3]
instruction[30] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[30]
instruction[30] => maincontrolunit:MainControlUnit_rkjerh.Instruction[4]
instruction[31] => mips_risk_singlecycle_instruction_breakdown:inst_breakdown.instruction[31]
instruction[31] => maincontrolunit:MainControlUnit_rkjerh.Instruction[5]
REG_write_inp => reg_block_r2w1:registers.write_en
REG_write_adr_inp[0] => ~NO_FANOUT~
REG_write_adr_inp[1] => ~NO_FANOUT~
REG_write_adr_inp[2] => ~NO_FANOUT~
REG_write_data_inp[0] => reg_block_r2w1:registers.write_data[0]
REG_write_data_inp[1] => reg_block_r2w1:registers.write_data[1]
REG_write_data_inp[2] => reg_block_r2w1:registers.write_data[2]
REG_write_data_inp[3] => reg_block_r2w1:registers.write_data[3]
REG_write_data_inp[4] => reg_block_r2w1:registers.write_data[4]
REG_write_data_inp[5] => reg_block_r2w1:registers.write_data[5]
REG_write_data_inp[6] => reg_block_r2w1:registers.write_data[6]
REG_write_data_inp[7] => reg_block_r2w1:registers.write_data[7]
REG_write_outp <= maincontrolunit:MainControlUnit_rkjerh.RegWrite
ALU_src <= maincontrolunit:MainControlUnit_rkjerh.ALUSrc
MEM_write <= maincontrolunit:MainControlUnit_rkjerh.MemWrite
MEM_read <= maincontrolunit:MainControlUnit_rkjerh.MemRead
MEM_to_REG <= maincontrolunit:MainControlUnit_rkjerh.MemToReg
jump <= maincontrolunit:MainControlUnit_rkjerh.Jump
branch <= maincontrolunit:MainControlUnit_rkjerh.Branch
REG_write_adr_outp[0] <= nbit_mux2:REG_mux.outp[0]
REG_write_adr_outp[1] <= nbit_mux2:REG_mux.outp[1]
REG_write_adr_outp[2] <= nbit_mux2:REG_mux.outp[2]
ALU_op[0] <= maincontrolunit:MainControlUnit_rkjerh.ALUOp[0]
ALU_op[1] <= maincontrolunit:MainControlUnit_rkjerh.ALUOp[1]
ALU_op[2] <= <GND>
ALU_op[3] <= <GND>
ALU_op[4] <= <GND>
ALU_op[5] <= <GND>
ALU_shamt[6] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.shamt[6]
ALU_shamt[7] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.shamt[7]
ALU_shamt[8] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.shamt[8]
ALU_shamt[9] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.shamt[9]
ALU_shamt[10] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.shamt[10]
ALU_funct[0] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.funct[0]
ALU_funct[1] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.funct[1]
ALU_funct[2] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.funct[2]
ALU_funct[3] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.funct[3]
ALU_funct[4] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.funct[4]
ALU_funct[5] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.funct[5]
REG_data1[0] <= reg_block_r2w1:registers.reg1_data[0]
REG_data1[1] <= reg_block_r2w1:registers.reg1_data[1]
REG_data1[2] <= reg_block_r2w1:registers.reg1_data[2]
REG_data1[3] <= reg_block_r2w1:registers.reg1_data[3]
REG_data1[4] <= reg_block_r2w1:registers.reg1_data[4]
REG_data1[5] <= reg_block_r2w1:registers.reg1_data[5]
REG_data1[6] <= reg_block_r2w1:registers.reg1_data[6]
REG_data1[7] <= reg_block_r2w1:registers.reg1_data[7]
REG_data2[0] <= reg_block_r2w1:registers.reg2_data[0]
REG_data2[1] <= reg_block_r2w1:registers.reg2_data[1]
REG_data2[2] <= reg_block_r2w1:registers.reg2_data[2]
REG_data2[3] <= reg_block_r2w1:registers.reg2_data[3]
REG_data2[4] <= reg_block_r2w1:registers.reg2_data[4]
REG_data2[5] <= reg_block_r2w1:registers.reg2_data[5]
REG_data2[6] <= reg_block_r2w1:registers.reg2_data[6]
REG_data2[7] <= reg_block_r2w1:registers.reg2_data[7]
PC_jump[0] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[0]
PC_jump[1] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[1]
PC_jump[2] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[2]
PC_jump[3] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[3]
PC_jump[4] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[4]
PC_jump[5] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[5]
PC_jump[6] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[6]
PC_jump[7] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[7]
PC_jump[8] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[8]
PC_jump[9] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[9]
PC_jump[10] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[10]
PC_jump[11] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[11]
PC_jump[12] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[12]
PC_jump[13] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[13]
PC_jump[14] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[14]
PC_jump[15] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[15]
PC_jump[16] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[16]
PC_jump[17] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[17]
PC_jump[18] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[18]
PC_jump[19] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[19]
PC_jump[20] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[20]
PC_jump[21] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[21]
PC_jump[22] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[22]
PC_jump[23] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[23]
PC_jump[24] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[24]
PC_jump[25] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_j[25]
PC_jump[26] <= PC_inc[26].DB_MAX_OUTPUT_PORT_TYPE
PC_jump[27] <= PC_inc[27].DB_MAX_OUTPUT_PORT_TYPE
PC_jump[28] <= PC_inc[28].DB_MAX_OUTPUT_PORT_TYPE
PC_jump[29] <= PC_inc[29].DB_MAX_OUTPUT_PORT_TYPE
PC_jump[30] <= PC_inc[30].DB_MAX_OUTPUT_PORT_TYPE
PC_jump[31] <= PC_inc[31].DB_MAX_OUTPUT_PORT_TYPE
PC_branch_offset[0] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[0]
PC_branch_offset[1] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[1]
PC_branch_offset[2] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[2]
PC_branch_offset[3] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[3]
PC_branch_offset[4] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[4]
PC_branch_offset[5] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[5]
PC_branch_offset[6] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[6]
PC_branch_offset[7] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[7]
PC_branch_offset[8] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[8]
PC_branch_offset[9] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[9]
PC_branch_offset[10] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[10]
PC_branch_offset[11] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[11]
PC_branch_offset[12] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[12]
PC_branch_offset[13] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[13]
PC_branch_offset[14] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[14]
PC_branch_offset[15] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[16] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[17] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[18] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[19] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[20] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[21] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[22] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[23] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[24] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[25] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[26] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[27] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[28] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[29] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[30] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]
PC_branch_offset[31] <= mips_risk_singlecycle_instruction_breakdown:inst_breakdown.address_b[15]


|top_level|ID_CTRL_REG:inst6|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown
instruction[0] => address_j[0].DATAIN
instruction[0] => funct[0].DATAIN
instruction[0] => address_b[0].DATAIN
instruction[1] => address_j[1].DATAIN
instruction[1] => funct[1].DATAIN
instruction[1] => address_b[1].DATAIN
instruction[2] => address_j[2].DATAIN
instruction[2] => funct[2].DATAIN
instruction[2] => address_b[2].DATAIN
instruction[3] => address_j[3].DATAIN
instruction[3] => funct[3].DATAIN
instruction[3] => address_b[3].DATAIN
instruction[4] => address_j[4].DATAIN
instruction[4] => funct[4].DATAIN
instruction[4] => address_b[4].DATAIN
instruction[5] => address_j[5].DATAIN
instruction[5] => funct[5].DATAIN
instruction[5] => address_b[5].DATAIN
instruction[6] => address_j[6].DATAIN
instruction[6] => shamt[6].DATAIN
instruction[6] => address_b[6].DATAIN
instruction[7] => address_j[7].DATAIN
instruction[7] => shamt[7].DATAIN
instruction[7] => address_b[7].DATAIN
instruction[8] => address_j[8].DATAIN
instruction[8] => shamt[8].DATAIN
instruction[8] => address_b[8].DATAIN
instruction[9] => address_j[9].DATAIN
instruction[9] => shamt[9].DATAIN
instruction[9] => address_b[9].DATAIN
instruction[10] => address_j[10].DATAIN
instruction[10] => shamt[10].DATAIN
instruction[10] => address_b[10].DATAIN
instruction[11] => address_j[11].DATAIN
instruction[11] => rd[0].DATAIN
instruction[11] => address_b[11].DATAIN
instruction[12] => address_j[12].DATAIN
instruction[12] => rd[1].DATAIN
instruction[12] => address_b[12].DATAIN
instruction[13] => address_j[13].DATAIN
instruction[13] => rd[2].DATAIN
instruction[13] => address_b[13].DATAIN
instruction[14] => address_j[14].DATAIN
instruction[14] => address_b[14].DATAIN
instruction[15] => address_j[15].DATAIN
instruction[15] => address_b[15].DATAIN
instruction[16] => address_j[16].DATAIN
instruction[16] => rt[0].DATAIN
instruction[17] => address_j[17].DATAIN
instruction[17] => rt[1].DATAIN
instruction[18] => address_j[18].DATAIN
instruction[18] => rt[2].DATAIN
instruction[19] => address_j[19].DATAIN
instruction[20] => address_j[20].DATAIN
instruction[21] => address_j[21].DATAIN
instruction[21] => rs[0].DATAIN
instruction[22] => address_j[22].DATAIN
instruction[22] => rs[1].DATAIN
instruction[23] => address_j[23].DATAIN
instruction[23] => rs[2].DATAIN
instruction[24] => address_j[24].DATAIN
instruction[25] => address_j[25].DATAIN
instruction[26] => instruction_type[0].DATAIN
instruction[27] => instruction_type[1].DATAIN
instruction[28] => instruction_type[2].DATAIN
instruction[29] => instruction_type[3].DATAIN
instruction[30] => instruction_type[4].DATAIN
instruction[31] => instruction_type[5].DATAIN
instruction_type[0] <= instruction[26].DB_MAX_OUTPUT_PORT_TYPE
instruction_type[1] <= instruction[27].DB_MAX_OUTPUT_PORT_TYPE
instruction_type[2] <= instruction[28].DB_MAX_OUTPUT_PORT_TYPE
instruction_type[3] <= instruction[29].DB_MAX_OUTPUT_PORT_TYPE
instruction_type[4] <= instruction[30].DB_MAX_OUTPUT_PORT_TYPE
instruction_type[5] <= instruction[31].DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
shamt[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
shamt[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
shamt[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
shamt[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
shamt[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
funct[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
funct[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
funct[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
funct[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
funct[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
funct[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
address_b[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
address_b[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
address_b[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
address_b[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
address_b[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
address_b[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
address_b[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
address_b[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
address_b[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
address_b[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
address_b[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
address_b[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
address_b[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
address_b[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
address_b[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
address_b[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
address_j[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
address_j[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
address_j[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
address_j[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
address_j[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
address_j[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
address_j[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
address_j[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
address_j[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
address_j[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
address_j[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
address_j[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
address_j[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
address_j[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
address_j[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
address_j[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
address_j[16] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
address_j[17] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
address_j[18] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
address_j[19] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
address_j[20] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
address_j[21] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
address_j[22] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
address_j[23] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
address_j[24] <= instruction[24].DB_MAX_OUTPUT_PORT_TYPE
address_j[25] <= instruction[25].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|MainControlUnit:MainControlUnit_rkjerh
Instruction[0] => lw.IN0
Instruction[0] => sw.IN0
Instruction[1] => R.IN0
Instruction[2] => R.IN1
Instruction[2] => Branch.DATAIN
Instruction[2] => ALUOp[0].DATAIN
Instruction[3] => sw.IN1
Instruction[3] => lw.IN1
Instruction[4] => ~NO_FANOUT~
Instruction[5] => ~NO_FANOUT~
RegDst <= R.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= lw.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= lw.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= sw.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Jump <= <GND>
ALUOp[0] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= R.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|nBit_mux2:REG_mux
sel => nbit_tristate_buffer:tsb1.en
sel => nbit_tristate_buffer:tsb0.en
inp0[0] => nbit_tristate_buffer:tsb0.inp[0]
inp0[1] => nbit_tristate_buffer:tsb0.inp[1]
inp0[2] => nbit_tristate_buffer:tsb0.inp[2]
inp1[0] => nbit_tristate_buffer:tsb1.inp[0]
inp1[1] => nbit_tristate_buffer:tsb1.inp[1]
inp1[2] => nbit_tristate_buffer:tsb1.inp[2]
outp[0] <= outp[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp[2].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp


|top_level|ID_CTRL_REG:inst6|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp


|top_level|ID_CTRL_REG:inst6|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|nBit_mux2:REG_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers
clk => nbit_reg_en:loop0:0:reg.clk
clk => nbit_reg_en:loop0:1:reg.clk
clk => nbit_reg_en:loop0:2:reg.clk
clk => nbit_reg_en:loop0:3:reg.clk
clk => nbit_reg_en:loop0:4:reg.clk
clk => nbit_reg_en:loop0:5:reg.clk
clk => nbit_reg_en:loop0:6:reg.clk
clk => nbit_reg_en:loop0:7:reg.clk
global_reset => nbit_reg_en:loop0:0:reg.clear
global_reset => nbit_reg_en:loop0:1:reg.clear
global_reset => nbit_reg_en:loop0:2:reg.clear
global_reset => nbit_reg_en:loop0:3:reg.clear
global_reset => nbit_reg_en:loop0:4:reg.clear
global_reset => nbit_reg_en:loop0:5:reg.clear
global_reset => nbit_reg_en:loop0:6:reg.clear
global_reset => nbit_reg_en:loop0:7:reg.clear
write_en => write_mask_en[7].IN1
write_en => write_mask_en[6].IN1
write_en => write_mask_en[5].IN1
write_en => write_mask_en[4].IN1
write_en => write_mask_en[3].IN1
write_en => write_mask_en[2].IN1
write_en => write_mask_en[1].IN1
write_en => write_mask_en[0].IN1
reg1_adr[0] => nbit_decoder:dec1.inp[0]
reg1_adr[1] => nbit_decoder:dec1.inp[1]
reg1_adr[2] => nbit_decoder:dec1.inp[2]
reg2_adr[0] => nbit_decoder:dec2.inp[0]
reg2_adr[1] => nbit_decoder:dec2.inp[1]
reg2_adr[2] => nbit_decoder:dec2.inp[2]
write_adr[0] => nbit_decoder:decode.inp[0]
write_adr[1] => nbit_decoder:decode.inp[1]
write_adr[2] => nbit_decoder:decode.inp[2]
write_data[0] => nbit_reg_en:loop0:0:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:1:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:2:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:3:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:4:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:5:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:6:reg.parallel_in[0]
write_data[0] => nbit_reg_en:loop0:7:reg.parallel_in[0]
write_data[1] => nbit_reg_en:loop0:0:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:1:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:2:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:3:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:4:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:5:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:6:reg.parallel_in[1]
write_data[1] => nbit_reg_en:loop0:7:reg.parallel_in[1]
write_data[2] => nbit_reg_en:loop0:0:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:1:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:2:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:3:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:4:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:5:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:6:reg.parallel_in[2]
write_data[2] => nbit_reg_en:loop0:7:reg.parallel_in[2]
write_data[3] => nbit_reg_en:loop0:0:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:1:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:2:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:3:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:4:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:5:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:6:reg.parallel_in[3]
write_data[3] => nbit_reg_en:loop0:7:reg.parallel_in[3]
write_data[4] => nbit_reg_en:loop0:0:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:1:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:2:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:3:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:4:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:5:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:6:reg.parallel_in[4]
write_data[4] => nbit_reg_en:loop0:7:reg.parallel_in[4]
write_data[5] => nbit_reg_en:loop0:0:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:1:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:2:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:3:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:4:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:5:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:6:reg.parallel_in[5]
write_data[5] => nbit_reg_en:loop0:7:reg.parallel_in[5]
write_data[6] => nbit_reg_en:loop0:0:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:1:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:2:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:3:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:4:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:5:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:6:reg.parallel_in[6]
write_data[6] => nbit_reg_en:loop0:7:reg.parallel_in[6]
write_data[7] => nbit_reg_en:loop0:0:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:1:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:2:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:3:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:4:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:5:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:6:reg.parallel_in[7]
write_data[7] => nbit_reg_en:loop0:7:reg.parallel_in[7]
reg1_data[0] <= reg1_data[0].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[1] <= reg1_data[1].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[2] <= reg1_data[2].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[3] <= reg1_data[3].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[4] <= reg1_data[4].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[5] <= reg1_data[5].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[6] <= reg1_data[6].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[7] <= reg1_data[7].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[0] <= reg2_data[0].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[1] <= reg2_data[1].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[2] <= reg2_data[2].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[3] <= reg2_data[3].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[4] <= reg2_data[4].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[5] <= reg2_data[5].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[6] <= reg2_data[6].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[7] <= reg2_data[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_decoder:decode
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:0:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:1:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:2:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:3:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:4:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:5:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:6:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg
parallel_in[0] => d_flipflop_en:loop0:0:dff.d
parallel_in[1] => d_flipflop_en:loop0:1:dff.d
parallel_in[2] => d_flipflop_en:loop0:2:dff.d
parallel_in[3] => d_flipflop_en:loop0:3:dff.d
parallel_in[4] => d_flipflop_en:loop0:4:dff.d
parallel_in[5] => d_flipflop_en:loop0:5:dff.d
parallel_in[6] => d_flipflop_en:loop0:6:dff.d
parallel_in[7] => d_flipflop_en:loop0:7:dff.d
clk => d_flipflop_en:loop0:0:dff.clk
clk => d_flipflop_en:loop0:1:dff.clk
clk => d_flipflop_en:loop0:2:dff.clk
clk => d_flipflop_en:loop0:3:dff.clk
clk => d_flipflop_en:loop0:4:dff.clk
clk => d_flipflop_en:loop0:5:dff.clk
clk => d_flipflop_en:loop0:6:dff.clk
clk => d_flipflop_en:loop0:7:dff.clk
preset => d_flipflop_en:loop0:0:dff.preset
preset => d_flipflop_en:loop0:1:dff.preset
preset => d_flipflop_en:loop0:2:dff.preset
preset => d_flipflop_en:loop0:3:dff.preset
preset => d_flipflop_en:loop0:4:dff.preset
preset => d_flipflop_en:loop0:5:dff.preset
preset => d_flipflop_en:loop0:6:dff.preset
preset => d_flipflop_en:loop0:7:dff.preset
clear => d_flipflop_en:loop0:0:dff.clear
clear => d_flipflop_en:loop0:1:dff.clear
clear => d_flipflop_en:loop0:2:dff.clear
clear => d_flipflop_en:loop0:3:dff.clear
clear => d_flipflop_en:loop0:4:dff.clear
clear => d_flipflop_en:loop0:5:dff.clear
clear => d_flipflop_en:loop0:6:dff.clear
clear => d_flipflop_en:loop0:7:dff.clear
en => d_flipflop_en:loop0:0:dff.en
en => d_flipflop_en:loop0:1:dff.en
en => d_flipflop_en:loop0:2:dff.en
en => d_flipflop_en:loop0:3:dff.en
en => d_flipflop_en:loop0:4:dff.en
en => d_flipflop_en:loop0:5:dff.en
en => d_flipflop_en:loop0:6:dff.en
en => d_flipflop_en:loop0:7:dff.en
q[0] <= d_flipflop_en:loop0:0:dff.q
q[1] <= d_flipflop_en:loop0:1:dff.q
q[2] <= d_flipflop_en:loop0:2:dff.q
q[3] <= d_flipflop_en:loop0:3:dff.q
q[4] <= d_flipflop_en:loop0:4:dff.q
q[5] <= d_flipflop_en:loop0:5:dff.q
q[6] <= d_flipflop_en:loop0:6:dff.q
q[7] <= d_flipflop_en:loop0:7:dff.q
q_not[0] <= d_flipflop_en:loop0:0:dff.q_not
q_not[1] <= d_flipflop_en:loop0:1:dff.q_not
q_not[2] <= d_flipflop_en:loop0:2:dff.q_not
q_not[3] <= d_flipflop_en:loop0:3:dff.q_not
q_not[4] <= d_flipflop_en:loop0:4:dff.q_not
q_not[5] <= d_flipflop_en:loop0:5:dff.q_not
q_not[6] <= d_flipflop_en:loop0:6:dff.q_not
q_not[7] <= d_flipflop_en:loop0:7:dff.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff
d => mux2:mux.inp1
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
en => mux2:mux.sel
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|mux2:mux
sel => tristate_buffer:tsb1.en
sel => tristate_buffer:tsb0.en
inp0 => tristate_buffer:tsb0.inp
inp1 => tristate_buffer:tsb1.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb0
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|mux2:mux|tristate_buffer:tsb1
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_reg_en:\loop0:7:reg|d_flipflop_en:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_decoder:dec1
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:0:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:1:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:2:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:3:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:4:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:5:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:6:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop1:7:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_decoder:dec2
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:0:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:1:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:2:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:3:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:4:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:5:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:6:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|ID_CTRL_REG:inst6|reg_block_r2w1:registers|nBit_tristate_buffer:\loop2:7:tsb2|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8
sel => nbit_tristate_buffer:tsb1.en
sel => nbit_tristate_buffer:tsb0.en
inp0[0] => nbit_tristate_buffer:tsb0.inp[0]
inp0[1] => nbit_tristate_buffer:tsb0.inp[1]
inp0[2] => nbit_tristate_buffer:tsb0.inp[2]
inp0[3] => nbit_tristate_buffer:tsb0.inp[3]
inp0[4] => nbit_tristate_buffer:tsb0.inp[4]
inp0[5] => nbit_tristate_buffer:tsb0.inp[5]
inp0[6] => nbit_tristate_buffer:tsb0.inp[6]
inp0[7] => nbit_tristate_buffer:tsb0.inp[7]
inp1[0] => nbit_tristate_buffer:tsb1.inp[0]
inp1[1] => nbit_tristate_buffer:tsb1.inp[1]
inp1[2] => nbit_tristate_buffer:tsb1.inp[2]
inp1[3] => nbit_tristate_buffer:tsb1.inp[3]
inp1[4] => nbit_tristate_buffer:tsb1.inp[4]
inp1[5] => nbit_tristate_buffer:tsb1.inp[5]
inp1[6] => nbit_tristate_buffer:tsb1.inp[6]
inp1[7] => nbit_tristate_buffer:tsb1.inp[7]
outp[0] <= outp[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp[2].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= outp[3].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= outp[4].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= outp[5].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= outp[6].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= outp[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb0
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_mux2:inst8|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|LPM_RAM_DQ:DMEM
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]


|top_level|LPM_RAM_DQ:DMEM|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|top_level|LPM_RAM_DQ:DMEM|altram:sram|altsyncram:ram_block
wren_a => altsyncram_rc91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rc91:auto_generated.data_a[0]
data_a[1] => altsyncram_rc91:auto_generated.data_a[1]
data_a[2] => altsyncram_rc91:auto_generated.data_a[2]
data_a[3] => altsyncram_rc91:auto_generated.data_a[3]
data_a[4] => altsyncram_rc91:auto_generated.data_a[4]
data_a[5] => altsyncram_rc91:auto_generated.data_a[5]
data_a[6] => altsyncram_rc91:auto_generated.data_a[6]
data_a[7] => altsyncram_rc91:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rc91:auto_generated.address_a[0]
address_a[1] => altsyncram_rc91:auto_generated.address_a[1]
address_a[2] => altsyncram_rc91:auto_generated.address_a[2]
address_a[3] => altsyncram_rc91:auto_generated.address_a[3]
address_a[4] => altsyncram_rc91:auto_generated.address_a[4]
address_a[5] => altsyncram_rc91:auto_generated.address_a[5]
address_a[6] => altsyncram_rc91:auto_generated.address_a[6]
address_a[7] => altsyncram_rc91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rc91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rc91:auto_generated.q_a[0]
q_a[1] <= altsyncram_rc91:auto_generated.q_a[1]
q_a[2] <= altsyncram_rc91:auto_generated.q_a[2]
q_a[3] <= altsyncram_rc91:auto_generated.q_a[3]
q_a[4] <= altsyncram_rc91:auto_generated.q_a[4]
q_a[5] <= altsyncram_rc91:auto_generated.q_a[5]
q_a[6] <= altsyncram_rc91:auto_generated.q_a[6]
q_a[7] <= altsyncram_rc91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|LPM_RAM_DQ:DMEM|altram:sram|altsyncram:ram_block|altsyncram_rc91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top_level|EX_ALU:inst5
PC_branch_offset[0] => nbit_mux2:ALU_mux.inp1[0]
PC_branch_offset[1] => nbit_mux2:ALU_mux.inp1[1]
PC_branch_offset[2] => nbit_mux2:ALU_mux.inp1[2]
PC_branch_offset[3] => nbit_mux2:ALU_mux.inp1[3]
PC_branch_offset[4] => nbit_mux2:ALU_mux.inp1[4]
PC_branch_offset[5] => nbit_mux2:ALU_mux.inp1[5]
PC_branch_offset[6] => nbit_mux2:ALU_mux.inp1[6]
PC_branch_offset[7] => nbit_mux2:ALU_mux.inp1[7]
PC_branch_offset[8] => ~NO_FANOUT~
PC_branch_offset[9] => ~NO_FANOUT~
PC_branch_offset[10] => ~NO_FANOUT~
PC_branch_offset[11] => ~NO_FANOUT~
PC_branch_offset[12] => ~NO_FANOUT~
PC_branch_offset[13] => ~NO_FANOUT~
PC_branch_offset[14] => ~NO_FANOUT~
PC_branch_offset[15] => ~NO_FANOUT~
PC_branch_offset[16] => ~NO_FANOUT~
PC_branch_offset[17] => ~NO_FANOUT~
PC_branch_offset[18] => ~NO_FANOUT~
PC_branch_offset[19] => ~NO_FANOUT~
PC_branch_offset[20] => ~NO_FANOUT~
PC_branch_offset[21] => ~NO_FANOUT~
PC_branch_offset[22] => ~NO_FANOUT~
PC_branch_offset[23] => ~NO_FANOUT~
PC_branch_offset[24] => ~NO_FANOUT~
PC_branch_offset[25] => ~NO_FANOUT~
PC_branch_offset[26] => ~NO_FANOUT~
PC_branch_offset[27] => ~NO_FANOUT~
PC_branch_offset[28] => ~NO_FANOUT~
PC_branch_offset[29] => ~NO_FANOUT~
PC_branch_offset[30] => ~NO_FANOUT~
PC_branch_offset[31] => ~NO_FANOUT~
REG_data1[0] => alu_simple:ALU.A[0]
REG_data1[1] => alu_simple:ALU.A[1]
REG_data1[2] => alu_simple:ALU.A[2]
REG_data1[3] => alu_simple:ALU.A[3]
REG_data1[4] => alu_simple:ALU.A[4]
REG_data1[5] => alu_simple:ALU.A[5]
REG_data1[6] => alu_simple:ALU.A[6]
REG_data1[7] => alu_simple:ALU.A[7]
REG_data2[0] => nbit_mux2:ALU_mux.inp0[0]
REG_data2[1] => nbit_mux2:ALU_mux.inp0[1]
REG_data2[2] => nbit_mux2:ALU_mux.inp0[2]
REG_data2[3] => nbit_mux2:ALU_mux.inp0[3]
REG_data2[4] => nbit_mux2:ALU_mux.inp0[4]
REG_data2[5] => nbit_mux2:ALU_mux.inp0[5]
REG_data2[6] => nbit_mux2:ALU_mux.inp0[6]
REG_data2[7] => nbit_mux2:ALU_mux.inp0[7]
ALU_src => nbit_mux2:ALU_mux.sel
ALU_op[0] => alucontrolunit:ALU_Ctrl_asa.ALUOp[0]
ALU_op[1] => alucontrolunit:ALU_Ctrl_asa.ALUOp[1]
ALU_op[2] => ~NO_FANOUT~
ALU_op[3] => ~NO_FANOUT~
ALU_op[4] => ~NO_FANOUT~
ALU_op[5] => ~NO_FANOUT~
ALU_shamt[0] => ~NO_FANOUT~
ALU_shamt[1] => ~NO_FANOUT~
ALU_shamt[2] => ~NO_FANOUT~
ALU_shamt[3] => ~NO_FANOUT~
ALU_shamt[4] => ~NO_FANOUT~
ALU_funct[0] => alucontrolunit:ALU_Ctrl_asa.FunctionField[0]
ALU_funct[1] => alucontrolunit:ALU_Ctrl_asa.FunctionField[1]
ALU_funct[2] => alucontrolunit:ALU_Ctrl_asa.FunctionField[2]
ALU_funct[3] => alucontrolunit:ALU_Ctrl_asa.FunctionField[3]
ALU_funct[4] => ~NO_FANOUT~
ALU_funct[5] => ~NO_FANOUT~
ALU_result[0] <= alu_simple:ALU.result[0]
ALU_result[1] <= alu_simple:ALU.result[1]
ALU_result[2] <= alu_simple:ALU.result[2]
ALU_result[3] <= alu_simple:ALU.result[3]
ALU_result[4] <= alu_simple:ALU.result[4]
ALU_result[5] <= alu_simple:ALU.result[5]
ALU_result[6] <= alu_simple:ALU.result[6]
ALU_result[7] <= alu_simple:ALU.result[7]
ALU_zero <= alu_simple:ALU.zero
ALU_c_out <= alu_simple:ALU.c_out
ALU_overflow <= alu_simple:ALU.overflow
ALU_less_than <= alu_simple:ALU.less_than
ALU_equal <= alu_simple:ALU.equal_to


|top_level|EX_ALU:inst5|ALUControlUnit:ALU_Ctrl_asa
ALUOp[0] => ALUControlSignal.IN0
ALUOp[1] => ALUControlSignal.IN1
ALUOp[1] => ALUControlSignal.IN0
ALUOp[1] => ALUControlSignal.IN1
ALUOp[1] => ALUControlSignal.IN0
FunctionField[0] => ALUControlSignal.IN0
FunctionField[1] => ALUControlSignal.IN1
FunctionField[2] => ALUControlSignal.IN1
FunctionField[3] => ALUControlSignal.IN1
ALUControlSignal[0] <= ALUControlSignal.DB_MAX_OUTPUT_PORT_TYPE
ALUControlSignal[1] <= ALUControlSignal.DB_MAX_OUTPUT_PORT_TYPE
ALUControlSignal[2] <= ALUControlSignal.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux
sel => nbit_tristate_buffer:tsb1.en
sel => nbit_tristate_buffer:tsb0.en
inp0[0] => nbit_tristate_buffer:tsb0.inp[0]
inp0[1] => nbit_tristate_buffer:tsb0.inp[1]
inp0[2] => nbit_tristate_buffer:tsb0.inp[2]
inp0[3] => nbit_tristate_buffer:tsb0.inp[3]
inp0[4] => nbit_tristate_buffer:tsb0.inp[4]
inp0[5] => nbit_tristate_buffer:tsb0.inp[5]
inp0[6] => nbit_tristate_buffer:tsb0.inp[6]
inp0[7] => nbit_tristate_buffer:tsb0.inp[7]
inp1[0] => nbit_tristate_buffer:tsb1.inp[0]
inp1[1] => nbit_tristate_buffer:tsb1.inp[1]
inp1[2] => nbit_tristate_buffer:tsb1.inp[2]
inp1[3] => nbit_tristate_buffer:tsb1.inp[3]
inp1[4] => nbit_tristate_buffer:tsb1.inp[4]
inp1[5] => nbit_tristate_buffer:tsb1.inp[5]
inp1[6] => nbit_tristate_buffer:tsb1.inp[6]
inp1[7] => nbit_tristate_buffer:tsb1.inp[7]
outp[0] <= outp[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp[2].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= outp[3].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= outp[4].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= outp[5].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= outp[6].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= outp[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb0
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|nBit_mux2:ALU_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU
A[0] => Equal0.IN7
A[0] => lu_simple:LU.A[0]
A[0] => au_simple:AU.A[0]
A[1] => Equal0.IN6
A[1] => lu_simple:LU.A[1]
A[1] => au_simple:AU.A[1]
A[2] => Equal0.IN5
A[2] => lu_simple:LU.A[2]
A[2] => au_simple:AU.A[2]
A[3] => Equal0.IN4
A[3] => lu_simple:LU.A[3]
A[3] => au_simple:AU.A[3]
A[4] => Equal0.IN3
A[4] => lu_simple:LU.A[4]
A[4] => au_simple:AU.A[4]
A[5] => Equal0.IN2
A[5] => lu_simple:LU.A[5]
A[5] => au_simple:AU.A[5]
A[6] => Equal0.IN1
A[6] => lu_simple:LU.A[6]
A[6] => au_simple:AU.A[6]
A[7] => Equal0.IN0
A[7] => lu_simple:LU.A[7]
A[7] => au_simple:AU.A[7]
B[0] => Equal0.IN15
B[0] => lu_simple:LU.B[0]
B[0] => au_simple:AU.B[0]
B[1] => Equal0.IN14
B[1] => lu_simple:LU.B[1]
B[1] => au_simple:AU.B[1]
B[2] => Equal0.IN13
B[2] => lu_simple:LU.B[2]
B[2] => au_simple:AU.B[2]
B[3] => Equal0.IN12
B[3] => lu_simple:LU.B[3]
B[3] => au_simple:AU.B[3]
B[4] => Equal0.IN11
B[4] => lu_simple:LU.B[4]
B[4] => au_simple:AU.B[4]
B[5] => Equal0.IN10
B[5] => lu_simple:LU.B[5]
B[5] => au_simple:AU.B[5]
B[6] => Equal0.IN9
B[6] => lu_simple:LU.B[6]
B[6] => au_simple:AU.B[6]
B[7] => Equal0.IN8
B[7] => lu_simple:LU.B[7]
B[7] => au_simple:AU.B[7]
op_sel[0] => lu_simple:LU.op_sel
op_sel[0] => less_than.IN1
op_sel[1] => nbit_mux2:mux2.sel
op_sel[2] => c_out.IN1
op_sel[2] => overflow.IN1
op_sel[2] => au_simple:AU.op_sel
result[0] <= nbit_mux2:mux2.outp[0]
result[1] <= nbit_mux2:mux2.outp[1]
result[2] <= nbit_mux2:mux2.outp[2]
result[3] <= nbit_mux2:mux2.outp[3]
result[4] <= nbit_mux2:mux2.outp[4]
result[5] <= nbit_mux2:mux2.outp[5]
result[6] <= nbit_mux2:mux2.outp[6]
result[7] <= nbit_mux2:mux2.outp[7]
zero <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
less_than <= less_than.DB_MAX_OUTPUT_PORT_TYPE
equal_to <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU
A[0] => comb.IN0
A[0] => comb.IN0
A[1] => comb.IN0
A[1] => comb.IN0
A[2] => comb.IN0
A[2] => comb.IN0
A[3] => comb.IN0
A[3] => comb.IN0
A[4] => comb.IN0
A[4] => comb.IN0
A[5] => comb.IN0
A[5] => comb.IN0
A[6] => comb.IN0
A[6] => comb.IN0
A[7] => comb.IN0
A[7] => comb.IN0
B[0] => comb.IN1
B[0] => comb.IN1
B[1] => comb.IN1
B[1] => comb.IN1
B[2] => comb.IN1
B[2] => comb.IN1
B[3] => comb.IN1
B[3] => comb.IN1
B[4] => comb.IN1
B[4] => comb.IN1
B[5] => comb.IN1
B[5] => comb.IN1
B[6] => comb.IN1
B[6] => comb.IN1
B[7] => comb.IN1
B[7] => comb.IN1
op_sel => nbit_mux2:LU_mux2.sel
result[0] <= nbit_mux2:LU_mux2.outp[0]
result[1] <= nbit_mux2:LU_mux2.outp[1]
result[2] <= nbit_mux2:LU_mux2.outp[2]
result[3] <= nbit_mux2:LU_mux2.outp[3]
result[4] <= nbit_mux2:LU_mux2.outp[4]
result[5] <= nbit_mux2:LU_mux2.outp[5]
result[6] <= nbit_mux2:LU_mux2.outp[6]
result[7] <= nbit_mux2:LU_mux2.outp[7]


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2
sel => nbit_tristate_buffer:tsb1.en
sel => nbit_tristate_buffer:tsb0.en
inp0[0] => nbit_tristate_buffer:tsb0.inp[0]
inp0[1] => nbit_tristate_buffer:tsb0.inp[1]
inp0[2] => nbit_tristate_buffer:tsb0.inp[2]
inp0[3] => nbit_tristate_buffer:tsb0.inp[3]
inp0[4] => nbit_tristate_buffer:tsb0.inp[4]
inp0[5] => nbit_tristate_buffer:tsb0.inp[5]
inp0[6] => nbit_tristate_buffer:tsb0.inp[6]
inp0[7] => nbit_tristate_buffer:tsb0.inp[7]
inp1[0] => nbit_tristate_buffer:tsb1.inp[0]
inp1[1] => nbit_tristate_buffer:tsb1.inp[1]
inp1[2] => nbit_tristate_buffer:tsb1.inp[2]
inp1[3] => nbit_tristate_buffer:tsb1.inp[3]
inp1[4] => nbit_tristate_buffer:tsb1.inp[4]
inp1[5] => nbit_tristate_buffer:tsb1.inp[5]
inp1[6] => nbit_tristate_buffer:tsb1.inp[6]
inp1[7] => nbit_tristate_buffer:tsb1.inp[7]
outp[0] <= outp[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp[2].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= outp[3].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= outp[4].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= outp[5].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= outp[6].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= outp[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb0
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|LU_Simple:LU|nBit_mux2:LU_mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU
A[0] => nbit_cla4_adder:decode.a[0]
A[1] => nbit_cla4_adder:decode.a[1]
A[2] => nbit_cla4_adder:decode.a[2]
A[3] => nbit_cla4_adder:decode.a[3]
A[4] => nbit_cla4_adder:decode.a[4]
A[5] => nbit_cla4_adder:decode.a[5]
A[6] => nbit_cla4_adder:decode.a[6]
A[7] => nbit_cla4_adder:decode.a[7]
B[0] => nbit_adder_subtraction_block:sub_block.b_in[0]
B[1] => nbit_adder_subtraction_block:sub_block.b_in[1]
B[2] => nbit_adder_subtraction_block:sub_block.b_in[2]
B[3] => nbit_adder_subtraction_block:sub_block.b_in[3]
B[4] => nbit_adder_subtraction_block:sub_block.b_in[4]
B[5] => nbit_adder_subtraction_block:sub_block.b_in[5]
B[6] => nbit_adder_subtraction_block:sub_block.b_in[6]
B[7] => nbit_adder_subtraction_block:sub_block.b_in[7]
op_sel => nbit_adder_subtraction_block:sub_block.is_subtract
result[0] <= nbit_cla4_adder:decode.sum[0]
result[1] <= nbit_cla4_adder:decode.sum[1]
result[2] <= nbit_cla4_adder:decode.sum[2]
result[3] <= nbit_cla4_adder:decode.sum[3]
result[4] <= nbit_cla4_adder:decode.sum[4]
result[5] <= nbit_cla4_adder:decode.sum[5]
result[6] <= nbit_cla4_adder:decode.sum[6]
result[7] <= nbit_cla4_adder:decode.sum[7]
c_out <= nbit_cla4_adder:decode.c_out
overflow <= nbit_cla4_adder:decode.overflow


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU|nBit_adder_subtraction_block:sub_block
b_in[0] => b_out.IN0
b_in[0] => b_out.IN0
b_in[1] => b_out.IN0
b_in[1] => b_out.IN0
b_in[2] => b_out.IN0
b_in[2] => b_out.IN0
b_in[3] => b_out.IN0
b_in[3] => b_out.IN0
b_in[4] => b_out.IN0
b_in[4] => b_out.IN0
b_in[5] => b_out.IN0
b_in[5] => b_out.IN0
b_in[6] => b_out.IN0
b_in[6] => b_out.IN0
b_in[7] => b_out.IN0
b_in[7] => b_out.IN0
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => c_out.DATAIN
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => b_out.IN1
is_subtract => b_out.IN1
b_out[0] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out.DB_MAX_OUTPUT_PORT_TYPE
c_out <= is_subtract.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU|nBit_cla4_adder:decode
a[0] => cla4_adder:loop0:0:cla4_adder_inst.a[0]
a[1] => cla4_adder:loop0:0:cla4_adder_inst.a[1]
a[2] => cla4_adder:loop0:0:cla4_adder_inst.a[2]
a[3] => cla4_adder:loop0:0:cla4_adder_inst.a[3]
a[4] => cla4_adder:loop0:1:cla4_adder_inst.a[0]
a[5] => cla4_adder:loop0:1:cla4_adder_inst.a[1]
a[6] => cla4_adder:loop0:1:cla4_adder_inst.a[2]
a[7] => cla4_adder:loop0:1:cla4_adder_inst.a[3]
b[0] => cla4_adder:loop0:0:cla4_adder_inst.b[0]
b[1] => cla4_adder:loop0:0:cla4_adder_inst.b[1]
b[2] => cla4_adder:loop0:0:cla4_adder_inst.b[2]
b[3] => cla4_adder:loop0:0:cla4_adder_inst.b[3]
b[4] => cla4_adder:loop0:1:cla4_adder_inst.b[0]
b[5] => cla4_adder:loop0:1:cla4_adder_inst.b[1]
b[6] => cla4_adder:loop0:1:cla4_adder_inst.b[2]
b[7] => cla4_adder:loop0:1:cla4_adder_inst.b[3]
c_in => cla4_adder:loop0:0:cla4_adder_inst.c_in
sum[0] <= cla4_adder:loop0:0:cla4_adder_inst.sum[0]
sum[1] <= cla4_adder:loop0:0:cla4_adder_inst.sum[1]
sum[2] <= cla4_adder:loop0:0:cla4_adder_inst.sum[2]
sum[3] <= cla4_adder:loop0:0:cla4_adder_inst.sum[3]
sum[4] <= cla4_adder:loop0:1:cla4_adder_inst.sum[0]
sum[5] <= cla4_adder:loop0:1:cla4_adder_inst.sum[1]
sum[6] <= cla4_adder:loop0:1:cla4_adder_inst.sum[2]
sum[7] <= cla4_adder:loop0:1:cla4_adder_inst.sum[3]
c_out <= cla4_adder:loop0:1:cla4_adder_inst.c_out
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU|nBit_cla4_adder:decode|cla4_adder:\loop0:0:cla4_adder_inst
a[0] => half_adder:loop0:0:half_adder_inst.a
a[1] => half_adder:loop0:1:half_adder_inst.a
a[2] => half_adder:loop0:2:half_adder_inst.a
a[3] => half_adder:loop0:3:half_adder_inst.a
b[0] => half_adder:loop0:0:half_adder_inst.b
b[1] => half_adder:loop0:1:half_adder_inst.b
b[2] => half_adder:loop0:2:half_adder_inst.b
b[3] => half_adder:loop0:3:half_adder_inst.b
c_in => sum.IN1
c_in => c.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_ovfl <= c.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU|nBit_cla4_adder:decode|cla4_adder:\loop0:0:cla4_adder_inst|half_adder:\loop0:0:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU|nBit_cla4_adder:decode|cla4_adder:\loop0:0:cla4_adder_inst|half_adder:\loop0:1:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU|nBit_cla4_adder:decode|cla4_adder:\loop0:0:cla4_adder_inst|half_adder:\loop0:2:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU|nBit_cla4_adder:decode|cla4_adder:\loop0:0:cla4_adder_inst|half_adder:\loop0:3:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU|nBit_cla4_adder:decode|cla4_adder:\loop0:1:cla4_adder_inst
a[0] => half_adder:loop0:0:half_adder_inst.a
a[1] => half_adder:loop0:1:half_adder_inst.a
a[2] => half_adder:loop0:2:half_adder_inst.a
a[3] => half_adder:loop0:3:half_adder_inst.a
b[0] => half_adder:loop0:0:half_adder_inst.b
b[1] => half_adder:loop0:1:half_adder_inst.b
b[2] => half_adder:loop0:2:half_adder_inst.b
b[3] => half_adder:loop0:3:half_adder_inst.b
c_in => sum.IN1
c_in => c.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_ovfl <= c.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU|nBit_cla4_adder:decode|cla4_adder:\loop0:1:cla4_adder_inst|half_adder:\loop0:0:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU|nBit_cla4_adder:decode|cla4_adder:\loop0:1:cla4_adder_inst|half_adder:\loop0:1:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU|nBit_cla4_adder:decode|cla4_adder:\loop0:1:cla4_adder_inst|half_adder:\loop0:2:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU|nBit_cla4_adder:decode|cla4_adder:\loop0:1:cla4_adder_inst|half_adder:\loop0:3:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2
sel => nbit_tristate_buffer:tsb1.en
sel => nbit_tristate_buffer:tsb0.en
inp0[0] => nbit_tristate_buffer:tsb0.inp[0]
inp0[1] => nbit_tristate_buffer:tsb0.inp[1]
inp0[2] => nbit_tristate_buffer:tsb0.inp[2]
inp0[3] => nbit_tristate_buffer:tsb0.inp[3]
inp0[4] => nbit_tristate_buffer:tsb0.inp[4]
inp0[5] => nbit_tristate_buffer:tsb0.inp[5]
inp0[6] => nbit_tristate_buffer:tsb0.inp[6]
inp0[7] => nbit_tristate_buffer:tsb0.inp[7]
inp1[0] => nbit_tristate_buffer:tsb1.inp[0]
inp1[1] => nbit_tristate_buffer:tsb1.inp[1]
inp1[2] => nbit_tristate_buffer:tsb1.inp[2]
inp1[3] => nbit_tristate_buffer:tsb1.inp[3]
inp1[4] => nbit_tristate_buffer:tsb1.inp[4]
inp1[5] => nbit_tristate_buffer:tsb1.inp[5]
inp1[6] => nbit_tristate_buffer:tsb1.inp[6]
inp1[7] => nbit_tristate_buffer:tsb1.inp[7]
outp[0] <= outp[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp[2].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= outp[3].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= outp[4].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= outp[5].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= outp[6].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= outp[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb0
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|EX_ALU:inst5|ALU_Simple:ALU|nBit_mux2:mux2|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7
PC_inc[0] => nbit_cla4_adder:PC_branch_adder.a[0]
PC_inc[0] => nbit_mux2:PC_branch_mux.inp0[0]
PC_inc[1] => nbit_cla4_adder:PC_branch_adder.a[1]
PC_inc[1] => nbit_mux2:PC_branch_mux.inp0[1]
PC_inc[2] => nbit_cla4_adder:PC_branch_adder.a[2]
PC_inc[2] => nbit_mux2:PC_branch_mux.inp0[2]
PC_inc[3] => nbit_cla4_adder:PC_branch_adder.a[3]
PC_inc[3] => nbit_mux2:PC_branch_mux.inp0[3]
PC_inc[4] => nbit_cla4_adder:PC_branch_adder.a[4]
PC_inc[4] => nbit_mux2:PC_branch_mux.inp0[4]
PC_inc[5] => nbit_cla4_adder:PC_branch_adder.a[5]
PC_inc[5] => nbit_mux2:PC_branch_mux.inp0[5]
PC_inc[6] => nbit_cla4_adder:PC_branch_adder.a[6]
PC_inc[6] => nbit_mux2:PC_branch_mux.inp0[6]
PC_inc[7] => nbit_cla4_adder:PC_branch_adder.a[7]
PC_inc[7] => nbit_mux2:PC_branch_mux.inp0[7]
PC_inc[8] => nbit_cla4_adder:PC_branch_adder.a[8]
PC_inc[8] => nbit_mux2:PC_branch_mux.inp0[8]
PC_inc[9] => nbit_cla4_adder:PC_branch_adder.a[9]
PC_inc[9] => nbit_mux2:PC_branch_mux.inp0[9]
PC_inc[10] => nbit_cla4_adder:PC_branch_adder.a[10]
PC_inc[10] => nbit_mux2:PC_branch_mux.inp0[10]
PC_inc[11] => nbit_cla4_adder:PC_branch_adder.a[11]
PC_inc[11] => nbit_mux2:PC_branch_mux.inp0[11]
PC_inc[12] => nbit_cla4_adder:PC_branch_adder.a[12]
PC_inc[12] => nbit_mux2:PC_branch_mux.inp0[12]
PC_inc[13] => nbit_cla4_adder:PC_branch_adder.a[13]
PC_inc[13] => nbit_mux2:PC_branch_mux.inp0[13]
PC_inc[14] => nbit_cla4_adder:PC_branch_adder.a[14]
PC_inc[14] => nbit_mux2:PC_branch_mux.inp0[14]
PC_inc[15] => nbit_cla4_adder:PC_branch_adder.a[15]
PC_inc[15] => nbit_mux2:PC_branch_mux.inp0[15]
PC_inc[16] => nbit_cla4_adder:PC_branch_adder.a[16]
PC_inc[16] => nbit_mux2:PC_branch_mux.inp0[16]
PC_inc[17] => nbit_cla4_adder:PC_branch_adder.a[17]
PC_inc[17] => nbit_mux2:PC_branch_mux.inp0[17]
PC_inc[18] => nbit_cla4_adder:PC_branch_adder.a[18]
PC_inc[18] => nbit_mux2:PC_branch_mux.inp0[18]
PC_inc[19] => nbit_cla4_adder:PC_branch_adder.a[19]
PC_inc[19] => nbit_mux2:PC_branch_mux.inp0[19]
PC_inc[20] => nbit_cla4_adder:PC_branch_adder.a[20]
PC_inc[20] => nbit_mux2:PC_branch_mux.inp0[20]
PC_inc[21] => nbit_cla4_adder:PC_branch_adder.a[21]
PC_inc[21] => nbit_mux2:PC_branch_mux.inp0[21]
PC_inc[22] => nbit_cla4_adder:PC_branch_adder.a[22]
PC_inc[22] => nbit_mux2:PC_branch_mux.inp0[22]
PC_inc[23] => nbit_cla4_adder:PC_branch_adder.a[23]
PC_inc[23] => nbit_mux2:PC_branch_mux.inp0[23]
PC_inc[24] => nbit_cla4_adder:PC_branch_adder.a[24]
PC_inc[24] => nbit_mux2:PC_branch_mux.inp0[24]
PC_inc[25] => nbit_cla4_adder:PC_branch_adder.a[25]
PC_inc[25] => nbit_mux2:PC_branch_mux.inp0[25]
PC_inc[26] => nbit_cla4_adder:PC_branch_adder.a[26]
PC_inc[26] => nbit_mux2:PC_branch_mux.inp0[26]
PC_inc[27] => nbit_cla4_adder:PC_branch_adder.a[27]
PC_inc[27] => nbit_mux2:PC_branch_mux.inp0[27]
PC_inc[28] => nbit_cla4_adder:PC_branch_adder.a[28]
PC_inc[28] => nbit_mux2:PC_branch_mux.inp0[28]
PC_inc[29] => nbit_cla4_adder:PC_branch_adder.a[29]
PC_inc[29] => nbit_mux2:PC_branch_mux.inp0[29]
PC_inc[30] => nbit_cla4_adder:PC_branch_adder.a[30]
PC_inc[30] => nbit_mux2:PC_branch_mux.inp0[30]
PC_inc[31] => nbit_cla4_adder:PC_branch_adder.a[31]
PC_inc[31] => nbit_mux2:PC_branch_mux.inp0[31]
PC_jump[0] => nbit_mux2:PC_jump_mux.inp1[0]
PC_jump[1] => nbit_mux2:PC_jump_mux.inp1[1]
PC_jump[2] => nbit_mux2:PC_jump_mux.inp1[2]
PC_jump[3] => nbit_mux2:PC_jump_mux.inp1[3]
PC_jump[4] => nbit_mux2:PC_jump_mux.inp1[4]
PC_jump[5] => nbit_mux2:PC_jump_mux.inp1[5]
PC_jump[6] => nbit_mux2:PC_jump_mux.inp1[6]
PC_jump[7] => nbit_mux2:PC_jump_mux.inp1[7]
PC_jump[8] => nbit_mux2:PC_jump_mux.inp1[8]
PC_jump[9] => nbit_mux2:PC_jump_mux.inp1[9]
PC_jump[10] => nbit_mux2:PC_jump_mux.inp1[10]
PC_jump[11] => nbit_mux2:PC_jump_mux.inp1[11]
PC_jump[12] => nbit_mux2:PC_jump_mux.inp1[12]
PC_jump[13] => nbit_mux2:PC_jump_mux.inp1[13]
PC_jump[14] => nbit_mux2:PC_jump_mux.inp1[14]
PC_jump[15] => nbit_mux2:PC_jump_mux.inp1[15]
PC_jump[16] => nbit_mux2:PC_jump_mux.inp1[16]
PC_jump[17] => nbit_mux2:PC_jump_mux.inp1[17]
PC_jump[18] => nbit_mux2:PC_jump_mux.inp1[18]
PC_jump[19] => nbit_mux2:PC_jump_mux.inp1[19]
PC_jump[20] => nbit_mux2:PC_jump_mux.inp1[20]
PC_jump[21] => nbit_mux2:PC_jump_mux.inp1[21]
PC_jump[22] => nbit_mux2:PC_jump_mux.inp1[22]
PC_jump[23] => nbit_mux2:PC_jump_mux.inp1[23]
PC_jump[24] => nbit_mux2:PC_jump_mux.inp1[24]
PC_jump[25] => nbit_mux2:PC_jump_mux.inp1[25]
PC_jump[26] => nbit_mux2:PC_jump_mux.inp1[26]
PC_jump[27] => nbit_mux2:PC_jump_mux.inp1[27]
PC_jump[28] => nbit_mux2:PC_jump_mux.inp1[28]
PC_jump[29] => nbit_mux2:PC_jump_mux.inp1[29]
PC_jump[30] => nbit_mux2:PC_jump_mux.inp1[30]
PC_jump[31] => nbit_mux2:PC_jump_mux.inp1[31]
PC_branch_offset[0] => nbit_cla4_adder:PC_branch_adder.b[0]
PC_branch_offset[1] => nbit_cla4_adder:PC_branch_adder.b[1]
PC_branch_offset[2] => nbit_cla4_adder:PC_branch_adder.b[2]
PC_branch_offset[3] => nbit_cla4_adder:PC_branch_adder.b[3]
PC_branch_offset[4] => nbit_cla4_adder:PC_branch_adder.b[4]
PC_branch_offset[5] => nbit_cla4_adder:PC_branch_adder.b[5]
PC_branch_offset[6] => nbit_cla4_adder:PC_branch_adder.b[6]
PC_branch_offset[7] => nbit_cla4_adder:PC_branch_adder.b[7]
PC_branch_offset[8] => nbit_cla4_adder:PC_branch_adder.b[8]
PC_branch_offset[9] => nbit_cla4_adder:PC_branch_adder.b[9]
PC_branch_offset[10] => nbit_cla4_adder:PC_branch_adder.b[10]
PC_branch_offset[11] => nbit_cla4_adder:PC_branch_adder.b[11]
PC_branch_offset[12] => nbit_cla4_adder:PC_branch_adder.b[12]
PC_branch_offset[13] => nbit_cla4_adder:PC_branch_adder.b[13]
PC_branch_offset[14] => nbit_cla4_adder:PC_branch_adder.b[14]
PC_branch_offset[15] => nbit_cla4_adder:PC_branch_adder.b[15]
PC_branch_offset[16] => nbit_cla4_adder:PC_branch_adder.b[16]
PC_branch_offset[17] => nbit_cla4_adder:PC_branch_adder.b[17]
PC_branch_offset[18] => nbit_cla4_adder:PC_branch_adder.b[18]
PC_branch_offset[19] => nbit_cla4_adder:PC_branch_adder.b[19]
PC_branch_offset[20] => nbit_cla4_adder:PC_branch_adder.b[20]
PC_branch_offset[21] => nbit_cla4_adder:PC_branch_adder.b[21]
PC_branch_offset[22] => nbit_cla4_adder:PC_branch_adder.b[22]
PC_branch_offset[23] => nbit_cla4_adder:PC_branch_adder.b[23]
PC_branch_offset[24] => nbit_cla4_adder:PC_branch_adder.b[24]
PC_branch_offset[25] => nbit_cla4_adder:PC_branch_adder.b[25]
PC_branch_offset[26] => nbit_cla4_adder:PC_branch_adder.b[26]
PC_branch_offset[27] => nbit_cla4_adder:PC_branch_adder.b[27]
PC_branch_offset[28] => nbit_cla4_adder:PC_branch_adder.b[28]
PC_branch_offset[29] => nbit_cla4_adder:PC_branch_adder.b[29]
PC_branch_offset[30] => nbit_cla4_adder:PC_branch_adder.b[30]
PC_branch_offset[31] => nbit_cla4_adder:PC_branch_adder.b[31]
jump => nbit_mux2:PC_jump_mux.sel
branch => comb.IN0
ALU_zero => comb.IN1
PC_next[0] <= nbit_mux2:PC_jump_mux.outp[0]
PC_next[1] <= nbit_mux2:PC_jump_mux.outp[1]
PC_next[2] <= nbit_mux2:PC_jump_mux.outp[2]
PC_next[3] <= nbit_mux2:PC_jump_mux.outp[3]
PC_next[4] <= nbit_mux2:PC_jump_mux.outp[4]
PC_next[5] <= nbit_mux2:PC_jump_mux.outp[5]
PC_next[6] <= nbit_mux2:PC_jump_mux.outp[6]
PC_next[7] <= nbit_mux2:PC_jump_mux.outp[7]
PC_next[8] <= nbit_mux2:PC_jump_mux.outp[8]
PC_next[9] <= nbit_mux2:PC_jump_mux.outp[9]
PC_next[10] <= nbit_mux2:PC_jump_mux.outp[10]
PC_next[11] <= nbit_mux2:PC_jump_mux.outp[11]
PC_next[12] <= nbit_mux2:PC_jump_mux.outp[12]
PC_next[13] <= nbit_mux2:PC_jump_mux.outp[13]
PC_next[14] <= nbit_mux2:PC_jump_mux.outp[14]
PC_next[15] <= nbit_mux2:PC_jump_mux.outp[15]
PC_next[16] <= nbit_mux2:PC_jump_mux.outp[16]
PC_next[17] <= nbit_mux2:PC_jump_mux.outp[17]
PC_next[18] <= nbit_mux2:PC_jump_mux.outp[18]
PC_next[19] <= nbit_mux2:PC_jump_mux.outp[19]
PC_next[20] <= nbit_mux2:PC_jump_mux.outp[20]
PC_next[21] <= nbit_mux2:PC_jump_mux.outp[21]
PC_next[22] <= nbit_mux2:PC_jump_mux.outp[22]
PC_next[23] <= nbit_mux2:PC_jump_mux.outp[23]
PC_next[24] <= nbit_mux2:PC_jump_mux.outp[24]
PC_next[25] <= nbit_mux2:PC_jump_mux.outp[25]
PC_next[26] <= nbit_mux2:PC_jump_mux.outp[26]
PC_next[27] <= nbit_mux2:PC_jump_mux.outp[27]
PC_next[28] <= nbit_mux2:PC_jump_mux.outp[28]
PC_next[29] <= nbit_mux2:PC_jump_mux.outp[29]
PC_next[30] <= nbit_mux2:PC_jump_mux.outp[30]
PC_next[31] <= nbit_mux2:PC_jump_mux.outp[31]


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder
a[0] => cla4_adder:loop0:0:cla4_adder_inst.a[0]
a[1] => cla4_adder:loop0:0:cla4_adder_inst.a[1]
a[2] => cla4_adder:loop0:0:cla4_adder_inst.a[2]
a[3] => cla4_adder:loop0:0:cla4_adder_inst.a[3]
a[4] => cla4_adder:loop0:1:cla4_adder_inst.a[0]
a[5] => cla4_adder:loop0:1:cla4_adder_inst.a[1]
a[6] => cla4_adder:loop0:1:cla4_adder_inst.a[2]
a[7] => cla4_adder:loop0:1:cla4_adder_inst.a[3]
a[8] => cla4_adder:loop0:2:cla4_adder_inst.a[0]
a[9] => cla4_adder:loop0:2:cla4_adder_inst.a[1]
a[10] => cla4_adder:loop0:2:cla4_adder_inst.a[2]
a[11] => cla4_adder:loop0:2:cla4_adder_inst.a[3]
a[12] => cla4_adder:loop0:3:cla4_adder_inst.a[0]
a[13] => cla4_adder:loop0:3:cla4_adder_inst.a[1]
a[14] => cla4_adder:loop0:3:cla4_adder_inst.a[2]
a[15] => cla4_adder:loop0:3:cla4_adder_inst.a[3]
a[16] => cla4_adder:loop0:4:cla4_adder_inst.a[0]
a[17] => cla4_adder:loop0:4:cla4_adder_inst.a[1]
a[18] => cla4_adder:loop0:4:cla4_adder_inst.a[2]
a[19] => cla4_adder:loop0:4:cla4_adder_inst.a[3]
a[20] => cla4_adder:loop0:5:cla4_adder_inst.a[0]
a[21] => cla4_adder:loop0:5:cla4_adder_inst.a[1]
a[22] => cla4_adder:loop0:5:cla4_adder_inst.a[2]
a[23] => cla4_adder:loop0:5:cla4_adder_inst.a[3]
a[24] => cla4_adder:loop0:6:cla4_adder_inst.a[0]
a[25] => cla4_adder:loop0:6:cla4_adder_inst.a[1]
a[26] => cla4_adder:loop0:6:cla4_adder_inst.a[2]
a[27] => cla4_adder:loop0:6:cla4_adder_inst.a[3]
a[28] => cla4_adder:loop0:7:cla4_adder_inst.a[0]
a[29] => cla4_adder:loop0:7:cla4_adder_inst.a[1]
a[30] => cla4_adder:loop0:7:cla4_adder_inst.a[2]
a[31] => cla4_adder:loop0:7:cla4_adder_inst.a[3]
b[0] => cla4_adder:loop0:0:cla4_adder_inst.b[0]
b[1] => cla4_adder:loop0:0:cla4_adder_inst.b[1]
b[2] => cla4_adder:loop0:0:cla4_adder_inst.b[2]
b[3] => cla4_adder:loop0:0:cla4_adder_inst.b[3]
b[4] => cla4_adder:loop0:1:cla4_adder_inst.b[0]
b[5] => cla4_adder:loop0:1:cla4_adder_inst.b[1]
b[6] => cla4_adder:loop0:1:cla4_adder_inst.b[2]
b[7] => cla4_adder:loop0:1:cla4_adder_inst.b[3]
b[8] => cla4_adder:loop0:2:cla4_adder_inst.b[0]
b[9] => cla4_adder:loop0:2:cla4_adder_inst.b[1]
b[10] => cla4_adder:loop0:2:cla4_adder_inst.b[2]
b[11] => cla4_adder:loop0:2:cla4_adder_inst.b[3]
b[12] => cla4_adder:loop0:3:cla4_adder_inst.b[0]
b[13] => cla4_adder:loop0:3:cla4_adder_inst.b[1]
b[14] => cla4_adder:loop0:3:cla4_adder_inst.b[2]
b[15] => cla4_adder:loop0:3:cla4_adder_inst.b[3]
b[16] => cla4_adder:loop0:4:cla4_adder_inst.b[0]
b[17] => cla4_adder:loop0:4:cla4_adder_inst.b[1]
b[18] => cla4_adder:loop0:4:cla4_adder_inst.b[2]
b[19] => cla4_adder:loop0:4:cla4_adder_inst.b[3]
b[20] => cla4_adder:loop0:5:cla4_adder_inst.b[0]
b[21] => cla4_adder:loop0:5:cla4_adder_inst.b[1]
b[22] => cla4_adder:loop0:5:cla4_adder_inst.b[2]
b[23] => cla4_adder:loop0:5:cla4_adder_inst.b[3]
b[24] => cla4_adder:loop0:6:cla4_adder_inst.b[0]
b[25] => cla4_adder:loop0:6:cla4_adder_inst.b[1]
b[26] => cla4_adder:loop0:6:cla4_adder_inst.b[2]
b[27] => cla4_adder:loop0:6:cla4_adder_inst.b[3]
b[28] => cla4_adder:loop0:7:cla4_adder_inst.b[0]
b[29] => cla4_adder:loop0:7:cla4_adder_inst.b[1]
b[30] => cla4_adder:loop0:7:cla4_adder_inst.b[2]
b[31] => cla4_adder:loop0:7:cla4_adder_inst.b[3]
c_in => cla4_adder:loop0:0:cla4_adder_inst.c_in
sum[0] <= cla4_adder:loop0:0:cla4_adder_inst.sum[0]
sum[1] <= cla4_adder:loop0:0:cla4_adder_inst.sum[1]
sum[2] <= cla4_adder:loop0:0:cla4_adder_inst.sum[2]
sum[3] <= cla4_adder:loop0:0:cla4_adder_inst.sum[3]
sum[4] <= cla4_adder:loop0:1:cla4_adder_inst.sum[0]
sum[5] <= cla4_adder:loop0:1:cla4_adder_inst.sum[1]
sum[6] <= cla4_adder:loop0:1:cla4_adder_inst.sum[2]
sum[7] <= cla4_adder:loop0:1:cla4_adder_inst.sum[3]
sum[8] <= cla4_adder:loop0:2:cla4_adder_inst.sum[0]
sum[9] <= cla4_adder:loop0:2:cla4_adder_inst.sum[1]
sum[10] <= cla4_adder:loop0:2:cla4_adder_inst.sum[2]
sum[11] <= cla4_adder:loop0:2:cla4_adder_inst.sum[3]
sum[12] <= cla4_adder:loop0:3:cla4_adder_inst.sum[0]
sum[13] <= cla4_adder:loop0:3:cla4_adder_inst.sum[1]
sum[14] <= cla4_adder:loop0:3:cla4_adder_inst.sum[2]
sum[15] <= cla4_adder:loop0:3:cla4_adder_inst.sum[3]
sum[16] <= cla4_adder:loop0:4:cla4_adder_inst.sum[0]
sum[17] <= cla4_adder:loop0:4:cla4_adder_inst.sum[1]
sum[18] <= cla4_adder:loop0:4:cla4_adder_inst.sum[2]
sum[19] <= cla4_adder:loop0:4:cla4_adder_inst.sum[3]
sum[20] <= cla4_adder:loop0:5:cla4_adder_inst.sum[0]
sum[21] <= cla4_adder:loop0:5:cla4_adder_inst.sum[1]
sum[22] <= cla4_adder:loop0:5:cla4_adder_inst.sum[2]
sum[23] <= cla4_adder:loop0:5:cla4_adder_inst.sum[3]
sum[24] <= cla4_adder:loop0:6:cla4_adder_inst.sum[0]
sum[25] <= cla4_adder:loop0:6:cla4_adder_inst.sum[1]
sum[26] <= cla4_adder:loop0:6:cla4_adder_inst.sum[2]
sum[27] <= cla4_adder:loop0:6:cla4_adder_inst.sum[3]
sum[28] <= cla4_adder:loop0:7:cla4_adder_inst.sum[0]
sum[29] <= cla4_adder:loop0:7:cla4_adder_inst.sum[1]
sum[30] <= cla4_adder:loop0:7:cla4_adder_inst.sum[2]
sum[31] <= cla4_adder:loop0:7:cla4_adder_inst.sum[3]
c_out <= cla4_adder:loop0:7:cla4_adder_inst.c_out
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:0:cla4_adder_inst
a[0] => half_adder:loop0:0:half_adder_inst.a
a[1] => half_adder:loop0:1:half_adder_inst.a
a[2] => half_adder:loop0:2:half_adder_inst.a
a[3] => half_adder:loop0:3:half_adder_inst.a
b[0] => half_adder:loop0:0:half_adder_inst.b
b[1] => half_adder:loop0:1:half_adder_inst.b
b[2] => half_adder:loop0:2:half_adder_inst.b
b[3] => half_adder:loop0:3:half_adder_inst.b
c_in => sum.IN1
c_in => c.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_ovfl <= c.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:0:cla4_adder_inst|half_adder:\loop0:0:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:0:cla4_adder_inst|half_adder:\loop0:1:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:0:cla4_adder_inst|half_adder:\loop0:2:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:0:cla4_adder_inst|half_adder:\loop0:3:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:1:cla4_adder_inst
a[0] => half_adder:loop0:0:half_adder_inst.a
a[1] => half_adder:loop0:1:half_adder_inst.a
a[2] => half_adder:loop0:2:half_adder_inst.a
a[3] => half_adder:loop0:3:half_adder_inst.a
b[0] => half_adder:loop0:0:half_adder_inst.b
b[1] => half_adder:loop0:1:half_adder_inst.b
b[2] => half_adder:loop0:2:half_adder_inst.b
b[3] => half_adder:loop0:3:half_adder_inst.b
c_in => sum.IN1
c_in => c.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_ovfl <= c.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:1:cla4_adder_inst|half_adder:\loop0:0:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:1:cla4_adder_inst|half_adder:\loop0:1:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:1:cla4_adder_inst|half_adder:\loop0:2:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:1:cla4_adder_inst|half_adder:\loop0:3:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:2:cla4_adder_inst
a[0] => half_adder:loop0:0:half_adder_inst.a
a[1] => half_adder:loop0:1:half_adder_inst.a
a[2] => half_adder:loop0:2:half_adder_inst.a
a[3] => half_adder:loop0:3:half_adder_inst.a
b[0] => half_adder:loop0:0:half_adder_inst.b
b[1] => half_adder:loop0:1:half_adder_inst.b
b[2] => half_adder:loop0:2:half_adder_inst.b
b[3] => half_adder:loop0:3:half_adder_inst.b
c_in => sum.IN1
c_in => c.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_ovfl <= c.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:2:cla4_adder_inst|half_adder:\loop0:0:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:2:cla4_adder_inst|half_adder:\loop0:1:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:2:cla4_adder_inst|half_adder:\loop0:2:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:2:cla4_adder_inst|half_adder:\loop0:3:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:3:cla4_adder_inst
a[0] => half_adder:loop0:0:half_adder_inst.a
a[1] => half_adder:loop0:1:half_adder_inst.a
a[2] => half_adder:loop0:2:half_adder_inst.a
a[3] => half_adder:loop0:3:half_adder_inst.a
b[0] => half_adder:loop0:0:half_adder_inst.b
b[1] => half_adder:loop0:1:half_adder_inst.b
b[2] => half_adder:loop0:2:half_adder_inst.b
b[3] => half_adder:loop0:3:half_adder_inst.b
c_in => sum.IN1
c_in => c.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_ovfl <= c.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:3:cla4_adder_inst|half_adder:\loop0:0:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:3:cla4_adder_inst|half_adder:\loop0:1:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:3:cla4_adder_inst|half_adder:\loop0:2:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:3:cla4_adder_inst|half_adder:\loop0:3:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:4:cla4_adder_inst
a[0] => half_adder:loop0:0:half_adder_inst.a
a[1] => half_adder:loop0:1:half_adder_inst.a
a[2] => half_adder:loop0:2:half_adder_inst.a
a[3] => half_adder:loop0:3:half_adder_inst.a
b[0] => half_adder:loop0:0:half_adder_inst.b
b[1] => half_adder:loop0:1:half_adder_inst.b
b[2] => half_adder:loop0:2:half_adder_inst.b
b[3] => half_adder:loop0:3:half_adder_inst.b
c_in => sum.IN1
c_in => c.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_ovfl <= c.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:4:cla4_adder_inst|half_adder:\loop0:0:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:4:cla4_adder_inst|half_adder:\loop0:1:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:4:cla4_adder_inst|half_adder:\loop0:2:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:4:cla4_adder_inst|half_adder:\loop0:3:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:5:cla4_adder_inst
a[0] => half_adder:loop0:0:half_adder_inst.a
a[1] => half_adder:loop0:1:half_adder_inst.a
a[2] => half_adder:loop0:2:half_adder_inst.a
a[3] => half_adder:loop0:3:half_adder_inst.a
b[0] => half_adder:loop0:0:half_adder_inst.b
b[1] => half_adder:loop0:1:half_adder_inst.b
b[2] => half_adder:loop0:2:half_adder_inst.b
b[3] => half_adder:loop0:3:half_adder_inst.b
c_in => sum.IN1
c_in => c.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_ovfl <= c.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:5:cla4_adder_inst|half_adder:\loop0:0:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:5:cla4_adder_inst|half_adder:\loop0:1:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:5:cla4_adder_inst|half_adder:\loop0:2:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:5:cla4_adder_inst|half_adder:\loop0:3:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:6:cla4_adder_inst
a[0] => half_adder:loop0:0:half_adder_inst.a
a[1] => half_adder:loop0:1:half_adder_inst.a
a[2] => half_adder:loop0:2:half_adder_inst.a
a[3] => half_adder:loop0:3:half_adder_inst.a
b[0] => half_adder:loop0:0:half_adder_inst.b
b[1] => half_adder:loop0:1:half_adder_inst.b
b[2] => half_adder:loop0:2:half_adder_inst.b
b[3] => half_adder:loop0:3:half_adder_inst.b
c_in => sum.IN1
c_in => c.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_ovfl <= c.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:6:cla4_adder_inst|half_adder:\loop0:0:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:6:cla4_adder_inst|half_adder:\loop0:1:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:6:cla4_adder_inst|half_adder:\loop0:2:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:6:cla4_adder_inst|half_adder:\loop0:3:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:7:cla4_adder_inst
a[0] => half_adder:loop0:0:half_adder_inst.a
a[1] => half_adder:loop0:1:half_adder_inst.a
a[2] => half_adder:loop0:2:half_adder_inst.a
a[3] => half_adder:loop0:3:half_adder_inst.a
b[0] => half_adder:loop0:0:half_adder_inst.b
b[1] => half_adder:loop0:1:half_adder_inst.b
b[2] => half_adder:loop0:2:half_adder_inst.b
b[3] => half_adder:loop0:3:half_adder_inst.b
c_in => sum.IN1
c_in => c.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_ovfl <= c.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:7:cla4_adder_inst|half_adder:\loop0:0:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:7:cla4_adder_inst|half_adder:\loop0:1:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:7:cla4_adder_inst|half_adder:\loop0:2:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_cla4_adder:PC_branch_adder|cla4_adder:\loop0:7:cla4_adder_inst|half_adder:\loop0:3:half_adder_inst
a => sum.IN0
a => c_out.IN0
b => sum.IN1
b => c_out.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
c_out <= c_out.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux
sel => nbit_tristate_buffer:tsb1.en
sel => nbit_tristate_buffer:tsb0.en
inp0[0] => nbit_tristate_buffer:tsb0.inp[0]
inp0[1] => nbit_tristate_buffer:tsb0.inp[1]
inp0[2] => nbit_tristate_buffer:tsb0.inp[2]
inp0[3] => nbit_tristate_buffer:tsb0.inp[3]
inp0[4] => nbit_tristate_buffer:tsb0.inp[4]
inp0[5] => nbit_tristate_buffer:tsb0.inp[5]
inp0[6] => nbit_tristate_buffer:tsb0.inp[6]
inp0[7] => nbit_tristate_buffer:tsb0.inp[7]
inp0[8] => nbit_tristate_buffer:tsb0.inp[8]
inp0[9] => nbit_tristate_buffer:tsb0.inp[9]
inp0[10] => nbit_tristate_buffer:tsb0.inp[10]
inp0[11] => nbit_tristate_buffer:tsb0.inp[11]
inp0[12] => nbit_tristate_buffer:tsb0.inp[12]
inp0[13] => nbit_tristate_buffer:tsb0.inp[13]
inp0[14] => nbit_tristate_buffer:tsb0.inp[14]
inp0[15] => nbit_tristate_buffer:tsb0.inp[15]
inp0[16] => nbit_tristate_buffer:tsb0.inp[16]
inp0[17] => nbit_tristate_buffer:tsb0.inp[17]
inp0[18] => nbit_tristate_buffer:tsb0.inp[18]
inp0[19] => nbit_tristate_buffer:tsb0.inp[19]
inp0[20] => nbit_tristate_buffer:tsb0.inp[20]
inp0[21] => nbit_tristate_buffer:tsb0.inp[21]
inp0[22] => nbit_tristate_buffer:tsb0.inp[22]
inp0[23] => nbit_tristate_buffer:tsb0.inp[23]
inp0[24] => nbit_tristate_buffer:tsb0.inp[24]
inp0[25] => nbit_tristate_buffer:tsb0.inp[25]
inp0[26] => nbit_tristate_buffer:tsb0.inp[26]
inp0[27] => nbit_tristate_buffer:tsb0.inp[27]
inp0[28] => nbit_tristate_buffer:tsb0.inp[28]
inp0[29] => nbit_tristate_buffer:tsb0.inp[29]
inp0[30] => nbit_tristate_buffer:tsb0.inp[30]
inp0[31] => nbit_tristate_buffer:tsb0.inp[31]
inp1[0] => nbit_tristate_buffer:tsb1.inp[0]
inp1[1] => nbit_tristate_buffer:tsb1.inp[1]
inp1[2] => nbit_tristate_buffer:tsb1.inp[2]
inp1[3] => nbit_tristate_buffer:tsb1.inp[3]
inp1[4] => nbit_tristate_buffer:tsb1.inp[4]
inp1[5] => nbit_tristate_buffer:tsb1.inp[5]
inp1[6] => nbit_tristate_buffer:tsb1.inp[6]
inp1[7] => nbit_tristate_buffer:tsb1.inp[7]
inp1[8] => nbit_tristate_buffer:tsb1.inp[8]
inp1[9] => nbit_tristate_buffer:tsb1.inp[9]
inp1[10] => nbit_tristate_buffer:tsb1.inp[10]
inp1[11] => nbit_tristate_buffer:tsb1.inp[11]
inp1[12] => nbit_tristate_buffer:tsb1.inp[12]
inp1[13] => nbit_tristate_buffer:tsb1.inp[13]
inp1[14] => nbit_tristate_buffer:tsb1.inp[14]
inp1[15] => nbit_tristate_buffer:tsb1.inp[15]
inp1[16] => nbit_tristate_buffer:tsb1.inp[16]
inp1[17] => nbit_tristate_buffer:tsb1.inp[17]
inp1[18] => nbit_tristate_buffer:tsb1.inp[18]
inp1[19] => nbit_tristate_buffer:tsb1.inp[19]
inp1[20] => nbit_tristate_buffer:tsb1.inp[20]
inp1[21] => nbit_tristate_buffer:tsb1.inp[21]
inp1[22] => nbit_tristate_buffer:tsb1.inp[22]
inp1[23] => nbit_tristate_buffer:tsb1.inp[23]
inp1[24] => nbit_tristate_buffer:tsb1.inp[24]
inp1[25] => nbit_tristate_buffer:tsb1.inp[25]
inp1[26] => nbit_tristate_buffer:tsb1.inp[26]
inp1[27] => nbit_tristate_buffer:tsb1.inp[27]
inp1[28] => nbit_tristate_buffer:tsb1.inp[28]
inp1[29] => nbit_tristate_buffer:tsb1.inp[29]
inp1[30] => nbit_tristate_buffer:tsb1.inp[30]
inp1[31] => nbit_tristate_buffer:tsb1.inp[31]
outp[0] <= outp[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp[2].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= outp[3].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= outp[4].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= outp[5].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= outp[6].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= outp[7].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= outp[8].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= outp[9].DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= outp[10].DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= outp[11].DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= outp[12].DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= outp[13].DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= outp[14].DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= outp[15].DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= outp[16].DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= outp[17].DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= outp[18].DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= outp[19].DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= outp[20].DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= outp[21].DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= outp[22].DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= outp[23].DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= outp[24].DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= outp[25].DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= outp[26].DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= outp[27].DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= outp[28].DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= outp[29].DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= outp[30].DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= outp[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
en => tristate_buffer:loop0:8:tsb.en
en => tristate_buffer:loop0:9:tsb.en
en => tristate_buffer:loop0:10:tsb.en
en => tristate_buffer:loop0:11:tsb.en
en => tristate_buffer:loop0:12:tsb.en
en => tristate_buffer:loop0:13:tsb.en
en => tristate_buffer:loop0:14:tsb.en
en => tristate_buffer:loop0:15:tsb.en
en => tristate_buffer:loop0:16:tsb.en
en => tristate_buffer:loop0:17:tsb.en
en => tristate_buffer:loop0:18:tsb.en
en => tristate_buffer:loop0:19:tsb.en
en => tristate_buffer:loop0:20:tsb.en
en => tristate_buffer:loop0:21:tsb.en
en => tristate_buffer:loop0:22:tsb.en
en => tristate_buffer:loop0:23:tsb.en
en => tristate_buffer:loop0:24:tsb.en
en => tristate_buffer:loop0:25:tsb.en
en => tristate_buffer:loop0:26:tsb.en
en => tristate_buffer:loop0:27:tsb.en
en => tristate_buffer:loop0:28:tsb.en
en => tristate_buffer:loop0:29:tsb.en
en => tristate_buffer:loop0:30:tsb.en
en => tristate_buffer:loop0:31:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
inp[8] => tristate_buffer:loop0:8:tsb.inp
inp[9] => tristate_buffer:loop0:9:tsb.inp
inp[10] => tristate_buffer:loop0:10:tsb.inp
inp[11] => tristate_buffer:loop0:11:tsb.inp
inp[12] => tristate_buffer:loop0:12:tsb.inp
inp[13] => tristate_buffer:loop0:13:tsb.inp
inp[14] => tristate_buffer:loop0:14:tsb.inp
inp[15] => tristate_buffer:loop0:15:tsb.inp
inp[16] => tristate_buffer:loop0:16:tsb.inp
inp[17] => tristate_buffer:loop0:17:tsb.inp
inp[18] => tristate_buffer:loop0:18:tsb.inp
inp[19] => tristate_buffer:loop0:19:tsb.inp
inp[20] => tristate_buffer:loop0:20:tsb.inp
inp[21] => tristate_buffer:loop0:21:tsb.inp
inp[22] => tristate_buffer:loop0:22:tsb.inp
inp[23] => tristate_buffer:loop0:23:tsb.inp
inp[24] => tristate_buffer:loop0:24:tsb.inp
inp[25] => tristate_buffer:loop0:25:tsb.inp
inp[26] => tristate_buffer:loop0:26:tsb.inp
inp[27] => tristate_buffer:loop0:27:tsb.inp
inp[28] => tristate_buffer:loop0:28:tsb.inp
inp[29] => tristate_buffer:loop0:29:tsb.inp
inp[30] => tristate_buffer:loop0:30:tsb.inp
inp[31] => tristate_buffer:loop0:31:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp
outp[8] <= tristate_buffer:loop0:8:tsb.outp
outp[9] <= tristate_buffer:loop0:9:tsb.outp
outp[10] <= tristate_buffer:loop0:10:tsb.outp
outp[11] <= tristate_buffer:loop0:11:tsb.outp
outp[12] <= tristate_buffer:loop0:12:tsb.outp
outp[13] <= tristate_buffer:loop0:13:tsb.outp
outp[14] <= tristate_buffer:loop0:14:tsb.outp
outp[15] <= tristate_buffer:loop0:15:tsb.outp
outp[16] <= tristate_buffer:loop0:16:tsb.outp
outp[17] <= tristate_buffer:loop0:17:tsb.outp
outp[18] <= tristate_buffer:loop0:18:tsb.outp
outp[19] <= tristate_buffer:loop0:19:tsb.outp
outp[20] <= tristate_buffer:loop0:20:tsb.outp
outp[21] <= tristate_buffer:loop0:21:tsb.outp
outp[22] <= tristate_buffer:loop0:22:tsb.outp
outp[23] <= tristate_buffer:loop0:23:tsb.outp
outp[24] <= tristate_buffer:loop0:24:tsb.outp
outp[25] <= tristate_buffer:loop0:25:tsb.outp
outp[26] <= tristate_buffer:loop0:26:tsb.outp
outp[27] <= tristate_buffer:loop0:27:tsb.outp
outp[28] <= tristate_buffer:loop0:28:tsb.outp
outp[29] <= tristate_buffer:loop0:29:tsb.outp
outp[30] <= tristate_buffer:loop0:30:tsb.outp
outp[31] <= tristate_buffer:loop0:31:tsb.outp


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:8:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:9:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:10:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:11:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:12:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:13:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:14:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:15:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:16:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:17:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:18:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:19:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:20:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:21:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:22:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:23:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:24:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:25:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:26:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:27:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:28:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:29:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:30:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:31:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
en => tristate_buffer:loop0:8:tsb.en
en => tristate_buffer:loop0:9:tsb.en
en => tristate_buffer:loop0:10:tsb.en
en => tristate_buffer:loop0:11:tsb.en
en => tristate_buffer:loop0:12:tsb.en
en => tristate_buffer:loop0:13:tsb.en
en => tristate_buffer:loop0:14:tsb.en
en => tristate_buffer:loop0:15:tsb.en
en => tristate_buffer:loop0:16:tsb.en
en => tristate_buffer:loop0:17:tsb.en
en => tristate_buffer:loop0:18:tsb.en
en => tristate_buffer:loop0:19:tsb.en
en => tristate_buffer:loop0:20:tsb.en
en => tristate_buffer:loop0:21:tsb.en
en => tristate_buffer:loop0:22:tsb.en
en => tristate_buffer:loop0:23:tsb.en
en => tristate_buffer:loop0:24:tsb.en
en => tristate_buffer:loop0:25:tsb.en
en => tristate_buffer:loop0:26:tsb.en
en => tristate_buffer:loop0:27:tsb.en
en => tristate_buffer:loop0:28:tsb.en
en => tristate_buffer:loop0:29:tsb.en
en => tristate_buffer:loop0:30:tsb.en
en => tristate_buffer:loop0:31:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
inp[8] => tristate_buffer:loop0:8:tsb.inp
inp[9] => tristate_buffer:loop0:9:tsb.inp
inp[10] => tristate_buffer:loop0:10:tsb.inp
inp[11] => tristate_buffer:loop0:11:tsb.inp
inp[12] => tristate_buffer:loop0:12:tsb.inp
inp[13] => tristate_buffer:loop0:13:tsb.inp
inp[14] => tristate_buffer:loop0:14:tsb.inp
inp[15] => tristate_buffer:loop0:15:tsb.inp
inp[16] => tristate_buffer:loop0:16:tsb.inp
inp[17] => tristate_buffer:loop0:17:tsb.inp
inp[18] => tristate_buffer:loop0:18:tsb.inp
inp[19] => tristate_buffer:loop0:19:tsb.inp
inp[20] => tristate_buffer:loop0:20:tsb.inp
inp[21] => tristate_buffer:loop0:21:tsb.inp
inp[22] => tristate_buffer:loop0:22:tsb.inp
inp[23] => tristate_buffer:loop0:23:tsb.inp
inp[24] => tristate_buffer:loop0:24:tsb.inp
inp[25] => tristate_buffer:loop0:25:tsb.inp
inp[26] => tristate_buffer:loop0:26:tsb.inp
inp[27] => tristate_buffer:loop0:27:tsb.inp
inp[28] => tristate_buffer:loop0:28:tsb.inp
inp[29] => tristate_buffer:loop0:29:tsb.inp
inp[30] => tristate_buffer:loop0:30:tsb.inp
inp[31] => tristate_buffer:loop0:31:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp
outp[8] <= tristate_buffer:loop0:8:tsb.outp
outp[9] <= tristate_buffer:loop0:9:tsb.outp
outp[10] <= tristate_buffer:loop0:10:tsb.outp
outp[11] <= tristate_buffer:loop0:11:tsb.outp
outp[12] <= tristate_buffer:loop0:12:tsb.outp
outp[13] <= tristate_buffer:loop0:13:tsb.outp
outp[14] <= tristate_buffer:loop0:14:tsb.outp
outp[15] <= tristate_buffer:loop0:15:tsb.outp
outp[16] <= tristate_buffer:loop0:16:tsb.outp
outp[17] <= tristate_buffer:loop0:17:tsb.outp
outp[18] <= tristate_buffer:loop0:18:tsb.outp
outp[19] <= tristate_buffer:loop0:19:tsb.outp
outp[20] <= tristate_buffer:loop0:20:tsb.outp
outp[21] <= tristate_buffer:loop0:21:tsb.outp
outp[22] <= tristate_buffer:loop0:22:tsb.outp
outp[23] <= tristate_buffer:loop0:23:tsb.outp
outp[24] <= tristate_buffer:loop0:24:tsb.outp
outp[25] <= tristate_buffer:loop0:25:tsb.outp
outp[26] <= tristate_buffer:loop0:26:tsb.outp
outp[27] <= tristate_buffer:loop0:27:tsb.outp
outp[28] <= tristate_buffer:loop0:28:tsb.outp
outp[29] <= tristate_buffer:loop0:29:tsb.outp
outp[30] <= tristate_buffer:loop0:30:tsb.outp
outp[31] <= tristate_buffer:loop0:31:tsb.outp


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:8:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:9:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:10:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:11:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:12:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:13:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:14:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:15:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:16:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:17:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:18:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:19:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:20:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:21:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:22:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:23:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:24:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:25:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:26:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:27:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:28:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:29:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:30:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_branch_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:31:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux
sel => nbit_tristate_buffer:tsb1.en
sel => nbit_tristate_buffer:tsb0.en
inp0[0] => nbit_tristate_buffer:tsb0.inp[0]
inp0[1] => nbit_tristate_buffer:tsb0.inp[1]
inp0[2] => nbit_tristate_buffer:tsb0.inp[2]
inp0[3] => nbit_tristate_buffer:tsb0.inp[3]
inp0[4] => nbit_tristate_buffer:tsb0.inp[4]
inp0[5] => nbit_tristate_buffer:tsb0.inp[5]
inp0[6] => nbit_tristate_buffer:tsb0.inp[6]
inp0[7] => nbit_tristate_buffer:tsb0.inp[7]
inp0[8] => nbit_tristate_buffer:tsb0.inp[8]
inp0[9] => nbit_tristate_buffer:tsb0.inp[9]
inp0[10] => nbit_tristate_buffer:tsb0.inp[10]
inp0[11] => nbit_tristate_buffer:tsb0.inp[11]
inp0[12] => nbit_tristate_buffer:tsb0.inp[12]
inp0[13] => nbit_tristate_buffer:tsb0.inp[13]
inp0[14] => nbit_tristate_buffer:tsb0.inp[14]
inp0[15] => nbit_tristate_buffer:tsb0.inp[15]
inp0[16] => nbit_tristate_buffer:tsb0.inp[16]
inp0[17] => nbit_tristate_buffer:tsb0.inp[17]
inp0[18] => nbit_tristate_buffer:tsb0.inp[18]
inp0[19] => nbit_tristate_buffer:tsb0.inp[19]
inp0[20] => nbit_tristate_buffer:tsb0.inp[20]
inp0[21] => nbit_tristate_buffer:tsb0.inp[21]
inp0[22] => nbit_tristate_buffer:tsb0.inp[22]
inp0[23] => nbit_tristate_buffer:tsb0.inp[23]
inp0[24] => nbit_tristate_buffer:tsb0.inp[24]
inp0[25] => nbit_tristate_buffer:tsb0.inp[25]
inp0[26] => nbit_tristate_buffer:tsb0.inp[26]
inp0[27] => nbit_tristate_buffer:tsb0.inp[27]
inp0[28] => nbit_tristate_buffer:tsb0.inp[28]
inp0[29] => nbit_tristate_buffer:tsb0.inp[29]
inp0[30] => nbit_tristate_buffer:tsb0.inp[30]
inp0[31] => nbit_tristate_buffer:tsb0.inp[31]
inp1[0] => nbit_tristate_buffer:tsb1.inp[0]
inp1[1] => nbit_tristate_buffer:tsb1.inp[1]
inp1[2] => nbit_tristate_buffer:tsb1.inp[2]
inp1[3] => nbit_tristate_buffer:tsb1.inp[3]
inp1[4] => nbit_tristate_buffer:tsb1.inp[4]
inp1[5] => nbit_tristate_buffer:tsb1.inp[5]
inp1[6] => nbit_tristate_buffer:tsb1.inp[6]
inp1[7] => nbit_tristate_buffer:tsb1.inp[7]
inp1[8] => nbit_tristate_buffer:tsb1.inp[8]
inp1[9] => nbit_tristate_buffer:tsb1.inp[9]
inp1[10] => nbit_tristate_buffer:tsb1.inp[10]
inp1[11] => nbit_tristate_buffer:tsb1.inp[11]
inp1[12] => nbit_tristate_buffer:tsb1.inp[12]
inp1[13] => nbit_tristate_buffer:tsb1.inp[13]
inp1[14] => nbit_tristate_buffer:tsb1.inp[14]
inp1[15] => nbit_tristate_buffer:tsb1.inp[15]
inp1[16] => nbit_tristate_buffer:tsb1.inp[16]
inp1[17] => nbit_tristate_buffer:tsb1.inp[17]
inp1[18] => nbit_tristate_buffer:tsb1.inp[18]
inp1[19] => nbit_tristate_buffer:tsb1.inp[19]
inp1[20] => nbit_tristate_buffer:tsb1.inp[20]
inp1[21] => nbit_tristate_buffer:tsb1.inp[21]
inp1[22] => nbit_tristate_buffer:tsb1.inp[22]
inp1[23] => nbit_tristate_buffer:tsb1.inp[23]
inp1[24] => nbit_tristate_buffer:tsb1.inp[24]
inp1[25] => nbit_tristate_buffer:tsb1.inp[25]
inp1[26] => nbit_tristate_buffer:tsb1.inp[26]
inp1[27] => nbit_tristate_buffer:tsb1.inp[27]
inp1[28] => nbit_tristate_buffer:tsb1.inp[28]
inp1[29] => nbit_tristate_buffer:tsb1.inp[29]
inp1[30] => nbit_tristate_buffer:tsb1.inp[30]
inp1[31] => nbit_tristate_buffer:tsb1.inp[31]
outp[0] <= outp[0].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp[1].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp[2].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= outp[3].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= outp[4].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= outp[5].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= outp[6].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= outp[7].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= outp[8].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= outp[9].DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= outp[10].DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= outp[11].DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= outp[12].DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= outp[13].DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= outp[14].DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= outp[15].DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= outp[16].DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= outp[17].DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= outp[18].DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= outp[19].DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= outp[20].DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= outp[21].DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= outp[22].DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= outp[23].DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= outp[24].DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= outp[25].DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= outp[26].DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= outp[27].DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= outp[28].DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= outp[29].DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= outp[30].DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= outp[31].DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
en => tristate_buffer:loop0:8:tsb.en
en => tristate_buffer:loop0:9:tsb.en
en => tristate_buffer:loop0:10:tsb.en
en => tristate_buffer:loop0:11:tsb.en
en => tristate_buffer:loop0:12:tsb.en
en => tristate_buffer:loop0:13:tsb.en
en => tristate_buffer:loop0:14:tsb.en
en => tristate_buffer:loop0:15:tsb.en
en => tristate_buffer:loop0:16:tsb.en
en => tristate_buffer:loop0:17:tsb.en
en => tristate_buffer:loop0:18:tsb.en
en => tristate_buffer:loop0:19:tsb.en
en => tristate_buffer:loop0:20:tsb.en
en => tristate_buffer:loop0:21:tsb.en
en => tristate_buffer:loop0:22:tsb.en
en => tristate_buffer:loop0:23:tsb.en
en => tristate_buffer:loop0:24:tsb.en
en => tristate_buffer:loop0:25:tsb.en
en => tristate_buffer:loop0:26:tsb.en
en => tristate_buffer:loop0:27:tsb.en
en => tristate_buffer:loop0:28:tsb.en
en => tristate_buffer:loop0:29:tsb.en
en => tristate_buffer:loop0:30:tsb.en
en => tristate_buffer:loop0:31:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
inp[8] => tristate_buffer:loop0:8:tsb.inp
inp[9] => tristate_buffer:loop0:9:tsb.inp
inp[10] => tristate_buffer:loop0:10:tsb.inp
inp[11] => tristate_buffer:loop0:11:tsb.inp
inp[12] => tristate_buffer:loop0:12:tsb.inp
inp[13] => tristate_buffer:loop0:13:tsb.inp
inp[14] => tristate_buffer:loop0:14:tsb.inp
inp[15] => tristate_buffer:loop0:15:tsb.inp
inp[16] => tristate_buffer:loop0:16:tsb.inp
inp[17] => tristate_buffer:loop0:17:tsb.inp
inp[18] => tristate_buffer:loop0:18:tsb.inp
inp[19] => tristate_buffer:loop0:19:tsb.inp
inp[20] => tristate_buffer:loop0:20:tsb.inp
inp[21] => tristate_buffer:loop0:21:tsb.inp
inp[22] => tristate_buffer:loop0:22:tsb.inp
inp[23] => tristate_buffer:loop0:23:tsb.inp
inp[24] => tristate_buffer:loop0:24:tsb.inp
inp[25] => tristate_buffer:loop0:25:tsb.inp
inp[26] => tristate_buffer:loop0:26:tsb.inp
inp[27] => tristate_buffer:loop0:27:tsb.inp
inp[28] => tristate_buffer:loop0:28:tsb.inp
inp[29] => tristate_buffer:loop0:29:tsb.inp
inp[30] => tristate_buffer:loop0:30:tsb.inp
inp[31] => tristate_buffer:loop0:31:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp
outp[8] <= tristate_buffer:loop0:8:tsb.outp
outp[9] <= tristate_buffer:loop0:9:tsb.outp
outp[10] <= tristate_buffer:loop0:10:tsb.outp
outp[11] <= tristate_buffer:loop0:11:tsb.outp
outp[12] <= tristate_buffer:loop0:12:tsb.outp
outp[13] <= tristate_buffer:loop0:13:tsb.outp
outp[14] <= tristate_buffer:loop0:14:tsb.outp
outp[15] <= tristate_buffer:loop0:15:tsb.outp
outp[16] <= tristate_buffer:loop0:16:tsb.outp
outp[17] <= tristate_buffer:loop0:17:tsb.outp
outp[18] <= tristate_buffer:loop0:18:tsb.outp
outp[19] <= tristate_buffer:loop0:19:tsb.outp
outp[20] <= tristate_buffer:loop0:20:tsb.outp
outp[21] <= tristate_buffer:loop0:21:tsb.outp
outp[22] <= tristate_buffer:loop0:22:tsb.outp
outp[23] <= tristate_buffer:loop0:23:tsb.outp
outp[24] <= tristate_buffer:loop0:24:tsb.outp
outp[25] <= tristate_buffer:loop0:25:tsb.outp
outp[26] <= tristate_buffer:loop0:26:tsb.outp
outp[27] <= tristate_buffer:loop0:27:tsb.outp
outp[28] <= tristate_buffer:loop0:28:tsb.outp
outp[29] <= tristate_buffer:loop0:29:tsb.outp
outp[30] <= tristate_buffer:loop0:30:tsb.outp
outp[31] <= tristate_buffer:loop0:31:tsb.outp


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:8:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:9:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:10:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:11:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:12:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:13:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:14:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:15:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:16:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:17:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:18:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:19:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:20:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:21:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:22:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:23:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:24:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:25:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:26:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:27:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:28:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:29:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:30:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb0|tristate_buffer:\loop0:31:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1
en => tristate_buffer:loop0:0:tsb.en
en => tristate_buffer:loop0:1:tsb.en
en => tristate_buffer:loop0:2:tsb.en
en => tristate_buffer:loop0:3:tsb.en
en => tristate_buffer:loop0:4:tsb.en
en => tristate_buffer:loop0:5:tsb.en
en => tristate_buffer:loop0:6:tsb.en
en => tristate_buffer:loop0:7:tsb.en
en => tristate_buffer:loop0:8:tsb.en
en => tristate_buffer:loop0:9:tsb.en
en => tristate_buffer:loop0:10:tsb.en
en => tristate_buffer:loop0:11:tsb.en
en => tristate_buffer:loop0:12:tsb.en
en => tristate_buffer:loop0:13:tsb.en
en => tristate_buffer:loop0:14:tsb.en
en => tristate_buffer:loop0:15:tsb.en
en => tristate_buffer:loop0:16:tsb.en
en => tristate_buffer:loop0:17:tsb.en
en => tristate_buffer:loop0:18:tsb.en
en => tristate_buffer:loop0:19:tsb.en
en => tristate_buffer:loop0:20:tsb.en
en => tristate_buffer:loop0:21:tsb.en
en => tristate_buffer:loop0:22:tsb.en
en => tristate_buffer:loop0:23:tsb.en
en => tristate_buffer:loop0:24:tsb.en
en => tristate_buffer:loop0:25:tsb.en
en => tristate_buffer:loop0:26:tsb.en
en => tristate_buffer:loop0:27:tsb.en
en => tristate_buffer:loop0:28:tsb.en
en => tristate_buffer:loop0:29:tsb.en
en => tristate_buffer:loop0:30:tsb.en
en => tristate_buffer:loop0:31:tsb.en
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
inp[8] => tristate_buffer:loop0:8:tsb.inp
inp[9] => tristate_buffer:loop0:9:tsb.inp
inp[10] => tristate_buffer:loop0:10:tsb.inp
inp[11] => tristate_buffer:loop0:11:tsb.inp
inp[12] => tristate_buffer:loop0:12:tsb.inp
inp[13] => tristate_buffer:loop0:13:tsb.inp
inp[14] => tristate_buffer:loop0:14:tsb.inp
inp[15] => tristate_buffer:loop0:15:tsb.inp
inp[16] => tristate_buffer:loop0:16:tsb.inp
inp[17] => tristate_buffer:loop0:17:tsb.inp
inp[18] => tristate_buffer:loop0:18:tsb.inp
inp[19] => tristate_buffer:loop0:19:tsb.inp
inp[20] => tristate_buffer:loop0:20:tsb.inp
inp[21] => tristate_buffer:loop0:21:tsb.inp
inp[22] => tristate_buffer:loop0:22:tsb.inp
inp[23] => tristate_buffer:loop0:23:tsb.inp
inp[24] => tristate_buffer:loop0:24:tsb.inp
inp[25] => tristate_buffer:loop0:25:tsb.inp
inp[26] => tristate_buffer:loop0:26:tsb.inp
inp[27] => tristate_buffer:loop0:27:tsb.inp
inp[28] => tristate_buffer:loop0:28:tsb.inp
inp[29] => tristate_buffer:loop0:29:tsb.inp
inp[30] => tristate_buffer:loop0:30:tsb.inp
inp[31] => tristate_buffer:loop0:31:tsb.inp
outp[0] <= tristate_buffer:loop0:0:tsb.outp
outp[1] <= tristate_buffer:loop0:1:tsb.outp
outp[2] <= tristate_buffer:loop0:2:tsb.outp
outp[3] <= tristate_buffer:loop0:3:tsb.outp
outp[4] <= tristate_buffer:loop0:4:tsb.outp
outp[5] <= tristate_buffer:loop0:5:tsb.outp
outp[6] <= tristate_buffer:loop0:6:tsb.outp
outp[7] <= tristate_buffer:loop0:7:tsb.outp
outp[8] <= tristate_buffer:loop0:8:tsb.outp
outp[9] <= tristate_buffer:loop0:9:tsb.outp
outp[10] <= tristate_buffer:loop0:10:tsb.outp
outp[11] <= tristate_buffer:loop0:11:tsb.outp
outp[12] <= tristate_buffer:loop0:12:tsb.outp
outp[13] <= tristate_buffer:loop0:13:tsb.outp
outp[14] <= tristate_buffer:loop0:14:tsb.outp
outp[15] <= tristate_buffer:loop0:15:tsb.outp
outp[16] <= tristate_buffer:loop0:16:tsb.outp
outp[17] <= tristate_buffer:loop0:17:tsb.outp
outp[18] <= tristate_buffer:loop0:18:tsb.outp
outp[19] <= tristate_buffer:loop0:19:tsb.outp
outp[20] <= tristate_buffer:loop0:20:tsb.outp
outp[21] <= tristate_buffer:loop0:21:tsb.outp
outp[22] <= tristate_buffer:loop0:22:tsb.outp
outp[23] <= tristate_buffer:loop0:23:tsb.outp
outp[24] <= tristate_buffer:loop0:24:tsb.outp
outp[25] <= tristate_buffer:loop0:25:tsb.outp
outp[26] <= tristate_buffer:loop0:26:tsb.outp
outp[27] <= tristate_buffer:loop0:27:tsb.outp
outp[28] <= tristate_buffer:loop0:28:tsb.outp
outp[29] <= tristate_buffer:loop0:29:tsb.outp
outp[30] <= tristate_buffer:loop0:30:tsb.outp
outp[31] <= tristate_buffer:loop0:31:tsb.outp


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:8:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:9:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:10:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:11:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:12:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:13:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:14:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:15:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:16:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:17:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:18:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:19:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:20:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:21:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:22:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:23:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:24:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:25:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:26:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:27:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:28:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:29:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:30:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MEM_Branch:inst7|nBit_mux2:PC_jump_mux|nBit_tristate_buffer:tsb1|tristate_buffer:\loop0:31:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
parallel_in[8] => d_flipflop:loop0:8:dff.d
parallel_in[9] => d_flipflop:loop0:9:dff.d
parallel_in[10] => d_flipflop:loop0:10:dff.d
parallel_in[11] => d_flipflop:loop0:11:dff.d
parallel_in[12] => d_flipflop:loop0:12:dff.d
parallel_in[13] => d_flipflop:loop0:13:dff.d
parallel_in[14] => d_flipflop:loop0:14:dff.d
parallel_in[15] => d_flipflop:loop0:15:dff.d
parallel_in[16] => d_flipflop:loop0:16:dff.d
parallel_in[17] => d_flipflop:loop0:17:dff.d
parallel_in[18] => d_flipflop:loop0:18:dff.d
parallel_in[19] => d_flipflop:loop0:19:dff.d
parallel_in[20] => d_flipflop:loop0:20:dff.d
parallel_in[21] => d_flipflop:loop0:21:dff.d
parallel_in[22] => d_flipflop:loop0:22:dff.d
parallel_in[23] => d_flipflop:loop0:23:dff.d
parallel_in[24] => d_flipflop:loop0:24:dff.d
parallel_in[25] => d_flipflop:loop0:25:dff.d
parallel_in[26] => d_flipflop:loop0:26:dff.d
parallel_in[27] => d_flipflop:loop0:27:dff.d
parallel_in[28] => d_flipflop:loop0:28:dff.d
parallel_in[29] => d_flipflop:loop0:29:dff.d
parallel_in[30] => d_flipflop:loop0:30:dff.d
parallel_in[31] => d_flipflop:loop0:31:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
clk => d_flipflop:loop0:8:dff.clk
clk => d_flipflop:loop0:9:dff.clk
clk => d_flipflop:loop0:10:dff.clk
clk => d_flipflop:loop0:11:dff.clk
clk => d_flipflop:loop0:12:dff.clk
clk => d_flipflop:loop0:13:dff.clk
clk => d_flipflop:loop0:14:dff.clk
clk => d_flipflop:loop0:15:dff.clk
clk => d_flipflop:loop0:16:dff.clk
clk => d_flipflop:loop0:17:dff.clk
clk => d_flipflop:loop0:18:dff.clk
clk => d_flipflop:loop0:19:dff.clk
clk => d_flipflop:loop0:20:dff.clk
clk => d_flipflop:loop0:21:dff.clk
clk => d_flipflop:loop0:22:dff.clk
clk => d_flipflop:loop0:23:dff.clk
clk => d_flipflop:loop0:24:dff.clk
clk => d_flipflop:loop0:25:dff.clk
clk => d_flipflop:loop0:26:dff.clk
clk => d_flipflop:loop0:27:dff.clk
clk => d_flipflop:loop0:28:dff.clk
clk => d_flipflop:loop0:29:dff.clk
clk => d_flipflop:loop0:30:dff.clk
clk => d_flipflop:loop0:31:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
preset => d_flipflop:loop0:8:dff.preset
preset => d_flipflop:loop0:9:dff.preset
preset => d_flipflop:loop0:10:dff.preset
preset => d_flipflop:loop0:11:dff.preset
preset => d_flipflop:loop0:12:dff.preset
preset => d_flipflop:loop0:13:dff.preset
preset => d_flipflop:loop0:14:dff.preset
preset => d_flipflop:loop0:15:dff.preset
preset => d_flipflop:loop0:16:dff.preset
preset => d_flipflop:loop0:17:dff.preset
preset => d_flipflop:loop0:18:dff.preset
preset => d_flipflop:loop0:19:dff.preset
preset => d_flipflop:loop0:20:dff.preset
preset => d_flipflop:loop0:21:dff.preset
preset => d_flipflop:loop0:22:dff.preset
preset => d_flipflop:loop0:23:dff.preset
preset => d_flipflop:loop0:24:dff.preset
preset => d_flipflop:loop0:25:dff.preset
preset => d_flipflop:loop0:26:dff.preset
preset => d_flipflop:loop0:27:dff.preset
preset => d_flipflop:loop0:28:dff.preset
preset => d_flipflop:loop0:29:dff.preset
preset => d_flipflop:loop0:30:dff.preset
preset => d_flipflop:loop0:31:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
clear => d_flipflop:loop0:8:dff.clear
clear => d_flipflop:loop0:9:dff.clear
clear => d_flipflop:loop0:10:dff.clear
clear => d_flipflop:loop0:11:dff.clear
clear => d_flipflop:loop0:12:dff.clear
clear => d_flipflop:loop0:13:dff.clear
clear => d_flipflop:loop0:14:dff.clear
clear => d_flipflop:loop0:15:dff.clear
clear => d_flipflop:loop0:16:dff.clear
clear => d_flipflop:loop0:17:dff.clear
clear => d_flipflop:loop0:18:dff.clear
clear => d_flipflop:loop0:19:dff.clear
clear => d_flipflop:loop0:20:dff.clear
clear => d_flipflop:loop0:21:dff.clear
clear => d_flipflop:loop0:22:dff.clear
clear => d_flipflop:loop0:23:dff.clear
clear => d_flipflop:loop0:24:dff.clear
clear => d_flipflop:loop0:25:dff.clear
clear => d_flipflop:loop0:26:dff.clear
clear => d_flipflop:loop0:27:dff.clear
clear => d_flipflop:loop0:28:dff.clear
clear => d_flipflop:loop0:29:dff.clear
clear => d_flipflop:loop0:30:dff.clear
clear => d_flipflop:loop0:31:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q[8] <= d_flipflop:loop0:8:dff.q
q[9] <= d_flipflop:loop0:9:dff.q
q[10] <= d_flipflop:loop0:10:dff.q
q[11] <= d_flipflop:loop0:11:dff.q
q[12] <= d_flipflop:loop0:12:dff.q
q[13] <= d_flipflop:loop0:13:dff.q
q[14] <= d_flipflop:loop0:14:dff.q
q[15] <= d_flipflop:loop0:15:dff.q
q[16] <= d_flipflop:loop0:16:dff.q
q[17] <= d_flipflop:loop0:17:dff.q
q[18] <= d_flipflop:loop0:18:dff.q
q[19] <= d_flipflop:loop0:19:dff.q
q[20] <= d_flipflop:loop0:20:dff.q
q[21] <= d_flipflop:loop0:21:dff.q
q[22] <= d_flipflop:loop0:22:dff.q
q[23] <= d_flipflop:loop0:23:dff.q
q[24] <= d_flipflop:loop0:24:dff.q
q[25] <= d_flipflop:loop0:25:dff.q
q[26] <= d_flipflop:loop0:26:dff.q
q[27] <= d_flipflop:loop0:27:dff.q
q[28] <= d_flipflop:loop0:28:dff.q
q[29] <= d_flipflop:loop0:29:dff.q
q[30] <= d_flipflop:loop0:30:dff.q
q[31] <= d_flipflop:loop0:31:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not
q_not[8] <= d_flipflop:loop0:8:dff.q_not
q_not[9] <= d_flipflop:loop0:9:dff.q_not
q_not[10] <= d_flipflop:loop0:10:dff.q_not
q_not[11] <= d_flipflop:loop0:11:dff.q_not
q_not[12] <= d_flipflop:loop0:12:dff.q_not
q_not[13] <= d_flipflop:loop0:13:dff.q_not
q_not[14] <= d_flipflop:loop0:14:dff.q_not
q_not[15] <= d_flipflop:loop0:15:dff.q_not
q_not[16] <= d_flipflop:loop0:16:dff.q_not
q_not[17] <= d_flipflop:loop0:17:dff.q_not
q_not[18] <= d_flipflop:loop0:18:dff.q_not
q_not[19] <= d_flipflop:loop0:19:dff.q_not
q_not[20] <= d_flipflop:loop0:20:dff.q_not
q_not[21] <= d_flipflop:loop0:21:dff.q_not
q_not[22] <= d_flipflop:loop0:22:dff.q_not
q_not[23] <= d_flipflop:loop0:23:dff.q_not
q_not[24] <= d_flipflop:loop0:24:dff.q_not
q_not[25] <= d_flipflop:loop0:25:dff.q_not
q_not[26] <= d_flipflop:loop0:26:dff.q_not
q_not[27] <= d_flipflop:loop0:27:dff.q_not
q_not[28] <= d_flipflop:loop0:28:dff.q_not
q_not[29] <= d_flipflop:loop0:29:dff.q_not
q_not[30] <= d_flipflop:loop0:30:dff.q_not
q_not[31] <= d_flipflop:loop0:31:dff.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:8:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:8:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:8:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:9:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:9:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:9:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:10:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:10:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:10:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:11:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:11:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:11:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:12:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:12:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:12:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:13:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:13:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:13:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:14:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:14:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:14:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:15:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:15:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:15:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:16:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:16:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:16:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:17:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:17:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:17:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:18:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:18:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:18:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:19:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:19:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:19:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:20:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:20:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:20:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:21:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:21:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:21:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:22:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:22:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:22:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:23:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:23:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:23:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:24:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:24:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:24:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:25:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:25:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:25:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:26:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:26:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:26:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:27:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:27:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:27:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:28:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:28:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:28:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:29:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:29:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:29:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:30:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:30:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:30:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:31:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst14|d_flipflop:\loop0:31:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst14|d_flipflop:\loop0:31:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
parallel_in[8] => d_flipflop:loop0:8:dff.d
parallel_in[9] => d_flipflop:loop0:9:dff.d
parallel_in[10] => d_flipflop:loop0:10:dff.d
parallel_in[11] => d_flipflop:loop0:11:dff.d
parallel_in[12] => d_flipflop:loop0:12:dff.d
parallel_in[13] => d_flipflop:loop0:13:dff.d
parallel_in[14] => d_flipflop:loop0:14:dff.d
parallel_in[15] => d_flipflop:loop0:15:dff.d
parallel_in[16] => d_flipflop:loop0:16:dff.d
parallel_in[17] => d_flipflop:loop0:17:dff.d
parallel_in[18] => d_flipflop:loop0:18:dff.d
parallel_in[19] => d_flipflop:loop0:19:dff.d
parallel_in[20] => d_flipflop:loop0:20:dff.d
parallel_in[21] => d_flipflop:loop0:21:dff.d
parallel_in[22] => d_flipflop:loop0:22:dff.d
parallel_in[23] => d_flipflop:loop0:23:dff.d
parallel_in[24] => d_flipflop:loop0:24:dff.d
parallel_in[25] => d_flipflop:loop0:25:dff.d
parallel_in[26] => d_flipflop:loop0:26:dff.d
parallel_in[27] => d_flipflop:loop0:27:dff.d
parallel_in[28] => d_flipflop:loop0:28:dff.d
parallel_in[29] => d_flipflop:loop0:29:dff.d
parallel_in[30] => d_flipflop:loop0:30:dff.d
parallel_in[31] => d_flipflop:loop0:31:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
clk => d_flipflop:loop0:8:dff.clk
clk => d_flipflop:loop0:9:dff.clk
clk => d_flipflop:loop0:10:dff.clk
clk => d_flipflop:loop0:11:dff.clk
clk => d_flipflop:loop0:12:dff.clk
clk => d_flipflop:loop0:13:dff.clk
clk => d_flipflop:loop0:14:dff.clk
clk => d_flipflop:loop0:15:dff.clk
clk => d_flipflop:loop0:16:dff.clk
clk => d_flipflop:loop0:17:dff.clk
clk => d_flipflop:loop0:18:dff.clk
clk => d_flipflop:loop0:19:dff.clk
clk => d_flipflop:loop0:20:dff.clk
clk => d_flipflop:loop0:21:dff.clk
clk => d_flipflop:loop0:22:dff.clk
clk => d_flipflop:loop0:23:dff.clk
clk => d_flipflop:loop0:24:dff.clk
clk => d_flipflop:loop0:25:dff.clk
clk => d_flipflop:loop0:26:dff.clk
clk => d_flipflop:loop0:27:dff.clk
clk => d_flipflop:loop0:28:dff.clk
clk => d_flipflop:loop0:29:dff.clk
clk => d_flipflop:loop0:30:dff.clk
clk => d_flipflop:loop0:31:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
preset => d_flipflop:loop0:8:dff.preset
preset => d_flipflop:loop0:9:dff.preset
preset => d_flipflop:loop0:10:dff.preset
preset => d_flipflop:loop0:11:dff.preset
preset => d_flipflop:loop0:12:dff.preset
preset => d_flipflop:loop0:13:dff.preset
preset => d_flipflop:loop0:14:dff.preset
preset => d_flipflop:loop0:15:dff.preset
preset => d_flipflop:loop0:16:dff.preset
preset => d_flipflop:loop0:17:dff.preset
preset => d_flipflop:loop0:18:dff.preset
preset => d_flipflop:loop0:19:dff.preset
preset => d_flipflop:loop0:20:dff.preset
preset => d_flipflop:loop0:21:dff.preset
preset => d_flipflop:loop0:22:dff.preset
preset => d_flipflop:loop0:23:dff.preset
preset => d_flipflop:loop0:24:dff.preset
preset => d_flipflop:loop0:25:dff.preset
preset => d_flipflop:loop0:26:dff.preset
preset => d_flipflop:loop0:27:dff.preset
preset => d_flipflop:loop0:28:dff.preset
preset => d_flipflop:loop0:29:dff.preset
preset => d_flipflop:loop0:30:dff.preset
preset => d_flipflop:loop0:31:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
clear => d_flipflop:loop0:8:dff.clear
clear => d_flipflop:loop0:9:dff.clear
clear => d_flipflop:loop0:10:dff.clear
clear => d_flipflop:loop0:11:dff.clear
clear => d_flipflop:loop0:12:dff.clear
clear => d_flipflop:loop0:13:dff.clear
clear => d_flipflop:loop0:14:dff.clear
clear => d_flipflop:loop0:15:dff.clear
clear => d_flipflop:loop0:16:dff.clear
clear => d_flipflop:loop0:17:dff.clear
clear => d_flipflop:loop0:18:dff.clear
clear => d_flipflop:loop0:19:dff.clear
clear => d_flipflop:loop0:20:dff.clear
clear => d_flipflop:loop0:21:dff.clear
clear => d_flipflop:loop0:22:dff.clear
clear => d_flipflop:loop0:23:dff.clear
clear => d_flipflop:loop0:24:dff.clear
clear => d_flipflop:loop0:25:dff.clear
clear => d_flipflop:loop0:26:dff.clear
clear => d_flipflop:loop0:27:dff.clear
clear => d_flipflop:loop0:28:dff.clear
clear => d_flipflop:loop0:29:dff.clear
clear => d_flipflop:loop0:30:dff.clear
clear => d_flipflop:loop0:31:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q[8] <= d_flipflop:loop0:8:dff.q
q[9] <= d_flipflop:loop0:9:dff.q
q[10] <= d_flipflop:loop0:10:dff.q
q[11] <= d_flipflop:loop0:11:dff.q
q[12] <= d_flipflop:loop0:12:dff.q
q[13] <= d_flipflop:loop0:13:dff.q
q[14] <= d_flipflop:loop0:14:dff.q
q[15] <= d_flipflop:loop0:15:dff.q
q[16] <= d_flipflop:loop0:16:dff.q
q[17] <= d_flipflop:loop0:17:dff.q
q[18] <= d_flipflop:loop0:18:dff.q
q[19] <= d_flipflop:loop0:19:dff.q
q[20] <= d_flipflop:loop0:20:dff.q
q[21] <= d_flipflop:loop0:21:dff.q
q[22] <= d_flipflop:loop0:22:dff.q
q[23] <= d_flipflop:loop0:23:dff.q
q[24] <= d_flipflop:loop0:24:dff.q
q[25] <= d_flipflop:loop0:25:dff.q
q[26] <= d_flipflop:loop0:26:dff.q
q[27] <= d_flipflop:loop0:27:dff.q
q[28] <= d_flipflop:loop0:28:dff.q
q[29] <= d_flipflop:loop0:29:dff.q
q[30] <= d_flipflop:loop0:30:dff.q
q[31] <= d_flipflop:loop0:31:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not
q_not[8] <= d_flipflop:loop0:8:dff.q_not
q_not[9] <= d_flipflop:loop0:9:dff.q_not
q_not[10] <= d_flipflop:loop0:10:dff.q_not
q_not[11] <= d_flipflop:loop0:11:dff.q_not
q_not[12] <= d_flipflop:loop0:12:dff.q_not
q_not[13] <= d_flipflop:loop0:13:dff.q_not
q_not[14] <= d_flipflop:loop0:14:dff.q_not
q_not[15] <= d_flipflop:loop0:15:dff.q_not
q_not[16] <= d_flipflop:loop0:16:dff.q_not
q_not[17] <= d_flipflop:loop0:17:dff.q_not
q_not[18] <= d_flipflop:loop0:18:dff.q_not
q_not[19] <= d_flipflop:loop0:19:dff.q_not
q_not[20] <= d_flipflop:loop0:20:dff.q_not
q_not[21] <= d_flipflop:loop0:21:dff.q_not
q_not[22] <= d_flipflop:loop0:22:dff.q_not
q_not[23] <= d_flipflop:loop0:23:dff.q_not
q_not[24] <= d_flipflop:loop0:24:dff.q_not
q_not[25] <= d_flipflop:loop0:25:dff.q_not
q_not[26] <= d_flipflop:loop0:26:dff.q_not
q_not[27] <= d_flipflop:loop0:27:dff.q_not
q_not[28] <= d_flipflop:loop0:28:dff.q_not
q_not[29] <= d_flipflop:loop0:29:dff.q_not
q_not[30] <= d_flipflop:loop0:30:dff.q_not
q_not[31] <= d_flipflop:loop0:31:dff.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:8:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:8:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:8:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:9:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:9:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:9:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:10:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:10:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:10:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:11:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:11:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:11:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:12:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:12:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:12:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:13:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:13:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:13:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:14:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:14:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:14:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:15:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:15:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:15:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:16:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:16:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:16:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:17:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:17:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:17:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:18:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:18:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:18:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:19:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:19:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:19:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:20:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:20:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:20:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:21:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:21:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:21:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:22:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:22:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:22:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:23:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:23:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:23:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:24:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:24:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:24:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:25:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:25:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:25:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:26:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:26:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:26:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:27:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:27:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:27:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:28:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:28:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:28:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:29:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:29:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:29:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:30:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:30:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:30:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:31:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst13|d_flipflop:\loop0:31:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst13|d_flipflop:\loop0:31:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9
parallel_in[0] => d_flipflop:loop0:0:dff.d
parallel_in[1] => d_flipflop:loop0:1:dff.d
parallel_in[2] => d_flipflop:loop0:2:dff.d
parallel_in[3] => d_flipflop:loop0:3:dff.d
parallel_in[4] => d_flipflop:loop0:4:dff.d
parallel_in[5] => d_flipflop:loop0:5:dff.d
parallel_in[6] => d_flipflop:loop0:6:dff.d
parallel_in[7] => d_flipflop:loop0:7:dff.d
parallel_in[8] => d_flipflop:loop0:8:dff.d
parallel_in[9] => d_flipflop:loop0:9:dff.d
parallel_in[10] => d_flipflop:loop0:10:dff.d
parallel_in[11] => d_flipflop:loop0:11:dff.d
parallel_in[12] => d_flipflop:loop0:12:dff.d
parallel_in[13] => d_flipflop:loop0:13:dff.d
parallel_in[14] => d_flipflop:loop0:14:dff.d
parallel_in[15] => d_flipflop:loop0:15:dff.d
parallel_in[16] => d_flipflop:loop0:16:dff.d
parallel_in[17] => d_flipflop:loop0:17:dff.d
parallel_in[18] => d_flipflop:loop0:18:dff.d
parallel_in[19] => d_flipflop:loop0:19:dff.d
parallel_in[20] => d_flipflop:loop0:20:dff.d
parallel_in[21] => d_flipflop:loop0:21:dff.d
parallel_in[22] => d_flipflop:loop0:22:dff.d
parallel_in[23] => d_flipflop:loop0:23:dff.d
parallel_in[24] => d_flipflop:loop0:24:dff.d
parallel_in[25] => d_flipflop:loop0:25:dff.d
parallel_in[26] => d_flipflop:loop0:26:dff.d
parallel_in[27] => d_flipflop:loop0:27:dff.d
parallel_in[28] => d_flipflop:loop0:28:dff.d
parallel_in[29] => d_flipflop:loop0:29:dff.d
parallel_in[30] => d_flipflop:loop0:30:dff.d
parallel_in[31] => d_flipflop:loop0:31:dff.d
clk => d_flipflop:loop0:0:dff.clk
clk => d_flipflop:loop0:1:dff.clk
clk => d_flipflop:loop0:2:dff.clk
clk => d_flipflop:loop0:3:dff.clk
clk => d_flipflop:loop0:4:dff.clk
clk => d_flipflop:loop0:5:dff.clk
clk => d_flipflop:loop0:6:dff.clk
clk => d_flipflop:loop0:7:dff.clk
clk => d_flipflop:loop0:8:dff.clk
clk => d_flipflop:loop0:9:dff.clk
clk => d_flipflop:loop0:10:dff.clk
clk => d_flipflop:loop0:11:dff.clk
clk => d_flipflop:loop0:12:dff.clk
clk => d_flipflop:loop0:13:dff.clk
clk => d_flipflop:loop0:14:dff.clk
clk => d_flipflop:loop0:15:dff.clk
clk => d_flipflop:loop0:16:dff.clk
clk => d_flipflop:loop0:17:dff.clk
clk => d_flipflop:loop0:18:dff.clk
clk => d_flipflop:loop0:19:dff.clk
clk => d_flipflop:loop0:20:dff.clk
clk => d_flipflop:loop0:21:dff.clk
clk => d_flipflop:loop0:22:dff.clk
clk => d_flipflop:loop0:23:dff.clk
clk => d_flipflop:loop0:24:dff.clk
clk => d_flipflop:loop0:25:dff.clk
clk => d_flipflop:loop0:26:dff.clk
clk => d_flipflop:loop0:27:dff.clk
clk => d_flipflop:loop0:28:dff.clk
clk => d_flipflop:loop0:29:dff.clk
clk => d_flipflop:loop0:30:dff.clk
clk => d_flipflop:loop0:31:dff.clk
preset => d_flipflop:loop0:0:dff.preset
preset => d_flipflop:loop0:1:dff.preset
preset => d_flipflop:loop0:2:dff.preset
preset => d_flipflop:loop0:3:dff.preset
preset => d_flipflop:loop0:4:dff.preset
preset => d_flipflop:loop0:5:dff.preset
preset => d_flipflop:loop0:6:dff.preset
preset => d_flipflop:loop0:7:dff.preset
preset => d_flipflop:loop0:8:dff.preset
preset => d_flipflop:loop0:9:dff.preset
preset => d_flipflop:loop0:10:dff.preset
preset => d_flipflop:loop0:11:dff.preset
preset => d_flipflop:loop0:12:dff.preset
preset => d_flipflop:loop0:13:dff.preset
preset => d_flipflop:loop0:14:dff.preset
preset => d_flipflop:loop0:15:dff.preset
preset => d_flipflop:loop0:16:dff.preset
preset => d_flipflop:loop0:17:dff.preset
preset => d_flipflop:loop0:18:dff.preset
preset => d_flipflop:loop0:19:dff.preset
preset => d_flipflop:loop0:20:dff.preset
preset => d_flipflop:loop0:21:dff.preset
preset => d_flipflop:loop0:22:dff.preset
preset => d_flipflop:loop0:23:dff.preset
preset => d_flipflop:loop0:24:dff.preset
preset => d_flipflop:loop0:25:dff.preset
preset => d_flipflop:loop0:26:dff.preset
preset => d_flipflop:loop0:27:dff.preset
preset => d_flipflop:loop0:28:dff.preset
preset => d_flipflop:loop0:29:dff.preset
preset => d_flipflop:loop0:30:dff.preset
preset => d_flipflop:loop0:31:dff.preset
clear => d_flipflop:loop0:0:dff.clear
clear => d_flipflop:loop0:1:dff.clear
clear => d_flipflop:loop0:2:dff.clear
clear => d_flipflop:loop0:3:dff.clear
clear => d_flipflop:loop0:4:dff.clear
clear => d_flipflop:loop0:5:dff.clear
clear => d_flipflop:loop0:6:dff.clear
clear => d_flipflop:loop0:7:dff.clear
clear => d_flipflop:loop0:8:dff.clear
clear => d_flipflop:loop0:9:dff.clear
clear => d_flipflop:loop0:10:dff.clear
clear => d_flipflop:loop0:11:dff.clear
clear => d_flipflop:loop0:12:dff.clear
clear => d_flipflop:loop0:13:dff.clear
clear => d_flipflop:loop0:14:dff.clear
clear => d_flipflop:loop0:15:dff.clear
clear => d_flipflop:loop0:16:dff.clear
clear => d_flipflop:loop0:17:dff.clear
clear => d_flipflop:loop0:18:dff.clear
clear => d_flipflop:loop0:19:dff.clear
clear => d_flipflop:loop0:20:dff.clear
clear => d_flipflop:loop0:21:dff.clear
clear => d_flipflop:loop0:22:dff.clear
clear => d_flipflop:loop0:23:dff.clear
clear => d_flipflop:loop0:24:dff.clear
clear => d_flipflop:loop0:25:dff.clear
clear => d_flipflop:loop0:26:dff.clear
clear => d_flipflop:loop0:27:dff.clear
clear => d_flipflop:loop0:28:dff.clear
clear => d_flipflop:loop0:29:dff.clear
clear => d_flipflop:loop0:30:dff.clear
clear => d_flipflop:loop0:31:dff.clear
q[0] <= d_flipflop:loop0:0:dff.q
q[1] <= d_flipflop:loop0:1:dff.q
q[2] <= d_flipflop:loop0:2:dff.q
q[3] <= d_flipflop:loop0:3:dff.q
q[4] <= d_flipflop:loop0:4:dff.q
q[5] <= d_flipflop:loop0:5:dff.q
q[6] <= d_flipflop:loop0:6:dff.q
q[7] <= d_flipflop:loop0:7:dff.q
q[8] <= d_flipflop:loop0:8:dff.q
q[9] <= d_flipflop:loop0:9:dff.q
q[10] <= d_flipflop:loop0:10:dff.q
q[11] <= d_flipflop:loop0:11:dff.q
q[12] <= d_flipflop:loop0:12:dff.q
q[13] <= d_flipflop:loop0:13:dff.q
q[14] <= d_flipflop:loop0:14:dff.q
q[15] <= d_flipflop:loop0:15:dff.q
q[16] <= d_flipflop:loop0:16:dff.q
q[17] <= d_flipflop:loop0:17:dff.q
q[18] <= d_flipflop:loop0:18:dff.q
q[19] <= d_flipflop:loop0:19:dff.q
q[20] <= d_flipflop:loop0:20:dff.q
q[21] <= d_flipflop:loop0:21:dff.q
q[22] <= d_flipflop:loop0:22:dff.q
q[23] <= d_flipflop:loop0:23:dff.q
q[24] <= d_flipflop:loop0:24:dff.q
q[25] <= d_flipflop:loop0:25:dff.q
q[26] <= d_flipflop:loop0:26:dff.q
q[27] <= d_flipflop:loop0:27:dff.q
q[28] <= d_flipflop:loop0:28:dff.q
q[29] <= d_flipflop:loop0:29:dff.q
q[30] <= d_flipflop:loop0:30:dff.q
q[31] <= d_flipflop:loop0:31:dff.q
q_not[0] <= d_flipflop:loop0:0:dff.q_not
q_not[1] <= d_flipflop:loop0:1:dff.q_not
q_not[2] <= d_flipflop:loop0:2:dff.q_not
q_not[3] <= d_flipflop:loop0:3:dff.q_not
q_not[4] <= d_flipflop:loop0:4:dff.q_not
q_not[5] <= d_flipflop:loop0:5:dff.q_not
q_not[6] <= d_flipflop:loop0:6:dff.q_not
q_not[7] <= d_flipflop:loop0:7:dff.q_not
q_not[8] <= d_flipflop:loop0:8:dff.q_not
q_not[9] <= d_flipflop:loop0:9:dff.q_not
q_not[10] <= d_flipflop:loop0:10:dff.q_not
q_not[11] <= d_flipflop:loop0:11:dff.q_not
q_not[12] <= d_flipflop:loop0:12:dff.q_not
q_not[13] <= d_flipflop:loop0:13:dff.q_not
q_not[14] <= d_flipflop:loop0:14:dff.q_not
q_not[15] <= d_flipflop:loop0:15:dff.q_not
q_not[16] <= d_flipflop:loop0:16:dff.q_not
q_not[17] <= d_flipflop:loop0:17:dff.q_not
q_not[18] <= d_flipflop:loop0:18:dff.q_not
q_not[19] <= d_flipflop:loop0:19:dff.q_not
q_not[20] <= d_flipflop:loop0:20:dff.q_not
q_not[21] <= d_flipflop:loop0:21:dff.q_not
q_not[22] <= d_flipflop:loop0:22:dff.q_not
q_not[23] <= d_flipflop:loop0:23:dff.q_not
q_not[24] <= d_flipflop:loop0:24:dff.q_not
q_not[25] <= d_flipflop:loop0:25:dff.q_not
q_not[26] <= d_flipflop:loop0:26:dff.q_not
q_not[27] <= d_flipflop:loop0:27:dff.q_not
q_not[28] <= d_flipflop:loop0:28:dff.q_not
q_not[29] <= d_flipflop:loop0:29:dff.q_not
q_not[30] <= d_flipflop:loop0:30:dff.q_not
q_not[31] <= d_flipflop:loop0:31:dff.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:0:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:0:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:0:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:1:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:1:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:1:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:2:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:2:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:2:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:3:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:3:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:3:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:4:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:4:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:4:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:5:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:5:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:5:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:6:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:6:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:6:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:7:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:7:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:7:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:8:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:8:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:8:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:9:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:9:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:9:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:10:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:10:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:10:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:11:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:11:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:11:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:12:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:12:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:12:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:13:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:13:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:13:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:14:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:14:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:14:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:15:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:15:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:15:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:16:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:16:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:16:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:17:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:17:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:17:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:18:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:18:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:18:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:19:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:19:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:19:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:20:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:20:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:20:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:21:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:21:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:21:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:22:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:22:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:22:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:23:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:23:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:23:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:24:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:24:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:24:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:25:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:25:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:25:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:26:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:26:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:26:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:27:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:27:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:27:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:28:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:28:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:28:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:29:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:29:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:29:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:30:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:30:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:30:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:31:dff
d => d_latch:master.d
clk => d_latch:slave.en
clk => d_latch:master.en
preset => d_latch:master.preset_not
preset => d_latch:slave.preset_not
clear => d_latch:master.clear_not
clear => d_latch:slave.clear_not
q <= d_latch:slave.q
q_not <= d_latch:slave.q_not


|top_level|nBit_reg:inst9|d_flipflop:\loop0:31:dff|d_latch:master
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|nBit_reg:inst9|d_flipflop:\loop0:31:dff|d_latch:slave
d => q_t.DATAIN
preset_not => q_t.IN0
clear_not => q_t.IN1
clear_not => q_t.ACLR
en => q_t.CLK
q <= q_t.DB_MAX_OUTPUT_PORT_TYPE
q_not <= q_t.DB_MAX_OUTPUT_PORT_TYPE


|top_level|IF_PC_inc:inst
PC[0] => nbit_inc1:PC_inc_adder.a[0]
PC[1] => nbit_inc1:PC_inc_adder.a[1]
PC[2] => nbit_inc1:PC_inc_adder.a[2]
PC[3] => nbit_inc1:PC_inc_adder.a[3]
PC[4] => nbit_inc1:PC_inc_adder.a[4]
PC[5] => nbit_inc1:PC_inc_adder.a[5]
PC[6] => nbit_inc1:PC_inc_adder.a[6]
PC[7] => nbit_inc1:PC_inc_adder.a[7]
PC[8] => nbit_inc1:PC_inc_adder.a[8]
PC[9] => nbit_inc1:PC_inc_adder.a[9]
PC[10] => nbit_inc1:PC_inc_adder.a[10]
PC[11] => nbit_inc1:PC_inc_adder.a[11]
PC[12] => nbit_inc1:PC_inc_adder.a[12]
PC[13] => nbit_inc1:PC_inc_adder.a[13]
PC[14] => nbit_inc1:PC_inc_adder.a[14]
PC[15] => nbit_inc1:PC_inc_adder.a[15]
PC[16] => nbit_inc1:PC_inc_adder.a[16]
PC[17] => nbit_inc1:PC_inc_adder.a[17]
PC[18] => nbit_inc1:PC_inc_adder.a[18]
PC[19] => nbit_inc1:PC_inc_adder.a[19]
PC[20] => nbit_inc1:PC_inc_adder.a[20]
PC[21] => nbit_inc1:PC_inc_adder.a[21]
PC[22] => nbit_inc1:PC_inc_adder.a[22]
PC[23] => nbit_inc1:PC_inc_adder.a[23]
PC[24] => nbit_inc1:PC_inc_adder.a[24]
PC[25] => nbit_inc1:PC_inc_adder.a[25]
PC[26] => nbit_inc1:PC_inc_adder.a[26]
PC[27] => nbit_inc1:PC_inc_adder.a[27]
PC[28] => nbit_inc1:PC_inc_adder.a[28]
PC[29] => nbit_inc1:PC_inc_adder.a[29]
PC[30] => nbit_inc1:PC_inc_adder.a[30]
PC[31] => nbit_inc1:PC_inc_adder.a[31]
PC_inc[0] <= nbit_inc1:PC_inc_adder.a_inc1[0]
PC_inc[1] <= nbit_inc1:PC_inc_adder.a_inc1[1]
PC_inc[2] <= nbit_inc1:PC_inc_adder.a_inc1[2]
PC_inc[3] <= nbit_inc1:PC_inc_adder.a_inc1[3]
PC_inc[4] <= nbit_inc1:PC_inc_adder.a_inc1[4]
PC_inc[5] <= nbit_inc1:PC_inc_adder.a_inc1[5]
PC_inc[6] <= nbit_inc1:PC_inc_adder.a_inc1[6]
PC_inc[7] <= nbit_inc1:PC_inc_adder.a_inc1[7]
PC_inc[8] <= nbit_inc1:PC_inc_adder.a_inc1[8]
PC_inc[9] <= nbit_inc1:PC_inc_adder.a_inc1[9]
PC_inc[10] <= nbit_inc1:PC_inc_adder.a_inc1[10]
PC_inc[11] <= nbit_inc1:PC_inc_adder.a_inc1[11]
PC_inc[12] <= nbit_inc1:PC_inc_adder.a_inc1[12]
PC_inc[13] <= nbit_inc1:PC_inc_adder.a_inc1[13]
PC_inc[14] <= nbit_inc1:PC_inc_adder.a_inc1[14]
PC_inc[15] <= nbit_inc1:PC_inc_adder.a_inc1[15]
PC_inc[16] <= nbit_inc1:PC_inc_adder.a_inc1[16]
PC_inc[17] <= nbit_inc1:PC_inc_adder.a_inc1[17]
PC_inc[18] <= nbit_inc1:PC_inc_adder.a_inc1[18]
PC_inc[19] <= nbit_inc1:PC_inc_adder.a_inc1[19]
PC_inc[20] <= nbit_inc1:PC_inc_adder.a_inc1[20]
PC_inc[21] <= nbit_inc1:PC_inc_adder.a_inc1[21]
PC_inc[22] <= nbit_inc1:PC_inc_adder.a_inc1[22]
PC_inc[23] <= nbit_inc1:PC_inc_adder.a_inc1[23]
PC_inc[24] <= nbit_inc1:PC_inc_adder.a_inc1[24]
PC_inc[25] <= nbit_inc1:PC_inc_adder.a_inc1[25]
PC_inc[26] <= nbit_inc1:PC_inc_adder.a_inc1[26]
PC_inc[27] <= nbit_inc1:PC_inc_adder.a_inc1[27]
PC_inc[28] <= nbit_inc1:PC_inc_adder.a_inc1[28]
PC_inc[29] <= nbit_inc1:PC_inc_adder.a_inc1[29]
PC_inc[30] <= nbit_inc1:PC_inc_adder.a_inc1[30]
PC_inc[31] <= nbit_inc1:PC_inc_adder.a_inc1[31]


|top_level|IF_PC_inc:inst|nBit_inc1:PC_inc_adder
a[0] => a_inc1.IN0
a[0] => WideAnd0.IN0
a[0] => WideAnd1.IN0
a[0] => WideAnd2.IN0
a[0] => WideAnd3.IN0
a[0] => WideAnd4.IN0
a[0] => WideAnd5.IN0
a[0] => WideAnd6.IN0
a[0] => WideAnd7.IN0
a[0] => WideAnd8.IN0
a[0] => WideAnd9.IN0
a[0] => WideAnd10.IN0
a[0] => WideAnd11.IN0
a[0] => WideAnd12.IN0
a[0] => WideAnd13.IN0
a[0] => WideAnd14.IN0
a[0] => WideAnd15.IN0
a[0] => WideAnd16.IN0
a[0] => WideAnd17.IN0
a[0] => WideAnd18.IN0
a[0] => WideAnd19.IN0
a[0] => WideAnd20.IN0
a[0] => WideAnd21.IN0
a[0] => WideAnd22.IN0
a[0] => WideAnd23.IN0
a[0] => WideAnd24.IN0
a[0] => WideAnd25.IN0
a[0] => WideAnd26.IN0
a[0] => WideAnd27.IN0
a[0] => WideAnd28.IN0
a[0] => WideAnd29.IN0
a[0] => a_inc1[0].DATAIN
a[1] => a_inc1.IN1
a[1] => WideAnd0.IN1
a[1] => WideAnd1.IN1
a[1] => WideAnd2.IN1
a[1] => WideAnd3.IN1
a[1] => WideAnd4.IN1
a[1] => WideAnd5.IN1
a[1] => WideAnd6.IN1
a[1] => WideAnd7.IN1
a[1] => WideAnd8.IN1
a[1] => WideAnd9.IN1
a[1] => WideAnd10.IN1
a[1] => WideAnd11.IN1
a[1] => WideAnd12.IN1
a[1] => WideAnd13.IN1
a[1] => WideAnd14.IN1
a[1] => WideAnd15.IN1
a[1] => WideAnd16.IN1
a[1] => WideAnd17.IN1
a[1] => WideAnd18.IN1
a[1] => WideAnd19.IN1
a[1] => WideAnd20.IN1
a[1] => WideAnd21.IN1
a[1] => WideAnd22.IN1
a[1] => WideAnd23.IN1
a[1] => WideAnd24.IN1
a[1] => WideAnd25.IN1
a[1] => WideAnd26.IN1
a[1] => WideAnd27.IN1
a[1] => WideAnd28.IN1
a[1] => WideAnd29.IN1
a[2] => a_inc1.IN1
a[2] => WideAnd1.IN2
a[2] => WideAnd2.IN2
a[2] => WideAnd3.IN2
a[2] => WideAnd4.IN2
a[2] => WideAnd5.IN2
a[2] => WideAnd6.IN2
a[2] => WideAnd7.IN2
a[2] => WideAnd8.IN2
a[2] => WideAnd9.IN2
a[2] => WideAnd10.IN2
a[2] => WideAnd11.IN2
a[2] => WideAnd12.IN2
a[2] => WideAnd13.IN2
a[2] => WideAnd14.IN2
a[2] => WideAnd15.IN2
a[2] => WideAnd16.IN2
a[2] => WideAnd17.IN2
a[2] => WideAnd18.IN2
a[2] => WideAnd19.IN2
a[2] => WideAnd20.IN2
a[2] => WideAnd21.IN2
a[2] => WideAnd22.IN2
a[2] => WideAnd23.IN2
a[2] => WideAnd24.IN2
a[2] => WideAnd25.IN2
a[2] => WideAnd26.IN2
a[2] => WideAnd27.IN2
a[2] => WideAnd28.IN2
a[2] => WideAnd29.IN2
a[3] => a_inc1.IN1
a[3] => WideAnd2.IN3
a[3] => WideAnd3.IN3
a[3] => WideAnd4.IN3
a[3] => WideAnd5.IN3
a[3] => WideAnd6.IN3
a[3] => WideAnd7.IN3
a[3] => WideAnd8.IN3
a[3] => WideAnd9.IN3
a[3] => WideAnd10.IN3
a[3] => WideAnd11.IN3
a[3] => WideAnd12.IN3
a[3] => WideAnd13.IN3
a[3] => WideAnd14.IN3
a[3] => WideAnd15.IN3
a[3] => WideAnd16.IN3
a[3] => WideAnd17.IN3
a[3] => WideAnd18.IN3
a[3] => WideAnd19.IN3
a[3] => WideAnd20.IN3
a[3] => WideAnd21.IN3
a[3] => WideAnd22.IN3
a[3] => WideAnd23.IN3
a[3] => WideAnd24.IN3
a[3] => WideAnd25.IN3
a[3] => WideAnd26.IN3
a[3] => WideAnd27.IN3
a[3] => WideAnd28.IN3
a[3] => WideAnd29.IN3
a[4] => a_inc1.IN1
a[4] => WideAnd3.IN4
a[4] => WideAnd4.IN4
a[4] => WideAnd5.IN4
a[4] => WideAnd6.IN4
a[4] => WideAnd7.IN4
a[4] => WideAnd8.IN4
a[4] => WideAnd9.IN4
a[4] => WideAnd10.IN4
a[4] => WideAnd11.IN4
a[4] => WideAnd12.IN4
a[4] => WideAnd13.IN4
a[4] => WideAnd14.IN4
a[4] => WideAnd15.IN4
a[4] => WideAnd16.IN4
a[4] => WideAnd17.IN4
a[4] => WideAnd18.IN4
a[4] => WideAnd19.IN4
a[4] => WideAnd20.IN4
a[4] => WideAnd21.IN4
a[4] => WideAnd22.IN4
a[4] => WideAnd23.IN4
a[4] => WideAnd24.IN4
a[4] => WideAnd25.IN4
a[4] => WideAnd26.IN4
a[4] => WideAnd27.IN4
a[4] => WideAnd28.IN4
a[4] => WideAnd29.IN4
a[5] => a_inc1.IN1
a[5] => WideAnd4.IN5
a[5] => WideAnd5.IN5
a[5] => WideAnd6.IN5
a[5] => WideAnd7.IN5
a[5] => WideAnd8.IN5
a[5] => WideAnd9.IN5
a[5] => WideAnd10.IN5
a[5] => WideAnd11.IN5
a[5] => WideAnd12.IN5
a[5] => WideAnd13.IN5
a[5] => WideAnd14.IN5
a[5] => WideAnd15.IN5
a[5] => WideAnd16.IN5
a[5] => WideAnd17.IN5
a[5] => WideAnd18.IN5
a[5] => WideAnd19.IN5
a[5] => WideAnd20.IN5
a[5] => WideAnd21.IN5
a[5] => WideAnd22.IN5
a[5] => WideAnd23.IN5
a[5] => WideAnd24.IN5
a[5] => WideAnd25.IN5
a[5] => WideAnd26.IN5
a[5] => WideAnd27.IN5
a[5] => WideAnd28.IN5
a[5] => WideAnd29.IN5
a[6] => a_inc1.IN1
a[6] => WideAnd5.IN6
a[6] => WideAnd6.IN6
a[6] => WideAnd7.IN6
a[6] => WideAnd8.IN6
a[6] => WideAnd9.IN6
a[6] => WideAnd10.IN6
a[6] => WideAnd11.IN6
a[6] => WideAnd12.IN6
a[6] => WideAnd13.IN6
a[6] => WideAnd14.IN6
a[6] => WideAnd15.IN6
a[6] => WideAnd16.IN6
a[6] => WideAnd17.IN6
a[6] => WideAnd18.IN6
a[6] => WideAnd19.IN6
a[6] => WideAnd20.IN6
a[6] => WideAnd21.IN6
a[6] => WideAnd22.IN6
a[6] => WideAnd23.IN6
a[6] => WideAnd24.IN6
a[6] => WideAnd25.IN6
a[6] => WideAnd26.IN6
a[6] => WideAnd27.IN6
a[6] => WideAnd28.IN6
a[6] => WideAnd29.IN6
a[7] => a_inc1.IN1
a[7] => WideAnd6.IN7
a[7] => WideAnd7.IN7
a[7] => WideAnd8.IN7
a[7] => WideAnd9.IN7
a[7] => WideAnd10.IN7
a[7] => WideAnd11.IN7
a[7] => WideAnd12.IN7
a[7] => WideAnd13.IN7
a[7] => WideAnd14.IN7
a[7] => WideAnd15.IN7
a[7] => WideAnd16.IN7
a[7] => WideAnd17.IN7
a[7] => WideAnd18.IN7
a[7] => WideAnd19.IN7
a[7] => WideAnd20.IN7
a[7] => WideAnd21.IN7
a[7] => WideAnd22.IN7
a[7] => WideAnd23.IN7
a[7] => WideAnd24.IN7
a[7] => WideAnd25.IN7
a[7] => WideAnd26.IN7
a[7] => WideAnd27.IN7
a[7] => WideAnd28.IN7
a[7] => WideAnd29.IN7
a[8] => a_inc1.IN1
a[8] => WideAnd7.IN8
a[8] => WideAnd8.IN8
a[8] => WideAnd9.IN8
a[8] => WideAnd10.IN8
a[8] => WideAnd11.IN8
a[8] => WideAnd12.IN8
a[8] => WideAnd13.IN8
a[8] => WideAnd14.IN8
a[8] => WideAnd15.IN8
a[8] => WideAnd16.IN8
a[8] => WideAnd17.IN8
a[8] => WideAnd18.IN8
a[8] => WideAnd19.IN8
a[8] => WideAnd20.IN8
a[8] => WideAnd21.IN8
a[8] => WideAnd22.IN8
a[8] => WideAnd23.IN8
a[8] => WideAnd24.IN8
a[8] => WideAnd25.IN8
a[8] => WideAnd26.IN8
a[8] => WideAnd27.IN8
a[8] => WideAnd28.IN8
a[8] => WideAnd29.IN8
a[9] => a_inc1.IN1
a[9] => WideAnd8.IN9
a[9] => WideAnd9.IN9
a[9] => WideAnd10.IN9
a[9] => WideAnd11.IN9
a[9] => WideAnd12.IN9
a[9] => WideAnd13.IN9
a[9] => WideAnd14.IN9
a[9] => WideAnd15.IN9
a[9] => WideAnd16.IN9
a[9] => WideAnd17.IN9
a[9] => WideAnd18.IN9
a[9] => WideAnd19.IN9
a[9] => WideAnd20.IN9
a[9] => WideAnd21.IN9
a[9] => WideAnd22.IN9
a[9] => WideAnd23.IN9
a[9] => WideAnd24.IN9
a[9] => WideAnd25.IN9
a[9] => WideAnd26.IN9
a[9] => WideAnd27.IN9
a[9] => WideAnd28.IN9
a[9] => WideAnd29.IN9
a[10] => a_inc1.IN1
a[10] => WideAnd9.IN10
a[10] => WideAnd10.IN10
a[10] => WideAnd11.IN10
a[10] => WideAnd12.IN10
a[10] => WideAnd13.IN10
a[10] => WideAnd14.IN10
a[10] => WideAnd15.IN10
a[10] => WideAnd16.IN10
a[10] => WideAnd17.IN10
a[10] => WideAnd18.IN10
a[10] => WideAnd19.IN10
a[10] => WideAnd20.IN10
a[10] => WideAnd21.IN10
a[10] => WideAnd22.IN10
a[10] => WideAnd23.IN10
a[10] => WideAnd24.IN10
a[10] => WideAnd25.IN10
a[10] => WideAnd26.IN10
a[10] => WideAnd27.IN10
a[10] => WideAnd28.IN10
a[10] => WideAnd29.IN10
a[11] => a_inc1.IN1
a[11] => WideAnd10.IN11
a[11] => WideAnd11.IN11
a[11] => WideAnd12.IN11
a[11] => WideAnd13.IN11
a[11] => WideAnd14.IN11
a[11] => WideAnd15.IN11
a[11] => WideAnd16.IN11
a[11] => WideAnd17.IN11
a[11] => WideAnd18.IN11
a[11] => WideAnd19.IN11
a[11] => WideAnd20.IN11
a[11] => WideAnd21.IN11
a[11] => WideAnd22.IN11
a[11] => WideAnd23.IN11
a[11] => WideAnd24.IN11
a[11] => WideAnd25.IN11
a[11] => WideAnd26.IN11
a[11] => WideAnd27.IN11
a[11] => WideAnd28.IN11
a[11] => WideAnd29.IN11
a[12] => a_inc1.IN1
a[12] => WideAnd11.IN12
a[12] => WideAnd12.IN12
a[12] => WideAnd13.IN12
a[12] => WideAnd14.IN12
a[12] => WideAnd15.IN12
a[12] => WideAnd16.IN12
a[12] => WideAnd17.IN12
a[12] => WideAnd18.IN12
a[12] => WideAnd19.IN12
a[12] => WideAnd20.IN12
a[12] => WideAnd21.IN12
a[12] => WideAnd22.IN12
a[12] => WideAnd23.IN12
a[12] => WideAnd24.IN12
a[12] => WideAnd25.IN12
a[12] => WideAnd26.IN12
a[12] => WideAnd27.IN12
a[12] => WideAnd28.IN12
a[12] => WideAnd29.IN12
a[13] => a_inc1.IN1
a[13] => WideAnd12.IN13
a[13] => WideAnd13.IN13
a[13] => WideAnd14.IN13
a[13] => WideAnd15.IN13
a[13] => WideAnd16.IN13
a[13] => WideAnd17.IN13
a[13] => WideAnd18.IN13
a[13] => WideAnd19.IN13
a[13] => WideAnd20.IN13
a[13] => WideAnd21.IN13
a[13] => WideAnd22.IN13
a[13] => WideAnd23.IN13
a[13] => WideAnd24.IN13
a[13] => WideAnd25.IN13
a[13] => WideAnd26.IN13
a[13] => WideAnd27.IN13
a[13] => WideAnd28.IN13
a[13] => WideAnd29.IN13
a[14] => a_inc1.IN1
a[14] => WideAnd13.IN14
a[14] => WideAnd14.IN14
a[14] => WideAnd15.IN14
a[14] => WideAnd16.IN14
a[14] => WideAnd17.IN14
a[14] => WideAnd18.IN14
a[14] => WideAnd19.IN14
a[14] => WideAnd20.IN14
a[14] => WideAnd21.IN14
a[14] => WideAnd22.IN14
a[14] => WideAnd23.IN14
a[14] => WideAnd24.IN14
a[14] => WideAnd25.IN14
a[14] => WideAnd26.IN14
a[14] => WideAnd27.IN14
a[14] => WideAnd28.IN14
a[14] => WideAnd29.IN14
a[15] => a_inc1.IN1
a[15] => WideAnd14.IN15
a[15] => WideAnd15.IN15
a[15] => WideAnd16.IN15
a[15] => WideAnd17.IN15
a[15] => WideAnd18.IN15
a[15] => WideAnd19.IN15
a[15] => WideAnd20.IN15
a[15] => WideAnd21.IN15
a[15] => WideAnd22.IN15
a[15] => WideAnd23.IN15
a[15] => WideAnd24.IN15
a[15] => WideAnd25.IN15
a[15] => WideAnd26.IN15
a[15] => WideAnd27.IN15
a[15] => WideAnd28.IN15
a[15] => WideAnd29.IN15
a[16] => a_inc1.IN1
a[16] => WideAnd15.IN16
a[16] => WideAnd16.IN16
a[16] => WideAnd17.IN16
a[16] => WideAnd18.IN16
a[16] => WideAnd19.IN16
a[16] => WideAnd20.IN16
a[16] => WideAnd21.IN16
a[16] => WideAnd22.IN16
a[16] => WideAnd23.IN16
a[16] => WideAnd24.IN16
a[16] => WideAnd25.IN16
a[16] => WideAnd26.IN16
a[16] => WideAnd27.IN16
a[16] => WideAnd28.IN16
a[16] => WideAnd29.IN16
a[17] => a_inc1.IN1
a[17] => WideAnd16.IN17
a[17] => WideAnd17.IN17
a[17] => WideAnd18.IN17
a[17] => WideAnd19.IN17
a[17] => WideAnd20.IN17
a[17] => WideAnd21.IN17
a[17] => WideAnd22.IN17
a[17] => WideAnd23.IN17
a[17] => WideAnd24.IN17
a[17] => WideAnd25.IN17
a[17] => WideAnd26.IN17
a[17] => WideAnd27.IN17
a[17] => WideAnd28.IN17
a[17] => WideAnd29.IN17
a[18] => a_inc1.IN1
a[18] => WideAnd17.IN18
a[18] => WideAnd18.IN18
a[18] => WideAnd19.IN18
a[18] => WideAnd20.IN18
a[18] => WideAnd21.IN18
a[18] => WideAnd22.IN18
a[18] => WideAnd23.IN18
a[18] => WideAnd24.IN18
a[18] => WideAnd25.IN18
a[18] => WideAnd26.IN18
a[18] => WideAnd27.IN18
a[18] => WideAnd28.IN18
a[18] => WideAnd29.IN18
a[19] => a_inc1.IN1
a[19] => WideAnd18.IN19
a[19] => WideAnd19.IN19
a[19] => WideAnd20.IN19
a[19] => WideAnd21.IN19
a[19] => WideAnd22.IN19
a[19] => WideAnd23.IN19
a[19] => WideAnd24.IN19
a[19] => WideAnd25.IN19
a[19] => WideAnd26.IN19
a[19] => WideAnd27.IN19
a[19] => WideAnd28.IN19
a[19] => WideAnd29.IN19
a[20] => a_inc1.IN1
a[20] => WideAnd19.IN20
a[20] => WideAnd20.IN20
a[20] => WideAnd21.IN20
a[20] => WideAnd22.IN20
a[20] => WideAnd23.IN20
a[20] => WideAnd24.IN20
a[20] => WideAnd25.IN20
a[20] => WideAnd26.IN20
a[20] => WideAnd27.IN20
a[20] => WideAnd28.IN20
a[20] => WideAnd29.IN20
a[21] => a_inc1.IN1
a[21] => WideAnd20.IN21
a[21] => WideAnd21.IN21
a[21] => WideAnd22.IN21
a[21] => WideAnd23.IN21
a[21] => WideAnd24.IN21
a[21] => WideAnd25.IN21
a[21] => WideAnd26.IN21
a[21] => WideAnd27.IN21
a[21] => WideAnd28.IN21
a[21] => WideAnd29.IN21
a[22] => a_inc1.IN1
a[22] => WideAnd21.IN22
a[22] => WideAnd22.IN22
a[22] => WideAnd23.IN22
a[22] => WideAnd24.IN22
a[22] => WideAnd25.IN22
a[22] => WideAnd26.IN22
a[22] => WideAnd27.IN22
a[22] => WideAnd28.IN22
a[22] => WideAnd29.IN22
a[23] => a_inc1.IN1
a[23] => WideAnd22.IN23
a[23] => WideAnd23.IN23
a[23] => WideAnd24.IN23
a[23] => WideAnd25.IN23
a[23] => WideAnd26.IN23
a[23] => WideAnd27.IN23
a[23] => WideAnd28.IN23
a[23] => WideAnd29.IN23
a[24] => a_inc1.IN1
a[24] => WideAnd23.IN24
a[24] => WideAnd24.IN24
a[24] => WideAnd25.IN24
a[24] => WideAnd26.IN24
a[24] => WideAnd27.IN24
a[24] => WideAnd28.IN24
a[24] => WideAnd29.IN24
a[25] => a_inc1.IN1
a[25] => WideAnd24.IN25
a[25] => WideAnd25.IN25
a[25] => WideAnd26.IN25
a[25] => WideAnd27.IN25
a[25] => WideAnd28.IN25
a[25] => WideAnd29.IN25
a[26] => a_inc1.IN1
a[26] => WideAnd25.IN26
a[26] => WideAnd26.IN26
a[26] => WideAnd27.IN26
a[26] => WideAnd28.IN26
a[26] => WideAnd29.IN26
a[27] => a_inc1.IN1
a[27] => WideAnd26.IN27
a[27] => WideAnd27.IN27
a[27] => WideAnd28.IN27
a[27] => WideAnd29.IN27
a[28] => a_inc1.IN1
a[28] => WideAnd27.IN28
a[28] => WideAnd28.IN28
a[28] => WideAnd29.IN28
a[29] => a_inc1.IN1
a[29] => WideAnd28.IN29
a[29] => WideAnd29.IN29
a[30] => a_inc1.IN1
a[30] => WideAnd29.IN30
a[31] => a_inc1.IN1
a_inc1[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
a_inc1[1] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[2] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[3] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[4] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[5] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[6] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[7] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[8] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[9] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[10] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[11] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[12] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[13] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[14] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[15] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[16] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[17] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[18] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[19] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[20] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[21] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[22] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[23] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[24] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[25] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[26] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[27] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[28] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[29] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[30] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE
a_inc1[31] <= a_inc1.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3
sel[0] => mux_2powmbits:loop0:0:mux_i.sel[0]
sel[0] => mux_2powmbits:loop0:1:mux_i.sel[0]
sel[0] => mux_2powmbits:loop0:2:mux_i.sel[0]
sel[0] => mux_2powmbits:loop0:3:mux_i.sel[0]
sel[0] => mux_2powmbits:loop0:4:mux_i.sel[0]
sel[0] => mux_2powmbits:loop0:5:mux_i.sel[0]
sel[0] => mux_2powmbits:loop0:6:mux_i.sel[0]
sel[0] => mux_2powmbits:loop0:7:mux_i.sel[0]
sel[1] => mux_2powmbits:loop0:0:mux_i.sel[1]
sel[1] => mux_2powmbits:loop0:1:mux_i.sel[1]
sel[1] => mux_2powmbits:loop0:2:mux_i.sel[1]
sel[1] => mux_2powmbits:loop0:3:mux_i.sel[1]
sel[1] => mux_2powmbits:loop0:4:mux_i.sel[1]
sel[1] => mux_2powmbits:loop0:5:mux_i.sel[1]
sel[1] => mux_2powmbits:loop0:6:mux_i.sel[1]
sel[1] => mux_2powmbits:loop0:7:mux_i.sel[1]
sel[2] => mux_2powmbits:loop0:0:mux_i.sel[2]
sel[2] => mux_2powmbits:loop0:1:mux_i.sel[2]
sel[2] => mux_2powmbits:loop0:2:mux_i.sel[2]
sel[2] => mux_2powmbits:loop0:3:mux_i.sel[2]
sel[2] => mux_2powmbits:loop0:4:mux_i.sel[2]
sel[2] => mux_2powmbits:loop0:5:mux_i.sel[2]
sel[2] => mux_2powmbits:loop0:6:mux_i.sel[2]
sel[2] => mux_2powmbits:loop0:7:mux_i.sel[2]
inp0[0] => mux_2powmbits:loop0:0:mux_i.inp[0]
inp0[1] => mux_2powmbits:loop0:1:mux_i.inp[0]
inp0[2] => mux_2powmbits:loop0:2:mux_i.inp[0]
inp0[3] => mux_2powmbits:loop0:3:mux_i.inp[0]
inp0[4] => mux_2powmbits:loop0:4:mux_i.inp[0]
inp0[5] => mux_2powmbits:loop0:5:mux_i.inp[0]
inp0[6] => mux_2powmbits:loop0:6:mux_i.inp[0]
inp0[7] => mux_2powmbits:loop0:7:mux_i.inp[0]
inp1[0] => mux_2powmbits:loop0:0:mux_i.inp[1]
inp1[1] => mux_2powmbits:loop0:1:mux_i.inp[1]
inp1[2] => mux_2powmbits:loop0:2:mux_i.inp[1]
inp1[3] => mux_2powmbits:loop0:3:mux_i.inp[1]
inp1[4] => mux_2powmbits:loop0:4:mux_i.inp[1]
inp1[5] => mux_2powmbits:loop0:5:mux_i.inp[1]
inp1[6] => mux_2powmbits:loop0:6:mux_i.inp[1]
inp1[7] => mux_2powmbits:loop0:7:mux_i.inp[1]
inp2[0] => mux_2powmbits:loop0:0:mux_i.inp[2]
inp2[1] => mux_2powmbits:loop0:1:mux_i.inp[2]
inp2[2] => mux_2powmbits:loop0:2:mux_i.inp[2]
inp2[3] => mux_2powmbits:loop0:3:mux_i.inp[2]
inp2[4] => mux_2powmbits:loop0:4:mux_i.inp[2]
inp2[5] => mux_2powmbits:loop0:5:mux_i.inp[2]
inp2[6] => mux_2powmbits:loop0:6:mux_i.inp[2]
inp2[7] => mux_2powmbits:loop0:7:mux_i.inp[2]
inp3[0] => mux_2powmbits:loop0:0:mux_i.inp[3]
inp3[1] => mux_2powmbits:loop0:1:mux_i.inp[3]
inp3[2] => mux_2powmbits:loop0:2:mux_i.inp[3]
inp3[3] => mux_2powmbits:loop0:3:mux_i.inp[3]
inp3[4] => mux_2powmbits:loop0:4:mux_i.inp[3]
inp3[5] => mux_2powmbits:loop0:5:mux_i.inp[3]
inp3[6] => mux_2powmbits:loop0:6:mux_i.inp[3]
inp3[7] => mux_2powmbits:loop0:7:mux_i.inp[3]
inp4[0] => mux_2powmbits:loop0:0:mux_i.inp[4]
inp4[1] => mux_2powmbits:loop0:1:mux_i.inp[4]
inp4[2] => mux_2powmbits:loop0:2:mux_i.inp[4]
inp4[3] => mux_2powmbits:loop0:3:mux_i.inp[4]
inp4[4] => mux_2powmbits:loop0:4:mux_i.inp[4]
inp4[5] => mux_2powmbits:loop0:5:mux_i.inp[4]
inp4[6] => mux_2powmbits:loop0:6:mux_i.inp[4]
inp4[7] => mux_2powmbits:loop0:7:mux_i.inp[4]
inp5[0] => mux_2powmbits:loop0:0:mux_i.inp[5]
inp5[1] => mux_2powmbits:loop0:1:mux_i.inp[5]
inp5[2] => mux_2powmbits:loop0:2:mux_i.inp[5]
inp5[3] => mux_2powmbits:loop0:3:mux_i.inp[5]
inp5[4] => mux_2powmbits:loop0:4:mux_i.inp[5]
inp5[5] => mux_2powmbits:loop0:5:mux_i.inp[5]
inp5[6] => mux_2powmbits:loop0:6:mux_i.inp[5]
inp5[7] => mux_2powmbits:loop0:7:mux_i.inp[5]
inp6[0] => mux_2powmbits:loop0:0:mux_i.inp[6]
inp6[1] => mux_2powmbits:loop0:1:mux_i.inp[6]
inp6[2] => mux_2powmbits:loop0:2:mux_i.inp[6]
inp6[3] => mux_2powmbits:loop0:3:mux_i.inp[6]
inp6[4] => mux_2powmbits:loop0:4:mux_i.inp[6]
inp6[5] => mux_2powmbits:loop0:5:mux_i.inp[6]
inp6[6] => mux_2powmbits:loop0:6:mux_i.inp[6]
inp6[7] => mux_2powmbits:loop0:7:mux_i.inp[6]
inp7[0] => mux_2powmbits:loop0:0:mux_i.inp[7]
inp7[1] => mux_2powmbits:loop0:1:mux_i.inp[7]
inp7[2] => mux_2powmbits:loop0:2:mux_i.inp[7]
inp7[3] => mux_2powmbits:loop0:3:mux_i.inp[7]
inp7[4] => mux_2powmbits:loop0:4:mux_i.inp[7]
inp7[5] => mux_2powmbits:loop0:5:mux_i.inp[7]
inp7[6] => mux_2powmbits:loop0:6:mux_i.inp[7]
inp7[7] => mux_2powmbits:loop0:7:mux_i.inp[7]
outp[0] <= mux_2powmbits:loop0:0:mux_i.outp
outp[1] <= mux_2powmbits:loop0:1:mux_i.outp
outp[2] <= mux_2powmbits:loop0:2:mux_i.outp
outp[3] <= mux_2powmbits:loop0:3:mux_i.outp
outp[4] <= mux_2powmbits:loop0:4:mux_i.outp
outp[5] <= mux_2powmbits:loop0:5:mux_i.outp
outp[6] <= mux_2powmbits:loop0:6:mux_i.outp
outp[7] <= mux_2powmbits:loop0:7:mux_i.outp


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:0:mux_i
sel[0] => nbit_decoder:dec.inp[0]
sel[1] => nbit_decoder:dec.inp[1]
sel[2] => nbit_decoder:dec.inp[2]
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:0:mux_i|nBit_decoder:dec
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:0:mux_i|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:0:mux_i|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:0:mux_i|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:0:mux_i|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:0:mux_i|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:0:mux_i|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:0:mux_i|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:0:mux_i|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:1:mux_i
sel[0] => nbit_decoder:dec.inp[0]
sel[1] => nbit_decoder:dec.inp[1]
sel[2] => nbit_decoder:dec.inp[2]
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:1:mux_i|nBit_decoder:dec
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:1:mux_i|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:1:mux_i|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:1:mux_i|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:1:mux_i|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:1:mux_i|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:1:mux_i|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:1:mux_i|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:1:mux_i|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:2:mux_i
sel[0] => nbit_decoder:dec.inp[0]
sel[1] => nbit_decoder:dec.inp[1]
sel[2] => nbit_decoder:dec.inp[2]
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:2:mux_i|nBit_decoder:dec
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:2:mux_i|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:2:mux_i|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:2:mux_i|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:2:mux_i|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:2:mux_i|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:2:mux_i|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:2:mux_i|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:2:mux_i|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:3:mux_i
sel[0] => nbit_decoder:dec.inp[0]
sel[1] => nbit_decoder:dec.inp[1]
sel[2] => nbit_decoder:dec.inp[2]
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:3:mux_i|nBit_decoder:dec
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:3:mux_i|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:3:mux_i|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:3:mux_i|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:3:mux_i|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:3:mux_i|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:3:mux_i|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:3:mux_i|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:3:mux_i|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:4:mux_i
sel[0] => nbit_decoder:dec.inp[0]
sel[1] => nbit_decoder:dec.inp[1]
sel[2] => nbit_decoder:dec.inp[2]
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:4:mux_i|nBit_decoder:dec
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:4:mux_i|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:4:mux_i|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:4:mux_i|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:4:mux_i|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:4:mux_i|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:4:mux_i|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:4:mux_i|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:4:mux_i|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:5:mux_i
sel[0] => nbit_decoder:dec.inp[0]
sel[1] => nbit_decoder:dec.inp[1]
sel[2] => nbit_decoder:dec.inp[2]
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:5:mux_i|nBit_decoder:dec
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:5:mux_i|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:5:mux_i|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:5:mux_i|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:5:mux_i|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:5:mux_i|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:5:mux_i|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:5:mux_i|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:5:mux_i|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:6:mux_i
sel[0] => nbit_decoder:dec.inp[0]
sel[1] => nbit_decoder:dec.inp[1]
sel[2] => nbit_decoder:dec.inp[2]
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:6:mux_i|nBit_decoder:dec
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:6:mux_i|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:6:mux_i|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:6:mux_i|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:6:mux_i|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:6:mux_i|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:6:mux_i|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:6:mux_i|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:6:mux_i|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:7:mux_i
sel[0] => nbit_decoder:dec.inp[0]
sel[1] => nbit_decoder:dec.inp[1]
sel[2] => nbit_decoder:dec.inp[2]
inp[0] => tristate_buffer:loop0:0:tsb.inp
inp[1] => tristate_buffer:loop0:1:tsb.inp
inp[2] => tristate_buffer:loop0:2:tsb.inp
inp[3] => tristate_buffer:loop0:3:tsb.inp
inp[4] => tristate_buffer:loop0:4:tsb.inp
inp[5] => tristate_buffer:loop0:5:tsb.inp
inp[6] => tristate_buffer:loop0:6:tsb.inp
inp[7] => tristate_buffer:loop0:7:tsb.inp
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:7:mux_i|nBit_decoder:dec
inp[0] => Equal0.IN2
inp[0] => Equal1.IN2
inp[0] => Equal2.IN1
inp[0] => Equal3.IN2
inp[0] => Equal4.IN1
inp[0] => Equal5.IN2
inp[0] => Equal6.IN0
inp[0] => Equal7.IN2
inp[1] => Equal0.IN1
inp[1] => Equal1.IN1
inp[1] => Equal2.IN2
inp[1] => Equal3.IN1
inp[1] => Equal4.IN0
inp[1] => Equal5.IN0
inp[1] => Equal6.IN2
inp[1] => Equal7.IN1
inp[2] => Equal0.IN0
inp[2] => Equal1.IN0
inp[2] => Equal2.IN0
inp[2] => Equal3.IN0
inp[2] => Equal4.IN2
inp[2] => Equal5.IN1
inp[2] => Equal6.IN1
inp[2] => Equal7.IN0
outp[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:7:mux_i|tristate_buffer:\loop0:0:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:7:mux_i|tristate_buffer:\loop0:1:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:7:mux_i|tristate_buffer:\loop0:2:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:7:mux_i|tristate_buffer:\loop0:3:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:7:mux_i|tristate_buffer:\loop0:4:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:7:mux_i|tristate_buffer:\loop0:5:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:7:mux_i|tristate_buffer:\loop0:6:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|bit8_mux_8Bits:inst3|mux_2powMBits:\loop0:7:mux_i|tristate_buffer:\loop0:7:tsb
en => outp.OE
inp => outp.DATAIN
outp <= outp.DB_MAX_OUTPUT_PORT_TYPE


