<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <title>Resume</title>
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin="crossorigin"/>
    <link rel="preload" as="style" href="https://fonts.googleapis.com/css2?family=Poppins:wght@600&amp;family=Roboto:wght@300;400;500;700&amp;display=swap"/>
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Poppins:wght@600&amp;family=Roboto:wght@300;400;500;700&amp;display=swap" media="print" onload="this.media='all'"/>
    <noscript>
      <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Poppins:wght@600&amp;family=Roboto:wght@300;400;500;700&amp;display=swap"/>
    </noscript>
    <link rel="icon" type="image/x-icon" href="favicon.ico">
    <link href="css/font-awesome/css/all.min.css?ver=1.2.1" rel="stylesheet">
    <link href="css/mdb.min.css?ver=1.2.1" rel="stylesheet">
    <link href="css/aos.css?ver=1.2.1" rel="stylesheet">
    <link href="css/main.css?ver=1.2.1" rel="stylesheet">
    <noscript>
      <style type="text/css">
        [data-aos] {
            opacity: 1 !important;
            transform: translate(0) scale(1) !important;
        }
      </style>
    </noscript>
  </head>
  <body class="bg-light" id="top">


    <header class="d-print-none">
      <div class="container text-center text-lg-left">
        <div class="pt-4 clearfix">
          <h1 class="site-title mb-0">Dr. Uday Bhanu Singh Chandrawat</h1>
          <div class="site-nav"> 
            <nav role="navigation">
              <ul class="nav justify-content-center">
                <li class="nav-item"><a class="nav-link" href="index.html" title="About"><span class="menu-title">Home</span></a>
                </li>
              </ul>
            </nav>
          </div>
        </div>
      </div>
    </header>

    <div class="page-content">
      <div class="container">
<div class="resume-container">
  
  <div class="shadow-1-strong-edu bg-white my-5 p-5 d-print-none" id="portfolio">
    <div class="portfolio-section">
      <h2 class="h2 fw-light mb-4">Publications:</h2>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">U.B.S. Chandrawat and D.K. Mishra, Relationship between settling time and pole– zero placements for three-stage CMOS opamp International Journal of Electronics, Taylor and Francis, vol. 98, pp.901-922,2011.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">U.B.S. Chandrawat and D.K. Mishra, Design procedure for two-stage   CMOS opamp with optimum balancing of speed, power and noise International Journal of Electronics, Taylor and Francis, vol. 96, no.11, pp.1145-1159, 2009.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">U.B.S. Chandrawat and D.K. Mishra, “Fast settling opamp with low power consumption” International Journal of Electronics, Taylor and Francis, vol. 94, pp.683-698, 2007.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">U.B.S. Chandrawat and D.K. Mishra, “A Design Technique based on pole- zero placements for Fast Settling, Low Power Operational Amplifier”,  International Journal of Electronic Engineering Research ISSN 0975 – 6450 Volume 2, Number 3, pp. 281–294, 2010.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">U.B.S. Chandrawat and D.K. Mishra, “An Analytical Model for the Slewing Behavior  of Three-Stage CMOS Operational Amplifiers” , International Journal of  Electronic Engineering Research ISSN 0975 - 6450 Volume 2 Number 3, pp. 269– 279, 2010.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">U.B.S. Chandrawat and D.K. Mishra, “A Novel Design Technique for Fast Settling, Low Power Operational Amplifier ” in proceedings of International conference on  Mems & Optoelectronics Technologies, SCET & IACQER, Narsapur (A.P.),  pp.  264-272, 22nd -23rd January 2010.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">U.B.S. Chandrawat and D.K. Mishra, “A Time-Domain model for the Slewing Behavior of Three- Stage CMOS Operational Amplifier” in proceedings of International conference on Mems & Optoelectronics Technologies, SCET & IACQER, Narsapur (A.P.), pp. 185-190, 22nd -23rd January 2010.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">U.B.S. Chandrawat, “Fast settling operational amplifier with low power consumption”  Proceedings of the Second Control Instrumentation System Conference (CISCON-2005) at Manipal Institute of Technology, pp. 309-313, Nov. 2005.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">M. Sakare, U.B.S. Chandrawat, D.S. Ajnar “Study of operational amplifier design  strategies for on chip measurement system”, National level conference NCETTIT -2007, SGSITS Indore on 18-20 Dec 07</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">M. Sakare, U.B.S. Chandrawat, D.S. Ajnar “ Design of Two-Stage CMOS Opamp with flexible Noise- Power Balancing scheme in 0.35 µm technology”, National level conference ETEET -2008, M.I.T. Ujjain, 23-24 February 08.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">U.B.S. Chandrawat, National level conference “SANGOSHTHI -05” at MIT Mandsaur, paper presented on “Self Employment Based Technical Education”. </div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">Anshu Gupta, D.K. Mishra, UBS Chandrawat, Prit Jain "A two stage and three stage CMOS OPAMP with fast settling, high DC gain and   low  power designed in 180nm technology", Computer Information Systems and Industrial Management Applications (CISIM), 2010 International Conference, pp. 448-453, Publisher-IEEE.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">Ankush B., S. Daultabad, UBS Chandrawat,  "Design of 3 bit MDAC for pipeline ADC", Vol.2 Issue10, October-2013, PP: SZ to 3199 IJERT (International Journal of Engineering Research and Technology) ISSN:2278-0181 peer reviewed. </div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">Ankit Jain, UBS Chandrawat, " FPGA Design for Implementing data acquisition using 
            SDRAM" , PP:164-168, Vol.2, issue2, International Journal of Advancements in Electronics
            and Electrical Engineering, ISSN: 2319-7498.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">Vijay Sharma, UBS Chandrawat, " A 2.5 V, 10-bit 5 MS/s Pipeline ADC using Capacitor 
            opamp sharing Technique", Vol.1 issue4, PP:51-54, International Journal of Electronics & 
            Communication Engineering Research (IJECER), ISSN: 2321-9718.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">Rajesh Nagar, UBS Chandrawat, "Design of a 3.0 MSPS, 2.4V, 0.25 m, 4-Bit Flash ADC 
            Based on TIQ Comparator ",Vol. 12, No.3 PP. 123-126, International Journal of Engineering 
            Trends and Technology (IJETT), ISSN: 2231-5381</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">. Rajesh Nagar, UBS Chandrawat, CMOS Inverter based comparator for the design of A 4-Bit 
            Flash ADC Vol. IV issue V June 2014, PP: 1-4, International Journal of  Electrical, 
            Electronics & Communication Engineering , ISSN: 2319-2232</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">Vijay Sharma, UBS Chandrawat, "1.5 bit per stage pipeline ADC using capacitor sharing 
            technique". Vol. III Issue X oct.2013, PP: 471-474,  International Journal of  Electrical, 
           Electronics & Communication Engineering, ISSN: 2319-2232</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">Swati Singh, UBS Chandrawat, "Built –in –self test for embedded memories by finite state 
            machine" Vol.2, issue2, September 2013, International Journal of  Digital Application & 
            contemporary research, ISSN: 2319-4863, Impact factor: 	1.939</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">Shyam Singh Dangi, U.B.S. Chandrawat  "A novel architecture of 8 bit pipeline ADC using 
            EDA tanner tool" International conference on Emerging trends in instrumentation, 
             communication, Electrical & Electronics Vaishnav Institute of Technology.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">Shiraj Hussain, U.B.S. Chandrawat "A novel approach to reduce power dissipation of generic 
            logic circuits", International conference on Emerging trends in instrumentation, 
            communication, Electrical & Electronics,  Vaishnav Institute of Technology.</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">Kumar Arvind, Vijay Sharma, U.B.S. chandrawat “ A Novel fine Trench MOSFET with high 
            voltage  isolation from smart power system”, International journal of innovative research in     
            Electrical, Electronics, Instrumentation  and  Control Engineering, Vol.4, issue1, January 2016 
            ISSN (online) 2321-2004</div>
        </div>
      </div>
      <div class="timeline-card timeline-card1-success" data-aos="fade-in" data-aos-delay="400">
        <div class="timeline-head px-4 pt-3">
          <div class="h6">Kumar Arvind, Vijay Sharma, U.B.S. chandrawat “ Estimation of FBSOA of 100V Super 
            Junction Trench Power MOSFET”, International Journal of Interdisciplinary Research (IJIR), 
           Vol.- 2, Issue-2, 2016, ISSN 2454-1362</div>
        </div>
      </div>
      </div>
    </div>
  </div>
  
</div></div>
    </div>
    <footer class="pt-4 pb-4 text-muted text-center d-print-none">
      <div class="container">
        <div class="text-small">
          <div class="mb-1">&copy; <a href="https://thegaminggod85.github.io/">TheGamingGod85</a>. All rights reserved.</div>
        </div>
      </div>
    </footer>
    <script src="scripts/mdb.min.js?ver=1.2.1"></script>
    <script src="scripts/aos.js?ver=1.2.1"></script>
    <script src="scripts/main.js?ver=1.2.1"></script>
  </body>
</html>