<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="380"><twExecVer>14.7</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twDesign>C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.ncd</twDesign><twDesignPath>C:\Users\katori\Desktop\pulse_sequencer\VHDL_files\Pulser_w_2016_06_10\photon\photon.ncd</twDesignPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="381">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twBody><twVerboseRpt><twConst anchorID="382" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_okHostClk = PERIOD &quot;okHostClk&quot; 20.83 ns HIGH 50 %;" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPathRpt anchorID="383"><twConstPath anchorID="384" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.213</twSlack><twSrc BELType="FF">okHI/flop3</twSrc><twDest BELType="FF">okHI/flop4</twDest><twTotPathDel>1.582</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/flop3</twSrc><twDest BELType='FF'>okHI/flop4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHI/rst4</twComp><twBEL>okHI/flop3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>okHI/rst3</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>okHI/rst4</twComp><twBEL>okHI/flop4</twBEL></twPathDel><twLogDel>0.610</twLogDel><twRouteDel>0.972</twRouteDel><twTotDel>1.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="385"><twConstPath anchorID="386" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.680</twSlack><twSrc BELType="FF">okHI/flop1</twSrc><twDest BELType="FF">okHI/flop2</twDest><twTotPathDel>1.507</twTotPathDel><twClkSkew dest = "0.518" src = "0.126">-0.392</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/flop1</twSrc><twDest BELType='FF'>okHI/flop2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHI/rst1</twComp><twBEL>okHI/flop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>okHI/rst1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>okHI/rst2</twComp><twBEL>okHI/flop2</twBEL></twPathDel><twLogDel>0.610</twLogDel><twRouteDel>0.897</twRouteDel><twTotDel>1.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="387"><twConstPath anchorID="388" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.859</twSlack><twSrc BELType="FF">okHI/flop2</twSrc><twDest BELType="FF">okHI/flop3</twDest><twTotPathDel>1.354</twTotPathDel><twClkSkew dest = "0.774" src = "0.356">-0.418</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/flop2</twSrc><twDest BELType='FF'>okHI/flop3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHI/rst2</twComp><twBEL>okHI/flop2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>okHI/rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>okHI/rst4</twComp><twBEL>okHI/flop3</twBEL></twPathDel><twLogDel>0.610</twLogDel><twRouteDel>0.744</twRouteDel><twTotDel>1.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="389"><twConstPath anchorID="390" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="FF">okHI/flop2</twSrc><twDest BELType="FF">okHI/flop3</twDest><twTotPathDel>0.625</twTotPathDel><twClkSkew dest = "0.404" src = "0.147">-0.257</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/flop2</twSrc><twDest BELType='FF'>okHI/flop3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>okHI/rst2</twComp><twBEL>okHI/flop2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.350</twDelInfo><twComp>okHI/rst2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>okHI/rst4</twComp><twBEL>okHI/flop3</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="391"><twConstPath anchorID="392" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.441</twSlack><twSrc BELType="FF">okHI/flop1</twSrc><twDest BELType="FF">okHI/flop2</twDest><twTotPathDel>0.709</twTotPathDel><twClkSkew dest = "0.268" src = "0.000">-0.268</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/flop1</twSrc><twDest BELType='FF'>okHI/flop2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>okHI/rst1</twComp><twBEL>okHI/flop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y13.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.434</twDelInfo><twComp>okHI/rst1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y13.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>okHI/rst2</twComp><twBEL>okHI/flop2</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.434</twRouteDel><twTotDel>0.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.755</twSlack><twSrc BELType="FF">okHI/flop3</twSrc><twDest BELType="FF">okHI/flop4</twDest><twTotPathDel>0.755</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/flop3</twSrc><twDest BELType='FF'>okHI/flop4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>okHI/rst4</twComp><twBEL>okHI/flop3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.480</twDelInfo><twComp>okHI/rst3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>okHI/rst4</twComp><twBEL>okHI/flop4</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>0.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="395"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="396" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.830" period="20.830" constraintValue="10.415" deviceLimit="8.000" physResource="okHI/hi_dcm/CLKIN" logResource="okHI/hi_dcm/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="okHI/hi_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="397" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.830" period="20.830" constraintValue="10.415" deviceLimit="8.000" physResource="okHI/hi_dcm/CLKIN" logResource="okHI/hi_dcm/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="okHI/hi_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="398" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.830" period="20.830" constraintValue="20.830" deviceLimit="4.000" freqLimit="250.000" physResource="okHI/hi_dcm/CLKIN" logResource="okHI/hi_dcm/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="okHI/hi_dcm_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="399" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_Clk1 = PERIOD &quot;clk1&quot; 10 ns HIGH 50 %;" ScopeName="">TS_Clk1 = PERIOD TIMEGRP &quot;clk1&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="400"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP &quot;clk1&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="401" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="2.010" period="5.000" constraintValue="5.000" deviceLimit="2.990" freqLimit="334.448" physResource="pll/dcm_sp_inst/CLK2X" logResource="pll/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="pll/clk2x"/><twPinLimit anchorID="402" type="MINPERIOD" name="Tdcmper_CLKIN" slack="4.010" period="10.000" constraintValue="10.000" deviceLimit="5.990" freqLimit="166.945" physResource="pll/dcm_sp_inst/CLKIN" logResource="pll/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="pll/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="403" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="4.010" period="10.000" constraintValue="10.000" deviceLimit="5.990" freqLimit="166.945" physResource="pll/dcm_sp_inst/CLK0" logResource="pll/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="pll/clk0"/></twPinLimitRpt></twConst><twConst anchorID="404" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_Clk_200 = PERIOD &quot;clk_200&quot; 5 ns HIGH 50 %;" ScopeName="">TS_Clk_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.480</twMinPer></twConstHead><twPinLimitRpt anchorID="405"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP &quot;clk_200&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="406" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="pmt_sampled/CLK" logResource="pmt_synced/CK" locationPin="SLICE_X30Y72.CLK" clockNet="clk_200"/><twPinLimit anchorID="407" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="pmt_sampled/CLK" logResource="pmt_sampled/CK" locationPin="SLICE_X30Y72.CLK" clockNet="clk_200"/><twPinLimit anchorID="408" type="MINPERIOD" name="Tcp" slack="4.525" period="5.000" constraintValue="5.000" deviceLimit="0.475" freqLimit="2105.263" physResource="fifo_photon_din&lt;11&gt;/CLK" logResource="fifo_photon_din_20/CK" locationPin="SLICE_X24Y72.CLK" clockNet="clk_200"/></twPinLimitRpt></twConst><twConst anchorID="409" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_Clk_100 = PERIOD &quot;clk_100&quot; 10 ns HIGH 50 %;" ScopeName="">TS_Clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="410"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP &quot;clk_100&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="411" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y24.CLKA" clockNet="clk_100"/><twPinLimit anchorID="412" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y26.CLKA" clockNet="clk_100"/><twPinLimit anchorID="413" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="clk_100"/></twPinLimitRpt></twConst><twConst anchorID="414" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_okHostClk = PERIOD &quot;okHostClk&quot; 20.83 ns HIGH 50 %;" ScopeName="">TS_okHI_dcm_clk0 = PERIOD TIMEGRP &quot;okHI_dcm_clk0&quot; TS_okHostClk HIGH 50%;</twConstName><twItemCnt>48679</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7090</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMinPer>21.333</twMinPer></twConstHead><twPathRpt anchorID="415"><twConstPath anchorID="416" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.503</twSlack><twSrc BELType="FF">okHI/core0/core0/ti_reset</twSrc><twDest BELType="RAM">fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>21.160</twTotPathDel><twClkSkew dest = "0.605" src = "0.643">0.038</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/core0/core0/ti_reset</twSrc><twDest BELType='RAM'>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.535</twDelInfo><twComp>okHI/core0/N4</twComp><twBEL>okHI/core0/core0/ti_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twFalling">3.411</twDelInfo><twComp>ok1&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>ep40wire&lt;6&gt;</twComp><twBEL>ep40/ep_trigger_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.815</twDelInfo><twComp>ep40wire&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y43.DQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>usb_fifo_dds_rst</twComp><twBEL>usb_fifo_dds_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.289</twDelInfo><twComp>usb_fifo_dds_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y25.BQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg&lt;1&gt;</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">1.196</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y22.CMUX</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.646</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;7&gt;</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.333</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y18.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.015</twLogDel><twRouteDel>17.145</twRouteDel><twTotDel>21.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="417"><twConstPath anchorID="418" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.255</twSlack><twSrc BELType="FF">okHI/core0/core0/ti_reset</twSrc><twDest BELType="RAM">fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>20.919</twTotPathDel><twClkSkew dest = "0.612" src = "0.643">0.031</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/core0/core0/ti_reset</twSrc><twDest BELType='RAM'>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.535</twDelInfo><twComp>okHI/core0/N4</twComp><twBEL>okHI/core0/core0/ti_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twFalling">3.411</twDelInfo><twComp>ok1&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>ep40wire&lt;6&gt;</twComp><twBEL>ep40/ep_trigger_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.815</twDelInfo><twComp>ep40wire&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y43.DQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>usb_fifo_dds_rst</twComp><twBEL>usb_fifo_dds_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.289</twDelInfo><twComp>usb_fifo_dds_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y25.BQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg&lt;1&gt;</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">1.196</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y22.CMUX</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.646</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;7&gt;</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y16.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">6.092</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y16.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.015</twLogDel><twRouteDel>16.904</twRouteDel><twTotDel>20.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.697</twSlack><twSrc BELType="FF">okHI/core0/core0/ti_reset</twSrc><twDest BELType="RAM">fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>19.985</twTotPathDel><twClkSkew dest = "0.295" src = "0.308">0.013</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/core0/core0/ti_reset</twSrc><twDest BELType='RAM'>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.535</twDelInfo><twComp>okHI/core0/N4</twComp><twBEL>okHI/core0/core0/ti_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twFalling">3.411</twDelInfo><twComp>ok1&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>ep40wire&lt;6&gt;</twComp><twBEL>ep40/ep_trigger_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.815</twDelInfo><twComp>ep40wire&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y43.DQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>usb_fifo_dds_rst</twComp><twBEL>usb_fifo_dds_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.289</twDelInfo><twComp>usb_fifo_dds_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y25.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y25.BQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg&lt;1&gt;</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">1.196</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y22.CMUX</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.646</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;7&gt;</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y14.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">5.158</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y14.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.015</twLogDel><twRouteDel>15.970</twRouteDel><twTotDel>19.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP &quot;okHI_dcm_clk0&quot; TS_okHostClk HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.280</twSlack><twSrc BELType="FF">okHI/core0/core0/a0/pc0/address_loop[10].pc_flop</twSrc><twDest BELType="RAM">okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twTotPathDel>0.286</twTotPathDel><twClkSkew dest = "0.067" src = "0.061">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okHI/core0/core0/a0/pc0/address_loop[10].pc_flop</twSrc><twDest BELType='RAM'>okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>okHI/core0/core0/a0/pc0/KCPSM6_PC2</twComp><twBEL>okHI/core0/core0/a0/pc0/address_loop[10].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y12.DIA0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.139</twDelInfo><twComp>okHI/core0/core0/a0/pico_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y12.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twComp><twBEL>okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.301</twSlack><twSrc BELType="FF">fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twSrc><twDest BELType="RAM">fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.310</twTotPathDel><twClkSkew dest = "0.070" src = "0.061">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twSrc><twDest BELType='RAM'>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;7&gt;</twComp><twBEL>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.313</twSlack><twSrc BELType="FF">fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twSrc><twDest BELType="RAM">fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.322</twTotPathDel><twClkSkew dest = "0.070" src = "0.061">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twSrc><twDest BELType='RAM'>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X17Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y18.ADDRB3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y18.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>0.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="427"><twPinLimitBanner>Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP &quot;okHI_dcm_clk0&quot; TS_okHostClk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="428" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA" logResource="okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA" locationPin="RAMB16_X1Y12.CLKA" clockNet="ok1&lt;24&gt;"/><twPinLimit anchorID="429" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y24.CLKB" clockNet="ok1&lt;24&gt;"/><twPinLimit anchorID="430" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y26.CLKB" clockNet="ok1&lt;24&gt;"/></twPinLimitRpt></twConst><twConst anchorID="431" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_pll_clkfx = PERIOD TIMEGRP &quot;pll_clkfx&quot; TS_Clk1 / 0.2 HIGH 50%;</twConstName><twItemCnt>971</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>325</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.951</twMinPer></twConstHead><twPathRpt anchorID="432"><twConstPath anchorID="433" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>39.049</twSlack><twSrc BELType="FF">usb_fifo_dds_rst</twSrc><twDest BELType="FF">main_count_FSM_FFd2</twDest><twTotPathDel>10.295</twTotPathDel><twClkSkew dest = "0.289" src = "0.310">0.021</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.635</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usb_fifo_dds_rst</twSrc><twDest BELType='FF'>main_count_FSM_FFd2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X40Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20</twSrcClk><twPathDel><twSite>SLICE_X40Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>usb_fifo_dds_rst</twComp><twBEL>usb_fifo_dds_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>usb_fifo_dds_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y31.BQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y31.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y31.CQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y27.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>usb_fifo_dds_empty</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>usb_fifo_dds_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_count_FSM_FFd2</twComp><twBEL>main_count_FSM_FFd2-In_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y42.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>N148</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>main_count_FSM_FFd2</twComp><twBEL>main_count_FSM_FFd2-In1</twBEL><twBEL>main_count_FSM_FFd2</twBEL></twPathDel><twLogDel>3.024</twLogDel><twRouteDel>7.271</twRouteDel><twTotDel>10.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="434"><twConstPath anchorID="435" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>39.248</twSlack><twSrc BELType="FF">usb_fifo_dds_rst</twSrc><twDest BELType="FF">main_count_FSM_FFd4</twDest><twTotPathDel>10.093</twTotPathDel><twClkSkew dest = "0.286" src = "0.310">0.024</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.635</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usb_fifo_dds_rst</twSrc><twDest BELType='FF'>main_count_FSM_FFd4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X40Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20</twSrcClk><twPathDel><twSite>SLICE_X40Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>usb_fifo_dds_rst</twComp><twBEL>usb_fifo_dds_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>usb_fifo_dds_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y31.BQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y31.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y31.CQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y27.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>usb_fifo_dds_empty</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>usb_fifo_dds_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>first_time_P</twComp><twBEL>main_count_FSM_FFd4-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>main_count_FSM_FFd4-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y41.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>first_time_P</twComp><twBEL>main_count_FSM_FFd4-In4</twBEL><twBEL>main_count_FSM_FFd4</twBEL></twPathDel><twLogDel>2.976</twLogDel><twRouteDel>7.117</twRouteDel><twTotDel>10.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="436"><twConstPath anchorID="437" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>39.318</twSlack><twSrc BELType="FF">usb_fifo_dds_rst</twSrc><twDest BELType="FF">main_count_FSM_FFd3</twDest><twTotPathDel>10.029</twTotPathDel><twClkSkew dest = "0.292" src = "0.310">0.018</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.635</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>usb_fifo_dds_rst</twSrc><twDest BELType='FF'>main_count_FSM_FFd3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X40Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20</twSrcClk><twPathDel><twSite>SLICE_X40Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>usb_fifo_dds_rst</twComp><twBEL>usb_fifo_dds_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>usb_fifo_dds_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y31.BQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y31.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y31.CQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.742</twDelInfo><twComp>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y27.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>usb_fifo_dds_empty</twComp><twBEL>fifo6/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y43.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.304</twDelInfo><twComp>usb_fifo_dds_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>main_count_FSM_FFd3</twComp><twBEL>main_count_FSM_FFd3-In4_G</twBEL><twBEL>main_count_FSM_FFd3-In4</twBEL><twBEL>main_count_FSM_FFd3</twBEL></twPathDel><twLogDel>2.825</twLogDel><twRouteDel>7.204</twRouteDel><twTotDel>10.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_clkfx = PERIOD TIMEGRP &quot;pll_clkfx&quot; TS_Clk1 / 0.2 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="438"><twConstPath anchorID="439" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">subcount_FSM_FFd2</twSrc><twDest BELType="FF">subcount_FSM_FFd1</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>subcount_FSM_FFd2</twSrc><twDest BELType='FF'>subcount_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twSrcClk><twPathDel><twSite>SLICE_X40Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>usb_fifo_dds_rst</twComp><twBEL>subcount_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y43.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>subcount_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>usb_fifo_dds_rst</twComp><twBEL>subcount_FSM_FFd1-In1</twBEL><twBEL>subcount_FSM_FFd1</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="440"><twConstPath anchorID="441" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">led_0</twSrc><twDest BELType="FF">led_0</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>led_0</twSrc><twDest BELType='FF'>led_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twSrcClk><twPathDel><twSite>SLICE_X42Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>led_2</twComp><twBEL>led_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y19.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>led_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>led_2</twComp><twBEL>led_0_rstpot</twBEL><twBEL>led_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="442"><twConstPath anchorID="443" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">led_4</twSrc><twDest BELType="FF">led_4</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>led_4</twSrc><twDest BELType='FF'>led_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twSrcClk><twPathDel><twSite>SLICE_X40Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>usb_fifo_dds_rst</twComp><twBEL>led_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y43.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>led_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>usb_fifo_dds_rst</twComp><twBEL>led_4_rstpot</twBEL><twBEL>led_4</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="444"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clkfx = PERIOD TIMEGRP &quot;pll_clkfx&quot; TS_Clk1 / 0.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="445" type="MINPERIOD" name="Tbcper_I" slack="47.334" period="50.000" constraintValue="50.000" deviceLimit="2.666" freqLimit="375.094" physResource="pll/clkout3_buf/I0" logResource="pll/clkout3_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="pll/clkfx"/><twPinLimit anchorID="446" type="MINPERIOD" name="Tcp" slack="49.520" period="50.000" constraintValue="50.000" deviceLimit="0.480" freqLimit="2083.333" physResource="metablock_counter&lt;3&gt;/CLK" logResource="metablock_counter_0/CK" locationPin="SLICE_X38Y41.CLK" clockNet="clk_20"/><twPinLimit anchorID="447" type="MINHIGHPULSE" name="Trpw" slack="49.520" period="50.000" constraintValue="25.000" deviceLimit="0.240" physResource="metablock_counter&lt;3&gt;/SR" logResource="metablock_counter_0/SR" locationPin="SLICE_X38Y41.SR" clockNet="ep40wire&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="448" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_Clk1 = PERIOD &quot;clk1&quot; 10 ns HIGH 50 %;" ScopeName="">TS_pll_clk0 = PERIOD TIMEGRP &quot;pll_clk0&quot; TS_Clk1 HIGH 50%;</twConstName><twItemCnt>220542</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2189</twEndPtCnt><twPathErrCnt>6</twPathErrCnt><twMinPer>10.668</twMinPer></twConstHead><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.668</twSlack><twSrc BELType="FF">master_logic_20</twSrc><twDest BELType="FF">pmt_readout_count_var_12_C_12</twDest><twTotPathDel>10.513</twTotPathDel><twClkSkew dest = "0.721" src = "0.741">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>master_logic_20</twSrc><twDest BELType='FF'>pmt_readout_count_var_12_C_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X13Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>master_logic&lt;21&gt;</twComp><twBEL>master_logic_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.533</twDelInfo><twComp>master_logic&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>logic_out&lt;20&gt;_inv</twComp><twBEL>logic_out&lt;20&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">1.080</twDelInfo><twComp>logic_out&lt;20&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y65.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>pmt_readout_count&lt;15&gt;</twComp><twBEL>pmt_readout_count_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.633</twDelInfo><twComp>pmt_readout_count&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y54.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>pmt_readout_count_var_12_C_12</twComp><twBEL>readout_should_count_pmt_readout_count[12]_AND_638_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y53.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.564</twDelInfo><twComp>readout_should_count_pmt_readout_count[12]_AND_638_o</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y53.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.610</twDelInfo><twComp>pmt_readout_count_var_12_LDC</twComp><twBEL>pmt_readout_count_var_12_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>pmt_readout_count_var_12_LDC</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pmt_readout_count_var_12_P_12</twComp><twBEL>Mmux_count[1]_X_8_o_wide_mux_299_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>count[1]_X_8_o_wide_mux_299_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>pmt_readout_count_var_12_C_12</twComp><twBEL>pmt_readout_count_var_12_C_12</twBEL></twPathDel><twLogDel>2.522</twLogDel><twRouteDel>7.991</twRouteDel><twTotDel>10.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.648</twSlack><twSrc BELType="FF">master_logic_20</twSrc><twDest BELType="FF">pmt_readout_count_var_12_C_12</twDest><twTotPathDel>10.493</twTotPathDel><twClkSkew dest = "0.721" src = "0.741">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>master_logic_20</twSrc><twDest BELType='FF'>pmt_readout_count_var_12_C_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X13Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>master_logic&lt;21&gt;</twComp><twBEL>master_logic_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">2.533</twDelInfo><twComp>master_logic&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>logic_out&lt;20&gt;_inv</twComp><twBEL>logic_out&lt;20&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y65.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">1.080</twDelInfo><twComp>logic_out&lt;20&gt;_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y65.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>pmt_readout_count&lt;15&gt;</twComp><twBEL>pmt_readout_count_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.633</twDelInfo><twComp>pmt_readout_count&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y54.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>pmt_readout_count_var_12_C_12</twComp><twBEL>readout_should_count_pmt_readout_count[12]_AND_638_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y54.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.586</twDelInfo><twComp>readout_should_count_pmt_readout_count[12]_AND_638_o</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y54.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.525</twDelInfo><twComp>pmt_readout_count_var_12_C_12</twComp><twBEL>pmt_readout_count_var_12_C_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.180</twDelInfo><twComp>pmt_readout_count_var_12_C_12</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pmt_readout_count_var_12_P_12</twComp><twBEL>Mmux_count[1]_X_8_o_wide_mux_299_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>count[1]_X_8_o_wide_mux_299_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>pmt_readout_count_var_12_C_12</twComp><twBEL>pmt_readout_count_var_12_C_12</twBEL></twPathDel><twLogDel>2.437</twLogDel><twRouteDel>8.056</twRouteDel><twTotDel>10.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="453"><twConstPath anchorID="454" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.082</twSlack><twSrc BELType="FF">line_triggering_conditioned</twSrc><twDest BELType="FF">ram_process_count_2</twDest><twTotPathDel>8.752</twTotPathDel><twClkSkew dest = "2.675" src = "3.150">0.475</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.855</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>line_triggering_conditioned</twSrc><twDest BELType='FF'>ram_process_count_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_20</twSrcClk><twPathDel><twSite>SLICE_X28Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>line_triggering_conditioned</twComp><twBEL>line_triggering_conditioned</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">2.847</twDelInfo><twComp>line_triggering_conditioned</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y61.DQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.476</twDelInfo><twComp>line_triggering_pulse</twComp><twBEL>line_triggering_pulse</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.203</twDelInfo><twComp>line_triggering_pulse</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y74.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>_n0981</twComp><twBEL>_n1309_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>_n1309_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0981</twComp><twBEL>_n1309_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>_n1309_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ram_process_count&lt;2&gt;</twComp><twBEL>ram_process_count_2</twBEL></twPathDel><twLogDel>1.956</twLogDel><twRouteDel>6.796</twRouteDel><twTotDel>8.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP &quot;pll_clk0&quot; TS_Clk1 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="455"><twConstPath anchorID="456" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.264</twSlack><twSrc BELType="FF">fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType="RAM">fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.267</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType='RAM'>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;5&gt;</twComp><twBEL>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.133</twRouteDel><twTotDel>0.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="457"><twConstPath anchorID="458" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6</twSrc><twDest BELType="RAM">fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.309</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6</twSrc><twDest BELType='RAM'>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y33.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;5&gt;</twComp><twBEL>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="459"><twConstPath anchorID="460" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9</twSrc><twDest BELType="RAM">fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.314</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9</twSrc><twDest BELType='RAM'>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X16Y33.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;5&gt;</twComp><twBEL>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y16.ADDRA13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y16.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="461"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP &quot;pll_clk0&quot; TS_Clk1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="462" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y24.CLKA" clockNet="clk_100"/><twPinLimit anchorID="463" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y26.CLKA" clockNet="clk_100"/><twPinLimit anchorID="464" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y18.CLKA" clockNet="clk_100"/></twPinLimitRpt></twConst><twConst anchorID="465" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_pll_clk2x = PERIOD TIMEGRP &quot;pll_clk2x&quot; TS_Clk1 / 2 HIGH 50%;</twConstName><twItemCnt>65</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.326</twMinPer></twConstHead><twPathRpt anchorID="466"><twConstPath anchorID="467" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.674</twSlack><twSrc BELType="FF">pmt_sampled</twSrc><twDest BELType="FF">fifo_photon_din_30</twDest><twTotPathDel>3.140</twTotPathDel><twClkSkew dest = "0.638" src = "0.639">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pmt_sampled</twSrc><twDest BELType='FF'>fifo_photon_din_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X30Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pmt_sampled</twComp><twBEL>pmt_sampled</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>pmt_sampled</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_photon_din&lt;11&gt;</twComp><twBEL>pmt_sampled_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>pmt_sampled_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>fifo_photon_din&lt;31&gt;</twComp><twBEL>fifo_photon_din_30</twBEL></twPathDel><twLogDel>1.168</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>3.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="468"><twConstPath anchorID="469" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.692</twSlack><twSrc BELType="FF">pmt_sampled</twSrc><twDest BELType="FF">fifo_photon_din_29</twDest><twTotPathDel>3.122</twTotPathDel><twClkSkew dest = "0.638" src = "0.639">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pmt_sampled</twSrc><twDest BELType='FF'>fifo_photon_din_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X30Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pmt_sampled</twComp><twBEL>pmt_sampled</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>pmt_sampled</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_photon_din&lt;11&gt;</twComp><twBEL>pmt_sampled_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>pmt_sampled_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>fifo_photon_din&lt;31&gt;</twComp><twBEL>fifo_photon_din_29</twBEL></twPathDel><twLogDel>1.150</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>3.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="470"><twConstPath anchorID="471" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.700</twSlack><twSrc BELType="FF">pmt_sampled</twSrc><twDest BELType="FF">fifo_photon_din_31</twDest><twTotPathDel>3.114</twTotPathDel><twClkSkew dest = "0.638" src = "0.639">0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pmt_sampled</twSrc><twDest BELType='FF'>fifo_photon_din_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X30Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>pmt_sampled</twComp><twBEL>pmt_sampled</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>pmt_sampled</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>fifo_photon_din&lt;11&gt;</twComp><twBEL>pmt_sampled_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>pmt_sampled_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>fifo_photon_din&lt;31&gt;</twComp><twBEL>fifo_photon_din_31</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>3.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">clk_200</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP &quot;pll_clk2x&quot; TS_Clk1 / 2 HIGH 50%;
</twPathRptBanner><twPathRpt anchorID="472"><twConstPath anchorID="473" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">photon_time_tag_4</twSrc><twDest BELType="FF">fifo_photon_din_4</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew dest = "1.235" src = "1.169">-0.066</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>photon_time_tag_4</twSrc><twDest BELType='FF'>fifo_photon_din_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X21Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>photon_time_tag&lt;6&gt;</twComp><twBEL>photon_time_tag_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y70.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>photon_time_tag&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>fifo_photon_din&lt;7&gt;</twComp><twBEL>fifo_photon_din_4</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="474"><twConstPath anchorID="475" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">photon_time_tag_24</twSrc><twDest BELType="FF">fifo_photon_din_24</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew dest = "1.240" src = "1.175">-0.065</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>photon_time_tag_24</twSrc><twDest BELType='FF'>fifo_photon_din_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X21Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>photon_time_tag&lt;26&gt;</twComp><twBEL>photon_time_tag_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>photon_time_tag&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>fifo_photon_din&lt;27&gt;</twComp><twBEL>fifo_photon_din_24</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="476"><twConstPath anchorID="477" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">photon_time_tag_28</twSrc><twDest BELType="FF">fifo_photon_din_28</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew dest = "1.243" src = "1.179">-0.064</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.385</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>photon_time_tag_28</twSrc><twDest BELType='FF'>fifo_photon_din_28</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X21Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>photon_time_tag&lt;30&gt;</twComp><twBEL>photon_time_tag_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>photon_time_tag&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>fifo_photon_din&lt;31&gt;</twComp><twBEL>fifo_photon_din_28</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="478"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP &quot;pll_clk2x&quot; TS_Clk1 / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="479" type="MINPERIOD" name="Tbcper_I" slack="2.334" period="5.000" constraintValue="5.000" deviceLimit="2.666" freqLimit="375.094" physResource="pll/clkout1_buf/I0" logResource="pll/clkout1_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="pll/clk2x"/><twPinLimit anchorID="480" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="pmt_sampled/CLK" logResource="pmt_synced/CK" locationPin="SLICE_X30Y72.CLK" clockNet="clk_200"/><twPinLimit anchorID="481" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="pmt_sampled/CLK" logResource="pmt_sampled/CK" locationPin="SLICE_X30Y72.CLK" clockNet="clk_200"/></twPinLimitRpt></twConst><twConst anchorID="482" twConstType="PATH" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH filter = TO TIMEGRP &quot;filter_to&quot;</twConstName><twItemCnt>21</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>14.023</twMaxDel></twConstHead><twPathRpt anchorID="483"><twUnconstPath anchorID="484" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.023</twTotDel><twSrc BELType="FF">okHI/core0/core0/ti_reset</twSrc><twDest BELType="FF">fifo_dds_din_0</twDest><twDel>10.048</twDel><twSUTime>0.365</twSUTime><twTotPathDel>10.413</twTotPathDel><twClkSkew dest = "-0.879" src = "1.663">2.542</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.432" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.068</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/core0/core0/ti_reset</twSrc><twDest BELType='FF'>fifo_dds_din_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.535</twDelInfo><twComp>okHI/core0/N4</twComp><twBEL>okHI/core0/core0/ti_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twFalling">3.411</twDelInfo><twComp>ok1&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>ep40wire&lt;6&gt;</twComp><twBEL>ep40/ep_trigger_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">2.837</twDelInfo><twComp>ep40wire&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y42.BQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.528</twDelInfo><twComp>main_count_FSM_FFd2</twComp><twBEL>main_count_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y43.D3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>main_count_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>var_dds_rst_P</twComp><twBEL>_n1669_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>_n1669_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>fifo_dds_din&lt;3&gt;</twComp><twBEL>fifo_dds_din_0</twBEL></twPathDel><twLogDel>2.200</twLogDel><twRouteDel>8.213</twRouteDel><twTotDel>10.413</twTotDel><twDestClk twEdge ="twRising">clk_20</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="485"><twUnconstPath anchorID="486" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.935</twTotDel><twSrc BELType="FF">okHI/core0/core0/ti_reset</twSrc><twDest BELType="FF">fifo_dds_din_0</twDest><twDel>9.960</twDel><twSUTime>0.365</twSUTime><twTotPathDel>10.325</twTotPathDel><twClkSkew dest = "-0.879" src = "1.663">2.542</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.432" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.068</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/core0/core0/ti_reset</twSrc><twDest BELType='FF'>fifo_dds_din_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.535</twDelInfo><twComp>okHI/core0/N4</twComp><twBEL>okHI/core0/core0/ti_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twFalling">3.411</twDelInfo><twComp>ok1&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>ep40wire&lt;6&gt;</twComp><twBEL>ep40/ep_trigger_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">2.837</twDelInfo><twComp>ep40wire&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y42.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.525</twDelInfo><twComp>main_count_FSM_FFd2</twComp><twBEL>main_count_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>main_count_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>var_dds_rst_P</twComp><twBEL>_n1669_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>_n1669_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>fifo_dds_din&lt;3&gt;</twComp><twBEL>fifo_dds_din_0</twBEL></twPathDel><twLogDel>2.197</twLogDel><twRouteDel>8.128</twRouteDel><twTotDel>10.325</twTotDel><twDestClk twEdge ="twRising">clk_20</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="487"><twUnconstPath anchorID="488" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.503</twTotDel><twSrc BELType="FF">okHI/core0/core0/ti_reset</twSrc><twDest BELType="FF">fifo_dds_din_0</twDest><twDel>9.528</twDel><twSUTime>0.365</twSUTime><twTotPathDel>9.893</twTotPathDel><twClkSkew dest = "-0.879" src = "1.663">2.542</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.200" fPhaseErr="0.432" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.068</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>okHI/core0/core0/ti_reset</twSrc><twDest BELType='FF'>fifo_dds_din_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y26.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.535</twDelInfo><twComp>okHI/core0/N4</twComp><twBEL>okHI/core0/core0/ti_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twFalling">3.411</twDelInfo><twComp>ok1&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.AQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>ep40wire&lt;6&gt;</twComp><twBEL>ep40/ep_trigger_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y43.SR</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">2.208</twDelInfo><twComp>ep40wire&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y43.CQ</twSite><twDelType>Trq</twDelType><twDelInfo twEdge="twFalling">0.490</twDelInfo><twComp>main_count_FSM_FFd3</twComp><twBEL>main_count_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y43.D2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>main_count_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>var_dds_rst_P</twComp><twBEL>_n1669_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>_n1669_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>fifo_dds_din&lt;3&gt;</twComp><twBEL>fifo_dds_din_0</twBEL></twPathDel><twLogDel>2.162</twLogDel><twRouteDel>7.731</twRouteDel><twTotDel>9.893</twTotDel><twDestClk twEdge ="twRising">clk_20</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH filter = TO TIMEGRP &quot;filter_to&quot;
</twPathRptBanner><twPathRpt anchorID="489"><twUnconstPath anchorID="490" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.879</twTotDel><twSrc BELType="PAD">clk1</twSrc><twDest BELType="FF">fifo_dds_din_0</twDest><twDelConst>0.000</twDelConst><twTotPathDel>-0.879</twTotPathDel><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk1</twSrc><twDest BELType='FF'>fifo_dds_din_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB13.PAD</twSrcSite><twPathDel><twSite>AB13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>clk1</twComp><twBEL>clk1</twBEL><twBEL>pll/clkin1_buf</twBEL><twBEL>ProtoComp223.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>pll/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y7.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>pll/dcm_sp_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">-6.519</twDelInfo><twComp>pll/dcm_sp_inst</twComp><twBEL>pll/dcm_sp_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>pll/clkfx</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y4.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>pll/clkout3_buf</twComp><twBEL>pll/clkout3_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>clk_20</twComp></twPathDel><twLogDel>-4.799</twLogDel><twRouteDel>3.920</twRouteDel><twTotDel>-0.879</twTotDel></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="491"><twUnconstPath anchorID="492" twDataPathType="twDataPathMinDelay" ><twTotDel>1.566</twTotDel><twSrc BELType="FF">main_count_FSM_FFd1</twSrc><twDest BELType="FF">fifo_dds_din_0</twDest><twDelConst>0.000</twDelConst><twDel>1.393</twDel><twSUTime>-0.181</twSUTime><twTotPathDel>1.574</twTotPathDel><twClkSkew dest = "0.074" src = "0.066">-0.008</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>main_count_FSM_FFd1</twSrc><twDest BELType='FF'>fifo_dds_din_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twSrcClk><twPathDel><twSite>SLICE_X43Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>main_count_FSM_FFd2</twComp><twBEL>main_count_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y43.D6</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>main_count_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>var_dds_rst_P</twComp><twBEL>_n1669_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>_n1669_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y44.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>fifo_dds_din&lt;3&gt;</twComp><twBEL>fifo_dds_din_0</twBEL></twPathDel><twLogDel>0.535</twLogDel><twRouteDel>1.039</twRouteDel><twTotDel>1.574</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="493"><twUnconstPath anchorID="494" twDataPathType="twDataPathMinDelay" ><twTotDel>1.578</twTotDel><twSrc BELType="FF">var_dds_rst_P</twSrc><twDest BELType="FF">fifo_dds_din_0</twDest><twDelConst>0.000</twDelConst><twDel>1.401</twDel><twSUTime>-0.181</twSUTime><twTotPathDel>1.582</twTotPathDel><twClkSkew dest = "0.074" src = "0.070">-0.004</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>var_dds_rst_P</twSrc><twDest BELType='FF'>fifo_dds_din_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twSrcClk><twPathDel><twSite>SLICE_X41Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>var_dds_rst_P</twComp><twBEL>var_dds_rst_P</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y43.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>var_dds_rst_P</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y43.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>var_dds_rst_P</twComp><twBEL>var_dds_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y43.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>var_dds_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y43.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>var_dds_rst_P</twComp><twBEL>_n1669_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>_n1669_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y44.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>fifo_dds_din&lt;3&gt;</twComp><twBEL>fifo_dds_din_0</twBEL></twPathDel><twLogDel>0.691</twLogDel><twRouteDel>0.891</twRouteDel><twTotDel>1.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_20</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="495"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;" type="origin" depth="0" requirement="20.830" prefType="period" actual="16.000" actualRollup="21.333" errors="0" errorRollup="2" items="3" itemsRollup="48679"/><twConstRollup name="TS_okHI_dcm_clk0" fullName="TS_okHI_dcm_clk0 = PERIOD TIMEGRP &quot;okHI_dcm_clk0&quot; TS_okHostClk HIGH 50%;" type="child" depth="1" requirement="20.830" prefType="period" actual="21.333" actualRollup="N/A" errors="2" errorRollup="0" items="48679" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="496"><twConstRollup name="TS_Clk1" fullName="TS_Clk1 = PERIOD TIMEGRP &quot;clk1&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="10.668" errors="0" errorRollup="4" items="0" itemsRollup="221578"/><twConstRollup name="TS_pll_clkfx" fullName="TS_pll_clkfx = PERIOD TIMEGRP &quot;pll_clkfx&quot; TS_Clk1 / 0.2 HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="10.951" actualRollup="N/A" errors="0" errorRollup="0" items="971" itemsRollup="0"/><twConstRollup name="TS_pll_clk0" fullName="TS_pll_clk0 = PERIOD TIMEGRP &quot;pll_clk0&quot; TS_Clk1 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="10.668" actualRollup="N/A" errors="4" errorRollup="0" items="220542" itemsRollup="0"/><twConstRollup name="TS_pll_clk2x" fullName="TS_pll_clk2x = PERIOD TIMEGRP &quot;pll_clk2x&quot; TS_Clk1 / 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="3.326" actualRollup="N/A" errors="0" errorRollup="0" items="65" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="497">2</twUnmetConstCnt><twDataSheet anchorID="498" twNameLen="15"><twClk2SUList anchorID="499" twDestWidth="8"><twDest>clk1</twDest><twClk2SU><twSrc>clk1</twSrc><twRiseRise>10.951</twRiseRise></twClk2SU><twClk2SU><twSrc>hi_in&lt;0&gt;</twSrc><twRiseRise>14.023</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="500" twDestWidth="8"><twDest>hi_in&lt;0&gt;</twDest><twClk2SU><twSrc>hi_in&lt;0&gt;</twSrc><twRiseRise>21.333</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="501"><twErrCnt>6</twErrCnt><twScore>1611</twScore><twSetupScore>1611</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>270281</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>11488</twConnCnt></twConstCov><twStats anchorID="502"><twMinPer>21.333</twMinPer><twFootnote number="1" /><twMaxFreq>46.876</twMaxFreq><twMaxFromToDel>14.023</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jul 14 13:04:52 2016 </twTimestamp></twFoot><twClientInfo anchorID="503"><twClientName>Timing Analyzer</twClientName><twAttrList><twAttrListItem><twName>Timing Analyzer Settings</twName><twValue>

analysis_name  &quot;Analysis 4&quot;
analysis_type  &quot;user specified paths by defining endpoints&quot;
analysis_speed  -2
analysis_voltage  1.140000
analysis_temperature  85.000000

analyze_unconstrained_paths  false
analzye_component_switching_limits  true

report_datasheet  true
report_timegroups  false
report_constraints_interaction  false

paths_per_constraint  3


Peak Memory Usage: 774 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
