[submodule "gen_input/ISA"]
	path = gen_input/ISA
	url = https://github.com/Minres/RISCV_ISA_CoreDSL.git
