                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:52:38 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/timing_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/line_ram.sv'
Parsing design file './../../../maria.srcs/sources_1/new/dma_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/memory_map.sv'
Parsing design file './../../../../vga.sv'
Parsing design file './../../../maria.srcs/sources_1/new/maria.sv'
CPU time: .090 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:52:39 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider_clk_wiz.v'
Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider.v'
CPU time: .083 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:52:39 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v'
CPU time: .100 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:52:39 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/sim/dll_img_ram.v'
CPU time: .083 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:52:39 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/top.sv'
Parsing design file './../../../maria.srcs/sources_1/new/tb.sv'
CPU time: .083 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:52:39 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'glbl.v'
CPU time: .090 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:10 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/timing_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/line_ram.sv'
Parsing design file './../../../maria.srcs/sources_1/new/dma_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/memory_map.sv'
Parsing design file './../../../../vga.sv'
Parsing design file './../../../maria.srcs/sources_1/new/maria.sv'
CPU time: .090 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:10 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider_clk_wiz.v'
Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider.v'
CPU time: .084 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:11 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v'
CPU time: .102 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:11 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/sim/dll_img_ram.v'
CPU time: .084 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:11 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/top.sv'
Parsing design file './../../../maria.srcs/sources_1/new/tb.sv'
CPU time: .082 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:11 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'glbl.v'
CPU time: .083 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:34 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/timing_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/line_ram.sv'
Parsing design file './../../../maria.srcs/sources_1/new/dma_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/memory_map.sv'
Parsing design file './../../../../vga.sv'
Parsing design file './../../../maria.srcs/sources_1/new/maria.sv'
CPU time: .091 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:34 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider_clk_wiz.v'
Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider.v'
CPU time: .083 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:34 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v'
CPU time: .100 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:35 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/sim/dll_img_ram.v'
CPU time: .083 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:35 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/top.sv'
Parsing design file './../../../maria.srcs/sources_1/new/tb.sv'
CPU time: .084 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:35 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'glbl.v'
CPU time: .083 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:55 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/timing_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/line_ram.sv'
Parsing design file './../../../maria.srcs/sources_1/new/dma_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/memory_map.sv'
Parsing design file './../../../../vga.sv'
Parsing design file './../../../maria.srcs/sources_1/new/maria.sv'
CPU time: .091 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:55 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider_clk_wiz.v'
Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider.v'
CPU time: .082 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:55 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v'
CPU time: .098 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:56 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/sim/dll_img_ram.v'
CPU time: .082 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:56 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/top.sv'
Parsing design file './../../../maria.srcs/sources_1/new/tb.sv'
CPU time: .084 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:53:56 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'glbl.v'
CPU time: .081 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:01:01 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/timing_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/line_ram.sv'
Parsing design file './../../../maria.srcs/sources_1/new/dma_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/memory_map.sv'
Parsing design file './../../../../vga.sv'
Parsing design file './../../../maria.srcs/sources_1/new/maria.sv'
CPU time: .090 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:01:01 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider_clk_wiz.v'
Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider.v'
CPU time: .082 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:01:01 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v'
CPU time: .103 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:01:02 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/sim/dll_img_ram.v'
CPU time: .091 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:01:02 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/top.sv'
Parsing design file './../../../maria.srcs/sources_1/new/tb.sv'
CPU time: .085 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:01:02 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'glbl.v'
CPU time: .086 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:01:23 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/timing_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/line_ram.sv'
Parsing design file './../../../maria.srcs/sources_1/new/dma_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/memory_map.sv'
Parsing design file './../../../../vga.sv'
Parsing design file './../../../maria.srcs/sources_1/new/maria.sv'
CPU time: .090 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:01:23 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider_clk_wiz.v'
Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider.v'
CPU time: .081 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:01:24 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v'
CPU time: .109 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:01:24 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/sim/dll_img_ram.v'
CPU time: .084 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:01:24 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/top.sv'
Parsing design file './../../../maria.srcs/sources_1/new/tb.sv'
CPU time: .082 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:01:24 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'glbl.v'
CPU time: .084 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:02:19 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/timing_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/line_ram.sv'
Parsing design file './../../../maria.srcs/sources_1/new/dma_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/memory_map.sv'
Parsing design file './../../../../vga.sv'
Parsing design file './../../../maria.srcs/sources_1/new/maria.sv'
CPU time: .091 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:02:20 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider_clk_wiz.v'
Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider.v'
CPU time: .083 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:02:20 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v'
CPU time: .101 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:02:20 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/sim/dll_img_ram.v'
CPU time: .084 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:02:20 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/top.sv'
Parsing design file './../../../maria.srcs/sources_1/new/tb.sv'
CPU time: .084 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:02:20 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'glbl.v'
CPU time: .081 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:07:52 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/timing_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/line_ram.sv'
Parsing design file './../../../maria.srcs/sources_1/new/dma_ctrl.sv'
Parsing design file './../../../maria.srcs/sources_1/new/memory_map.sv'
Parsing design file './../../../../vga.sv'
Parsing design file './../../../maria.srcs/sources_1/new/maria.sv'
CPU time: .092 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:07:52 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider_clk_wiz.v'
Parsing design file './../../../maria.srcs/sources_1/ip/clock_divider/clock_divider.v'
CPU time: .083 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:07:52 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v'
CPU time: .101 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:07:52 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/ip/dll_img_ram/sim/dll_img_ram.v'
CPU time: .085 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:07:53 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './../../../maria.srcs/sources_1/new/top.sv'
Parsing design file './../../../maria.srcs/sources_1/new/tb.sv'
CPU time: .086 seconds to compile
                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 23:07:53 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'glbl.v'
CPU time: .084 seconds to compile
