<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1722608350611">
  <ports id="1" name="input_0" type="PortType" originalName="input[0]" coreName="RAM" bitwidth="32" iftype="IfTypeRegister" arraysize="169">
    <dataOutputObjs>load</dataOutputObjs>
  </ports>
  <ports id="2" name="input_1" type="PortType" originalName="input[1]" coreName="RAM" bitwidth="32" iftype="IfTypeRegister" arraysize="169">
    <dataOutputObjs>load</dataOutputObjs>
  </ports>
  <ports id="3" name="input_2" type="PortType" originalName="input[2]" coreName="RAM" bitwidth="32" iftype="IfTypeRegister" arraysize="169">
    <dataOutputObjs>load</dataOutputObjs>
  </ports>
  <ports id="4" name="input_3" type="PortType" originalName="input[3]" coreName="RAM" bitwidth="32" iftype="IfTypeRegister" arraysize="169">
    <dataOutputObjs>load</dataOutputObjs>
  </ports>
  <ports id="5" name="input_4" type="PortType" originalName="input[4]" coreName="RAM" bitwidth="32" iftype="IfTypeRegister" arraysize="169">
    <dataOutputObjs>load</dataOutputObjs>
  </ports>
  <ports id="6" name="input_5" type="PortType" originalName="input[5]" coreName="RAM" bitwidth="32" iftype="IfTypeRegister" arraysize="169">
    <dataOutputObjs>load</dataOutputObjs>
  </ports>
  <ports id="7" name="conv_out" type="PortType" originalName="conv_out" coreName="RAM" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="1936"/>
  <edges id="229" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.0/@node_objs.1"/>
  <edges id="232" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1/@node_objs.0"/>
  <edges id="233" source_obj="//@blocks.1/@node_objs.6" sink_obj="//@blocks.1/@node_objs.0" is_back_edge="1"/>
  <edges id="234" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.1/@node_objs.0" is_back_edge="1"/>
  <edges id="237" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="238" source_obj="//@blocks.2/@node_objs.3" sink_obj="//@blocks.1/@node_objs.1" is_back_edge="1"/>
  <edges id="239" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.1/@node_objs.1" is_back_edge="1"/>
  <edges id="242" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1/@node_objs.2"/>
  <edges id="243" source_obj="//@blocks.9/@node_objs.9" sink_obj="//@blocks.1/@node_objs.2" is_back_edge="1"/>
  <edges id="244" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.1/@node_objs.2" is_back_edge="1"/>
  <edges id="246" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="247" source_obj="//@blocks.2/@node_objs.11" sink_obj="//@blocks.1/@node_objs.3" is_back_edge="1"/>
  <edges id="248" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.1/@node_objs.3" is_back_edge="1"/>
  <edges id="251" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1/@node_objs.4"/>
  <edges id="252" source_obj="//@blocks.9/@node_objs.7" sink_obj="//@blocks.1/@node_objs.4" is_back_edge="1"/>
  <edges id="253" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.1/@node_objs.4" is_back_edge="1"/>
  <edges id="254" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.1/@node_objs.5"/>
  <edges id="257" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.1/@node_objs.6"/>
  <edges id="260" source_obj="//@blocks.1/@node_objs.5" sink_obj="//@blocks.1/@node_objs.7"/>
  <edges id="261" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.1/@node_objs.7"/>
  <edges id="262" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.1/@node_objs.7"/>
  <edges id="265" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.3/@node_objs.0"/>
  <edges id="266" source_obj="//@blocks.3/@node_objs.2" sink_obj="//@blocks.3/@node_objs.0" is_back_edge="1"/>
  <edges id="267" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.3/@node_objs.0" is_back_edge="1"/>
  <edges id="268" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.3/@node_objs.1"/>
  <edges id="271" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.3/@node_objs.2"/>
  <edges id="274" source_obj="//@blocks.3/@node_objs.1" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="275" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="276" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="277" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="285" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.4/@node_objs.1"/>
  <edges id="286" source_obj="//@regions.0/@basic_blocks.0/@node_objs.4" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0" is_back_edge="1"/>
  <edges id="287" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0" is_back_edge="1"/>
  <edges id="289" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0"/>
  <edges id="290" source_obj="//@regions.0/@basic_blocks.1/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.1" is_back_edge="1"/>
  <edges id="291" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.1" is_back_edge="1"/>
  <edges id="294" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.1"/>
  <edges id="295" source_obj="//@regions.0/@basic_blocks.1/@node_objs.47" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.2" is_back_edge="1"/>
  <edges id="296" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.2" is_back_edge="1"/>
  <edges id="298" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.2"/>
  <edges id="299" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="302" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.4"/>
  <edges id="305" source_obj="//@regions.0/@basic_blocks.0/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="306" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="307" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="308" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.6/@node_objs.0"/>
  <edges id="309" source_obj="//@regions.0/@basic_blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="312" source_obj="//@regions.0/@basic_blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.1"/>
  <edges id="315" source_obj="//@regions.0/@basic_blocks.1/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.2"/>
  <edges id="317" source_obj="//@regions.0/@basic_blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.2"/>
  <edges id="318" source_obj="//@regions.0/@basic_blocks.1/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.3"/>
  <edges id="319" source_obj="//@regions.0/@basic_blocks.1/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.3"/>
  <edges id="320" source_obj="//@regions.0/@basic_blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.3"/>
  <edges id="331" source_obj="//@blocks.2/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.5"/>
  <edges id="338" source_obj="//@regions.0/@basic_blocks.1/@node_objs.4" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.7"/>
  <edges id="366" source_obj="//@blocks.2/@node_objs.11" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.9"/>
  <edges id="368" source_obj="//@regions.0/@basic_blocks.1/@node_objs.6" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.10"/>
  <edges id="391" source_obj="//@regions.0/@basic_blocks.1/@node_objs.11" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.13"/>
  <edges id="392" source_obj="//@regions.0/@basic_blocks.1/@node_objs.12" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.13"/>
  <edges id="394" source_obj="//@regions.0/@basic_blocks.1/@node_objs.14" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.15"/>
  <edges id="395" source_obj="//@regions.0/@basic_blocks.1/@node_objs.13" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.15"/>
  <edges id="396" source_obj="//@regions.0/@basic_blocks.1/@node_objs.15" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.16"/>
  <edges id="400" source_obj="//@regions.0/@basic_blocks.1/@node_objs.17" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.19"/>
  <edges id="401" source_obj="//@regions.0/@basic_blocks.1/@node_objs.18" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.19"/>
  <edges id="403" source_obj="//@regions.0/@basic_blocks.1/@node_objs.20" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.21"/>
  <edges id="404" source_obj="//@regions.0/@basic_blocks.1/@node_objs.19" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.21"/>
  <edges id="405" source_obj="//@regions.0/@basic_blocks.1/@node_objs.21" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.22"/>
  <edges id="409" source_obj="//@regions.0/@basic_blocks.1/@node_objs.23" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.25"/>
  <edges id="410" source_obj="//@regions.0/@basic_blocks.1/@node_objs.24" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.25"/>
  <edges id="412" source_obj="//@regions.0/@basic_blocks.1/@node_objs.26" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.27"/>
  <edges id="413" source_obj="//@regions.0/@basic_blocks.1/@node_objs.25" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.27"/>
  <edges id="414" source_obj="//@regions.0/@basic_blocks.1/@node_objs.27" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.28"/>
  <edges id="418" source_obj="//@regions.0/@basic_blocks.1/@node_objs.29" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.31"/>
  <edges id="419" source_obj="//@regions.0/@basic_blocks.1/@node_objs.30" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.31"/>
  <edges id="421" source_obj="//@regions.0/@basic_blocks.1/@node_objs.32" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.33"/>
  <edges id="422" source_obj="//@regions.0/@basic_blocks.1/@node_objs.31" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.33"/>
  <edges id="423" source_obj="//@regions.0/@basic_blocks.1/@node_objs.33" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.34"/>
  <edges id="427" source_obj="//@regions.0/@basic_blocks.1/@node_objs.35" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.37"/>
  <edges id="428" source_obj="//@regions.0/@basic_blocks.1/@node_objs.36" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.37"/>
  <edges id="430" source_obj="//@regions.0/@basic_blocks.1/@node_objs.38" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.39"/>
  <edges id="431" source_obj="//@regions.0/@basic_blocks.1/@node_objs.37" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.39"/>
  <edges id="432" source_obj="//@regions.0/@basic_blocks.1/@node_objs.39" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.40"/>
  <edges id="436" source_obj="//@regions.0/@basic_blocks.1/@node_objs.41" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.43"/>
  <edges id="437" source_obj="//@regions.0/@basic_blocks.1/@node_objs.42" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.43"/>
  <edges id="439" source_obj="//@regions.0/@basic_blocks.1/@node_objs.44" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.45"/>
  <edges id="440" source_obj="//@regions.0/@basic_blocks.1/@node_objs.43" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.45"/>
  <edges id="441" source_obj="//@regions.0/@basic_blocks.1/@node_objs.45" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.46"/>
  <edges id="443" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.47"/>
  <edges id="445" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.48"/>
  <edges id="446" source_obj="//@blocks.8/@node_objs.1" sink_obj="//@blocks.7/@node_objs.0" is_back_edge="1"/>
  <edges id="447" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.7/@node_objs.0" is_back_edge="1"/>
  <edges id="448" source_obj="//@blocks.2/@node_objs.14" sink_obj="//@blocks.7/@node_objs.0"/>
  <edges id="449" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.7/@node_objs.0"/>
  <edges id="450" source_obj="//@blocks.7/@node_objs.3" sink_obj="//@blocks.7/@node_objs.1" is_back_edge="1"/>
  <edges id="451" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.7/@node_objs.1" is_back_edge="1"/>
  <edges id="453" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.7/@node_objs.1"/>
  <edges id="454" source_obj="//@blocks.7/@node_objs.1" sink_obj="//@blocks.7/@node_objs.2"/>
  <edges id="456" source_obj="//@blocks.7/@node_objs.1" sink_obj="//@blocks.7/@node_objs.3"/>
  <edges id="458" source_obj="//@blocks.7/@node_objs.2" sink_obj="//@blocks.7/@node_objs.4"/>
  <edges id="459" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.7/@node_objs.4"/>
  <edges id="460" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.7/@node_objs.4"/>
  <edges id="466" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.8/@node_objs.1"/>
  <edges id="467" source_obj="//@blocks.8/@node_objs.0" sink_obj="//@blocks.8/@node_objs.1"/>
  <edges id="468" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.8/@node_objs.2"/>
  <edges id="484" source_obj="//@blocks.9/@node_objs.1" sink_obj="//@blocks.9/@node_objs.2"/>
  <edges id="485" source_obj="//@blocks.9/@node_objs.0" sink_obj="//@blocks.9/@node_objs.2"/>
  <edges id="486" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.9/@node_objs.3"/>
  <edges id="488" source_obj="//@blocks.9/@node_objs.2" sink_obj="//@blocks.9/@node_objs.4"/>
  <edges id="489" source_obj="//@blocks.9/@node_objs.3" sink_obj="//@blocks.9/@node_objs.4"/>
  <edges id="490" source_obj="//@blocks.9/@node_objs.4" sink_obj="//@blocks.9/@node_objs.5"/>
  <edges id="491" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.9/@node_objs.5"/>
  <edges id="493" source_obj="//@blocks.9/@node_objs.5" sink_obj="//@blocks.9/@node_objs.6"/>
  <edges id="497" source_obj="//@blocks.2/@node_objs.10" sink_obj="//@blocks.9/@node_objs.7"/>
  <edges id="500" source_obj="//@blocks.1/@node_objs.2" sink_obj="//@blocks.9/@node_objs.8"/>
  <edges id="501" source_obj="//@blocks.2/@node_objs.1" sink_obj="//@blocks.9/@node_objs.9"/>
  <edges id="503" source_obj="//@blocks.9/@node_objs.8" sink_obj="//@blocks.9/@node_objs.9"/>
  <edges id="504" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.9/@node_objs.10"/>
  <edges id="505" source_obj="//@blocks.1/@node_objs.1" sink_obj="//@blocks.2/@node_objs.0"/>
  <edges id="507" source_obj="//@blocks.1/@node_objs.2" sink_obj="//@blocks.2/@node_objs.1"/>
  <edges id="510" source_obj="//@blocks.2/@node_objs.1" sink_obj="//@blocks.2/@node_objs.2"/>
  <edges id="512" source_obj="//@blocks.1/@node_objs.3" sink_obj="//@blocks.2/@node_objs.2"/>
  <edges id="513" source_obj="//@blocks.2/@node_objs.1" sink_obj="//@blocks.2/@node_objs.3"/>
  <edges id="514" source_obj="//@blocks.2/@node_objs.0" sink_obj="//@blocks.2/@node_objs.3"/>
  <edges id="515" source_obj="//@blocks.1/@node_objs.1" sink_obj="//@blocks.2/@node_objs.3"/>
  <edges id="520" source_obj="//@blocks.2/@node_objs.1" sink_obj="//@blocks.2/@node_objs.5"/>
  <edges id="523" source_obj="//@blocks.1/@node_objs.4" sink_obj="//@blocks.2/@node_objs.6"/>
  <edges id="526" source_obj="//@blocks.2/@node_objs.6" sink_obj="//@blocks.2/@node_objs.7"/>
  <edges id="527" source_obj="//@blocks.2/@node_objs.5" sink_obj="//@blocks.2/@node_objs.7"/>
  <edges id="528" source_obj="//@blocks.2/@node_objs.2" sink_obj="//@blocks.2/@node_objs.8"/>
  <edges id="530" source_obj="//@blocks.2/@node_objs.7" sink_obj="//@blocks.2/@node_objs.9"/>
  <edges id="531" source_obj="//@blocks.2/@node_objs.1" sink_obj="//@blocks.2/@node_objs.9"/>
  <edges id="532" source_obj="//@blocks.2/@node_objs.9" sink_obj="//@blocks.2/@node_objs.10"/>
  <edges id="534" source_obj="//@blocks.1/@node_objs.4" sink_obj="//@blocks.2/@node_objs.10"/>
  <edges id="535" source_obj="//@blocks.2/@node_objs.7" sink_obj="//@blocks.2/@node_objs.11"/>
  <edges id="536" source_obj="//@blocks.2/@node_objs.8" sink_obj="//@blocks.2/@node_objs.11"/>
  <edges id="537" source_obj="//@blocks.2/@node_objs.2" sink_obj="//@blocks.2/@node_objs.11"/>
  <edges id="540" source_obj="//@blocks.2/@node_objs.4" sink_obj="//@blocks.2/@node_objs.12"/>
  <edges id="558" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.2/@node_objs.15"/>
  <edges id="637" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1"/>
  <edges id="638" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.10"/>
  <edges id="639" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.2"/>
  <edges id="640" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.3"/>
  <edges id="641" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.5"/>
  <edges id="642" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.4"/>
  <edges id="643" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.3" is_back_edge="1"/>
  <edges id="644" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@regions.0/@basic_blocks.0"/>
  <edges id="645" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@blocks.6"/>
  <edges id="646" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@regions.0/@basic_blocks.1"/>
  <edges id="647" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0" is_back_edge="1"/>
  <edges id="648" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.7"/>
  <edges id="649" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.9"/>
  <edges id="650" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.8"/>
  <edges id="651" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.7" is_back_edge="1"/>
  <edges id="652" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.1" is_back_edge="1"/>
  <edges id="2147483647" source_obj="//@regions.0/@basic_blocks.1/@node_objs.16" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.14" is_back_edge="1"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.14"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.16"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.20"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.22"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.26"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.28"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.32"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.34"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.38"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.40"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.44"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.46"/>
  <edges id="-1" source_obj="//@blocks.2/@node_objs.3" sink_obj="//@blocks.2/@node_objs.4"/>
  <edges id="-1" source_obj="//@blocks.2/@node_objs.11" sink_obj="//@blocks.2/@node_objs.12"/>
  <edges id="-1" source_obj="//@blocks.2/@node_objs.12" sink_obj="//@blocks.2/@node_objs.13"/>
  <edges id="-1" source_obj="//@blocks.2/@node_objs.10" sink_obj="//@blocks.2/@node_objs.14"/>
  <edges id="-1" source_obj="//@blocks.2/@node_objs.10" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.8"/>
  <edges id="-1" source_obj="//@blocks.2/@node_objs.10" sink_obj="//@blocks.2/@node_objs.13"/>
  <edges id="-1" source_obj="//@blocks.2/@node_objs.13" sink_obj="//@blocks.9/@node_objs.6"/>
  <edges id="-1" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.4/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.4/@node_objs.0"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.4"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.4"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.5"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.5" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.6"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.9"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.7"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.7" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.8"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.8" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.11"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.8" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.17"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.8" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.23"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.8" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.29"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.8" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.35"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.8" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.41"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.9" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.10"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.10" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.12"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.10" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.18"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.10" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.24"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.10" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.30"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.10" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.36"/>
  <edges id="-1" source_obj="//@regions.0/@basic_blocks.1/@node_objs.10" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.42"/>
  <edges id="-1" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.12"/>
  <edges id="-1" source_obj="//@ports.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.18"/>
  <edges id="-1" source_obj="//@ports.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.24"/>
  <edges id="-1" source_obj="//@ports.3" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.30"/>
  <edges id="-1" source_obj="//@ports.4" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.36"/>
  <edges id="-1" source_obj="//@ports.5" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.42"/>
  <edges id="-1" source_obj="//@blocks.7/@node_objs.1" sink_obj="//@blocks.8/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.8/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.9/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.9/@node_objs.1"/>
  <blocks id="31" name="block_31" type="BlockType">
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_40</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="23" name="w_sumf" lineNumber="48" originalName="w_sumf" fileName="conv/conv.cpp" fileDirectory=".." rtlName="w_sumf_U" coreName="RAM" contextFuncName="conv" bitwidth="32" opcode="alloca" m_display="0" m_topoIndex="1" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="48" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="30" name="_ln51" lineNumber="51" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="br" m_display="0" m_delay="1.76" m_topoIndex="8" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="51" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <controlInputObjs>block_40</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv/conv.cpp">
      <validLinenumbers>48</validLinenumbers>
      <validLinenumbers>51</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="40" name="block_40" type="BlockType">
    <controlInputObjs>block_31</controlInputObjs>
    <controlInputObjs>Filter2_Loop_end</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_203</controlOutputObjs>
    <controlOutputObjs>Filter2_Loop_begin</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="32" name="indvar_flatten21" lineNumber="51" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="11" opcode="phi" nodeLabel="1.0" m_display="0" m_topoIndex="9" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="51" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>block_31</controlInputObjs>
      <controlInputObjs>Filter2_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="33" name="r_0" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="4" opcode="phi" nodeLabel="1.0" m_display="0" m_topoIndex="10" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <controlInputObjs>block_31</controlInputObjs>
      <controlInputObjs>Filter2_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="34" name="indvar_flatten7" lineNumber="54" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="9" opcode="phi" nodeLabel="1.0" m_display="0" m_topoIndex="11" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="54" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <controlInputObjs>block_31</controlInputObjs>
      <controlInputObjs>Filter2_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="35" name="c_0" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="4" opcode="phi" nodeLabel="1.0" m_display="0" m_topoIndex="12" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <controlInputObjs>block_31</controlInputObjs>
      <controlInputObjs>Filter2_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="36" name="f_0" originalName="f" bitwidth="5" opcode="phi" nodeLabel="1.0" m_display="0" m_topoIndex="13" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <controlInputObjs>block_31</controlInputObjs>
      <controlInputObjs>Filter2_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="37" name="icmp_ln51" lineNumber="51" fileName="conv/conv.cpp" fileDirectory=".." rtlName="icmp_ln51_fu_544_p2" contextFuncName="conv" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="1.88" m_topoIndex="14" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="51" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="38" name="add_ln51" lineNumber="51" fileName="conv/conv.cpp" fileDirectory=".." rtlName="add_ln51_fu_550_p2" contextFuncName="conv" bitwidth="11" opcode="add" nodeLabel="1.0" m_display="0" m_delay="1.63" m_topoIndex="15" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="51" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="39" name="_ln51" lineNumber="51" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="br" nodeLabel="1.0" m_display="0" m_topoIndex="16" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="51" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>Filter2_Loop_begin</controlInputObjs>
      <controlInputObjs>block_203</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv/conv.cpp">
      <validLinenumbers>51</validLinenumbers>
      <validLinenumbers>79</validLinenumbers>
      <validLinenumbers>54</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="71" name="Filter2_Loop_begin" type="BlockType">
    <controlInputObjs>block_40</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_77</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="41" name="r" lineNumber="51" originalName="r" fileName="conv/conv.cpp" fileDirectory=".." rtlName="r_fu_621_p2" contextFuncName="conv" bitwidth="4" opcode="add" nodeLabel="2.0" m_display="0" m_delay="1.73" m_topoIndex="30" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="51" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="44" name="icmp_ln54" lineNumber="54" fileName="conv/conv.cpp" fileDirectory=".." rtlName="icmp_ln54_fu_556_p2" contextFuncName="conv" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="1.66" m_topoIndex="17" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="54" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="45" name="select_ln79" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." rtlName="select_ln79_fu_562_p3" contextFuncName="conv" bitwidth="4" opcode="select" nodeLabel="1.0" m_display="0" m_delay="1.02" m_topoIndex="18" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="46" name="select_ln79_1" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." rtlName="select_ln79_1_fu_627_p3" contextFuncName="conv" bitwidth="4" opcode="select" nodeLabel="2.0" m_display="0" m_delay="1.02" m_topoIndex="31" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>mul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="48" name="mul_ln79" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_mac_muladd_4eOg_U4" contextFuncName="conv" bitwidth="8" opcode="mul" nodeLabel="2.0" m_display="0" m_delay="3.36" m_topoIndex="33" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="49" name="xor_ln79" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." rtlName="xor_ln79_fu_570_p2" contextFuncName="conv" bitwidth="1" opcode="xor" nodeLabel="1.0" m_display="0" m_topoIndex="19" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="50" name="icmp_ln57" lineNumber="57" fileName="conv/conv.cpp" fileDirectory=".." rtlName="icmp_ln57_fu_576_p2" contextFuncName="conv" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="1.36" m_topoIndex="20" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="57" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="51" name="and_ln79" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." rtlName="and_ln79_fu_582_p2" contextFuncName="conv" bitwidth="1" opcode="and" nodeLabel="1.0" m_display="0" m_delay="0.97" m_topoIndex="21" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="52" name="c" lineNumber="54" fileName="conv/conv.cpp" fileDirectory=".." rtlName="c_fu_588_p2" contextFuncName="conv" bitwidth="4" opcode="add" nodeLabel="1.0" m_display="0" m_delay="1.73" m_topoIndex="22" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="54" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="54" name="or_ln79" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." rtlName="or_ln79_fu_594_p2" contextFuncName="conv" bitwidth="1" opcode="or" nodeLabel="1.0" m_display="0" m_topoIndex="23" m_clusterGroupNumber="2">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="55" name="select_ln79_2" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." rtlName="select_ln79_2_fu_600_p3" contextFuncName="conv" bitwidth="5" opcode="select" nodeLabel="1.0" m_display="0" m_delay="1.21" m_topoIndex="24" m_clusterGroupNumber="2">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="56" name="select_ln79_3" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." rtlName="select_ln79_3_fu_608_p3" contextFuncName="conv" bitwidth="4" opcode="select" nodeLabel="1.0" m_display="0" m_delay="1.02" m_topoIndex="25" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="58" name="add_ln79" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_mac_muladd_4eOg_U4" contextFuncName="conv" bitwidth="8" opcode="add" nodeLabel="2.0" m_display="0" m_delay="3.02" m_topoIndex="35" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>mul</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="65" name="add_ln79_1" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." rtlName="add_ln79_1_fu_654_p2" contextFuncName="conv" bitwidth="12" opcode="add" nodeLabel="2.0" m_display="0" m_delay="1.54" m_topoIndex="39" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="69" name="w_sum" lineNumber="59" originalName="w_sum" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="1.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="28" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="59" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="70" name="_ln60" lineNumber="60" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="br" nodeLabel="2.0" m_display="0" m_delay="1.76" m_topoIndex="42" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="60" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <controlInputObjs>block_77</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv/conv.cpp">
      <validLinenumbers>51</validLinenumbers>
      <validLinenumbers>54</validLinenumbers>
      <validLinenumbers>79</validLinenumbers>
      <validLinenumbers>57</validLinenumbers>
      <validLinenumbers>59</validLinenumbers>
      <validLinenumbers>60</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="77" name="block_77" type="BlockType">
    <controlInputObjs>Filter2_Loop_begin</controlInputObjs>
    <controlInputObjs>block_82</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>.preheader1.preheader.preheader</controlOutputObjs>
    <controlOutputObjs>block_82</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="72" name="ch_0" originalName="ch" bitwidth="3" opcode="phi" nodeLabel="3.0" m_display="0" m_topoIndex="43" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <controlInputObjs>Filter2_Loop_begin</controlInputObjs>
      <controlInputObjs>block_82</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="73" name="icmp_ln60" lineNumber="60" fileName="conv/conv.cpp" fileDirectory=".." rtlName="icmp_ln60_fu_665_p2" contextFuncName="conv" bitwidth="1" opcode="icmp" nodeLabel="3.0" m_display="0" m_delay="1.13" m_topoIndex="44" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="60" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="75" name="ch" lineNumber="60" originalName="ch" fileName="conv/conv.cpp" fileDirectory=".." rtlName="ch_fu_671_p2" contextFuncName="conv" bitwidth="3" opcode="add" nodeLabel="3.0" m_display="0" m_delay="1.65" m_topoIndex="45" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="60" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="76" name="_ln60" lineNumber="60" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="br" nodeLabel="3.0" m_display="0" m_topoIndex="46" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="60" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>block_82</controlInputObjs>
      <controlInputObjs>.preheader1.preheader.preheader</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv/conv.cpp">
      <validLinenumbers>60</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="82" name="block_82" type="BlockType">
    <controlInputObjs>block_77</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_77</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="80" name="w_sumf_addr_write_ln61" lineNumber="61" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="store" nodeLabel="3.0" m_display="0" m_delay="2.32" m_topoIndex="49" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="61" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>alloca</dataInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="81" name="_ln60" lineNumber="60" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="br" nodeLabel="3.0" m_display="0" m_topoIndex="50" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="60" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <controlInputObjs>block_77</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv/conv.cpp">
      <validLinenumbers>61</validLinenumbers>
      <validLinenumbers>60</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="84" name=".preheader1.preheader.preheader" type="BlockType">
    <controlInputObjs>block_77</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>.preheader1.preheader</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="83" name="_ln63" lineNumber="63" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="br" nodeLabel="3.0" m_display="0" m_delay="1.76" m_topoIndex="51" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="63" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <controlInputObjs>.preheader1.preheader</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv/conv.cpp">
      <validLinenumbers>63</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="172" name=".preheader.preheader" type="BlockType">
    <controlInputObjs>.preheader1.preheader</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>.preheader</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="171" name="_ln75" lineNumber="75" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="br" nodeLabel="16.0" m_display="0" m_delay="1.76" m_topoIndex="130" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="75" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <controlInputObjs>.preheader</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv/conv.cpp">
      <validLinenumbers>75</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="179" name=".preheader" type="BlockType">
    <controlInputObjs>.preheader.preheader</controlInputObjs>
    <controlInputObjs>block_185</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>Filter2_Loop_end</controlOutputObjs>
    <controlOutputObjs>block_185</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="173" name="w_sum_0" originalName="w_sum" bitwidth="32" opcode="phi" nodeLabel="17.0" m_display="0" m_topoIndex="131" m_clusterGroupNumber="-1">
      <dataInputObjs>fadd</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <controlInputObjs>block_185</controlInputObjs>
      <controlInputObjs>.preheader.preheader</controlInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="174" name="ch2_0" originalName="ch" bitwidth="3" opcode="phi" nodeLabel="17.0" m_display="0" m_topoIndex="132" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <controlInputObjs>block_185</controlInputObjs>
      <controlInputObjs>.preheader.preheader</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="175" name="icmp_ln75" lineNumber="75" fileName="conv/conv.cpp" fileDirectory=".." rtlName="icmp_ln75_fu_817_p2" contextFuncName="conv" bitwidth="1" opcode="icmp" nodeLabel="17.0" m_display="0" m_delay="1.13" m_topoIndex="133" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="75" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="177" name="ch_1" lineNumber="75" originalName="ch" fileName="conv/conv.cpp" fileDirectory=".." rtlName="ch_1_fu_823_p2" contextFuncName="conv" bitwidth="3" opcode="add" nodeLabel="17.0" m_display="0" m_delay="1.65" m_topoIndex="134" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="75" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="178" name="_ln75" lineNumber="75" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="br" nodeLabel="17.0" m_display="0" m_topoIndex="135" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="75" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>block_185</controlInputObjs>
      <controlInputObjs>Filter2_Loop_end</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv/conv.cpp">
      <validLinenumbers>75</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="185" name="block_185" type="BlockType">
    <controlInputObjs>.preheader</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>.preheader</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="182" name="w_sumf_load" lineNumber="76" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="17.0" nodeLatency="1" m_display="0" m_delay="2.32" m_topoIndex="138" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="76" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>alloca</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="183" name="w_sum_1" lineNumber="76" originalName="w_sum" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fadd_32ns_32bkb_U1" contextFuncName="conv" bitwidth="32" opcode="fadd" nodeLabel="18.0" nodeLatency="3" m_display="0" m_delay="10.5" m_topoIndex="143" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="76" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="184" name="_ln75" lineNumber="75" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="br" nodeLabel="21.0" m_display="0" m_topoIndex="144" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="75" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <controlInputObjs>.preheader</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv/conv.cpp">
      <validLinenumbers>76</validLinenumbers>
      <validLinenumbers>75</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="201" name="Filter2_Loop_end" type="BlockType">
    <controlInputObjs>.preheader</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_40</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="189" name="icmp_ln78" lineNumber="78" fileName="conv/conv.cpp" fileDirectory=".." rtlName="icmp_ln78_fu_870_p2" contextFuncName="conv" bitwidth="1" opcode="icmp" nodeLabel="22.0" m_display="0" m_delay="1.55" m_topoIndex="148" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="78" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="190" name="icmp_ln78_1" lineNumber="78" fileName="conv/conv.cpp" fileDirectory=".." rtlName="icmp_ln78_1_fu_876_p2" contextFuncName="conv" bitwidth="1" opcode="icmp" nodeLabel="22.0" m_display="0" m_delay="2.44" m_topoIndex="149" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="78" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="191" name="or_ln78" lineNumber="78" fileName="conv/conv.cpp" fileDirectory=".." rtlName="or_ln78_fu_882_p2" contextFuncName="conv" bitwidth="1" opcode="or" nodeLabel="22.0" m_display="0" m_topoIndex="150" m_clusterGroupNumber="3">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="78" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="192" name="tmp_7" lineNumber="78" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fcmp_32ns_32dEe_U3" contextFuncName="conv" bitwidth="1" opcode="fcmp" nodeLabel="17.0" nodeLatency="1" m_display="0" m_delay="5.43" m_topoIndex="139" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="78" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="193" name="and_ln78" lineNumber="78" fileName="conv/conv.cpp" fileDirectory=".." rtlName="and_ln78_fu_888_p2" contextFuncName="conv" bitwidth="1" opcode="and" nodeLabel="22.0" m_display="0" m_topoIndex="151" m_clusterGroupNumber="3">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="78" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="194" name="select_ln78" lineNumber="78" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_out_d0" contextFuncName="conv" bitwidth="32" opcode="select" nodeLabel="22.0" m_display="0" m_delay="0.97" m_topoIndex="152" m_clusterGroupNumber="3">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="78" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="195" name="conv_out_addr_write_ln79" lineNumber="79" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="store" nodeLabel="22.0" m_display="0" m_delay="3.25" m_topoIndex="153" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="79" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>select</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="197" name="f" lineNumber="57" originalName="f" fileName="conv/conv.cpp" fileDirectory=".." rtlName="f_fu_834_p2" contextFuncName="conv" bitwidth="5" opcode="add" nodeLabel="17.0" m_display="0" m_delay="1.78" m_topoIndex="140" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="57" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="198" name="add_ln54_1" lineNumber="54" fileName="conv/conv.cpp" fileDirectory=".." rtlName="add_ln54_1_fu_839_p2" contextFuncName="conv" bitwidth="9" opcode="add" nodeLabel="17.0" m_display="0" m_delay="1.82" m_topoIndex="141" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="54" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="199" name="select_ln54" lineNumber="54" fileName="conv/conv.cpp" fileDirectory=".." rtlName="select_ln54_fu_845_p3" contextFuncName="conv" bitwidth="9" opcode="select" nodeLabel="17.0" m_display="0" m_delay="0.96" m_topoIndex="142" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="54" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="200" name="_ln57" lineNumber="57" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="br" nodeLabel="22.0" m_display="0" m_topoIndex="154" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="57" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
      <controlInputObjs>block_40</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv/conv.cpp">
      <validLinenumbers>78</validLinenumbers>
      <validLinenumbers>79</validLinenumbers>
      <validLinenumbers>57</validLinenumbers>
      <validLinenumbers>54</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="203" name="block_203" type="BlockType">
    <controlInputObjs>block_40</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="202" name="_ln85" lineNumber="85" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="ret" nodeLabel="1.0" m_display="0" m_topoIndex="29" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv/conv.cpp" linenumber="85" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
    </node_objs>
    <fileValidLineNumbers fileName="conv/conv.cpp">
      <validLinenumbers>85</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <regions anchor_node="-1" region_type="8" interval="6" typeName="Pipeline" id="831" pipe_depth="12" RegionName="W_Row_Loop_W_Col_Loop">
    <basic_blocks id="91" name=".preheader1.preheader" type="BlockType">
      <controlInputObjs>.preheader1.preheader.preheader</controlInputObjs>
      <controlInputObjs>W_Col_Loop</controlInputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>.preheader.preheader</controlOutputObjs>
      <controlOutputObjs>W_Col_Loop</controlOutputObjs>
      <node_objs xsi:type="cdfg:CdfgNode" id="85" name="indvar_flatten" lineNumber="63" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="4" opcode="phi" nodeLabel="4.0" m_display="0" m_topoIndex="52" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="63" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>icmp</dataOutputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <controlInputObjs>W_Col_Loop</controlInputObjs>
        <controlInputObjs>.preheader1.preheader.preheader</controlInputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="86" name="wr_0" lineNumber="63" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="2" opcode="phi" nodeLabel="4.0" m_display="0" m_topoIndex="53" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="63" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <controlInputObjs>W_Col_Loop</controlInputObjs>
        <controlInputObjs>.preheader1.preheader.preheader</controlInputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="87" name="wc_0" originalName="wc" bitwidth="2" opcode="phi" nodeLabel="4.0" m_display="0" m_topoIndex="54" m_clusterGroupNumber="-1">
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>icmp</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <controlInputObjs>W_Col_Loop</controlInputObjs>
        <controlInputObjs>.preheader1.preheader.preheader</controlInputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="88" name="icmp_ln63" lineNumber="63" fileName="conv/conv.cpp" fileDirectory=".." rtlName="icmp_ln63_fu_682_p2" contextFuncName="conv" bitwidth="1" opcode="icmp" nodeLabel="4.0" m_display="0" m_delay="1.3" m_topoIndex="55" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="63" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>phi</dataInputObjs>
        <dataOutputObjs>br</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="89" name="add_ln63_1" lineNumber="63" fileName="conv/conv.cpp" fileDirectory=".." rtlName="add_ln63_1_fu_688_p2" contextFuncName="conv" bitwidth="4" opcode="add" nodeLabel="4.0" m_display="0" m_delay="1.73" m_topoIndex="56" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="63" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>phi</dataInputObjs>
        <dataOutputObjs>phi</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="90" name="_ln63" lineNumber="63" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="br" nodeLabel="4.0" m_display="0" m_topoIndex="57" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="63" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>icmp</dataInputObjs>
        <controlInputObjs>W_Col_Loop</controlInputObjs>
        <controlInputObjs>.preheader.preheader</controlInputObjs>
      </node_objs>
      <fileValidLineNumbers fileName="conv/conv.cpp">
        <validLinenumbers>63</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
    <basic_blocks id="170" name="W_Col_Loop" type="BlockType">
      <controlInputObjs>.preheader1.preheader</controlInputObjs>
      <controlOutputObjs>phi</controlOutputObjs>
      <controlOutputObjs>phi</controlOutputObjs>
      <controlOutputObjs>phi</controlOutputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>.preheader1.preheader</controlOutputObjs>
      <node_objs xsi:type="cdfg:CdfgNode" id="92" name="wr" lineNumber="63" originalName="wr" fileName="conv/conv.cpp" fileDirectory=".." rtlName="wr_fu_694_p2" contextFuncName="conv" bitwidth="2" opcode="add" nodeLabel="4.0" m_display="0" m_delay="1.56" m_topoIndex="58" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="63" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>phi</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="95" name="icmp_ln66" lineNumber="66" fileName="conv/conv.cpp" fileDirectory=".." rtlName="icmp_ln66_fu_700_p2" contextFuncName="conv" bitwidth="1" opcode="icmp" nodeLabel="4.0" m_display="0" m_delay="0.95" m_topoIndex="59" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="66" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>phi</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="96" name="select_ln63" lineNumber="63" fileName="conv/conv.cpp" fileDirectory=".." rtlName="select_ln63_fu_706_p3" contextFuncName="conv" bitwidth="2" opcode="select" nodeLabel="4.0" m_display="0" m_delay="0.99" m_topoIndex="60" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="63" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>phi</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="97" name="select_ln63_1" lineNumber="63" fileName="conv/conv.cpp" fileDirectory=".." rtlName="select_ln63_1_fu_714_p3" contextFuncName="conv" bitwidth="2" opcode="select" nodeLabel="4.0" m_display="0" m_delay="0.99" m_topoIndex="61" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="63" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>phi</dataInputObjs>
        <dataOutputObjs>phi</dataOutputObjs>
        <dataOutputObjs>sub</dataOutputObjs>
        <dataOutputObjs>sub</dataOutputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="101" name="sub_ln71" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="sub_ln71_fu_738_p2" contextFuncName="conv" bitwidth="5" opcode="sub" nodeLabel="4.0" m_display="0" m_topoIndex="65" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>select</dataInputObjs>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="103" name="add_ln63" lineNumber="63" fileName="conv/conv.cpp" fileDirectory=".." rtlName="add_ln63_fu_748_p2" contextFuncName="conv" bitwidth="4" opcode="add" nodeLabel="4.0" m_display="0" m_delay="1.73" m_topoIndex="67" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="63" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>select</dataInputObjs>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="105" name="mul_ln71" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_mac_muladd_4eOg_U5" contextFuncName="conv" bitwidth="8" opcode="mul" nodeLabel="4.0" m_display="0" m_delay="3.36" m_topoIndex="69" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="111" name="add_ln71" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="add_ln71_fu_765_p2" contextFuncName="conv" bitwidth="5" opcode="add" nodeLabel="4.0" m_display="0" m_delay="3.4" m_topoIndex="72" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>sub</dataInputObjs>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="113" name="add_ln71_2" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="add_ln71_2_fu_779_p2" contextFuncName="conv" bitwidth="9" opcode="add" nodeLabel="4.0" m_display="0" m_delay="1.82" m_topoIndex="74" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>select</dataInputObjs>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <dataOutputObjs>load</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="121" name="add_ln71_1" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="add_ln71_1_fu_794_p2" contextFuncName="conv" bitwidth="4" opcode="add" nodeLabel="4.0" m_display="0" m_delay="1.73" m_topoIndex="82" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>select</dataInputObjs>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="123" name="add_ln71_3" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_mac_muladd_4eOg_U5" contextFuncName="conv" bitwidth="8" opcode="add" nodeLabel="4.0" m_display="0" m_delay="3.02" m_topoIndex="84" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>mul</dataInputObjs>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <dataOutputObjs>load</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="131" name="conv_weights_0_load" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="92" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>fmul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="132" name="input_0_load" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="93" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>input_0</dataInputObjs>
        <dataOutputObjs>fmul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="133" name="tmp_s" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fmul_32ns_32cud_U2" contextFuncName="conv" bitwidth="32" opcode="fmul" nodeLabel="5.0" nodeLatency="1" m_display="0" m_delay="12.3" m_topoIndex="104" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>load</dataInputObjs>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>fadd</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="134" name="w_sumf_load_1" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="5.0" nodeLatency="1" m_display="1" m_delay="2.32" m_isLCDNode="true" m_isStartOfPath="true" m_topoIndex="105" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>store</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataOutputObjs>fadd</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="135" name="tmp_6" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fadd_32ns_32bkb_U1" contextFuncName="conv" bitwidth="32" opcode="fadd" nodeLabel="7.0" nodeLatency="3" m_display="1" m_delay="10.5" m_isLCDNode="true" m_topoIndex="108" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>load</dataInputObjs>
        <dataInputObjs>fmul</dataInputObjs>
        <dataOutputObjs>store</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="136" name="w_sumf_addr_2_write_ln71" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="store" nodeLabel="10.0" m_display="1" m_delay="2.32" m_isLCDNode="true" m_topoIndex="118" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>fadd</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="137" name="conv_weights_1_load" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="94" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>fmul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="138" name="input_1_load" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="95" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>input_1</dataInputObjs>
        <dataOutputObjs>fmul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="139" name="tmp_2_1" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fmul_32ns_32cud_U2" contextFuncName="conv" bitwidth="32" opcode="fmul" nodeLabel="6.0" nodeLatency="1" m_display="0" m_delay="12.3" m_topoIndex="106" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>load</dataInputObjs>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>fadd</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="140" name="w_sumf_load_2" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="6.0" nodeLatency="1" m_display="0" m_delay="2.32" m_topoIndex="107" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>alloca</dataInputObjs>
        <dataOutputObjs>fadd</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="141" name="tmp_3_1" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fadd_32ns_32bkb_U1" contextFuncName="conv" bitwidth="32" opcode="fadd" nodeLabel="8.0" nodeLatency="3" m_display="0" m_delay="10.5" m_topoIndex="111" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>load</dataInputObjs>
        <dataInputObjs>fmul</dataInputObjs>
        <dataOutputObjs>store</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="142" name="w_sumf_addr_3_write_ln71" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="store" nodeLabel="11.0" m_display="0" m_delay="2.32" m_topoIndex="122" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>fadd</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="143" name="conv_weights_2_load" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="96" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>fmul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="144" name="input_2_load" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="97" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>input_2</dataInputObjs>
        <dataOutputObjs>fmul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="145" name="tmp_2_2" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fmul_32ns_32cud_U2" contextFuncName="conv" bitwidth="32" opcode="fmul" nodeLabel="7.0" nodeLatency="1" m_display="0" m_delay="12.3" m_topoIndex="109" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>load</dataInputObjs>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>fadd</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="146" name="w_sumf_load_3" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="7.0" nodeLatency="1" m_display="0" m_delay="2.32" m_topoIndex="110" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>alloca</dataInputObjs>
        <dataOutputObjs>fadd</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="147" name="tmp_3_2" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fadd_32ns_32bkb_U1" contextFuncName="conv" bitwidth="32" opcode="fadd" nodeLabel="9.0" nodeLatency="3" m_display="0" m_delay="10.5" m_topoIndex="114" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>load</dataInputObjs>
        <dataInputObjs>fmul</dataInputObjs>
        <dataOutputObjs>store</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="148" name="w_sumf_addr_4_write_ln71" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="store" nodeLabel="12.0" m_display="0" m_delay="2.32" m_topoIndex="124" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>fadd</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="149" name="conv_weights_3_load" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="98" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>fmul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="150" name="input_3_load" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="99" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>input_3</dataInputObjs>
        <dataOutputObjs>fmul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="151" name="tmp_2_3" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fmul_32ns_32cud_U2" contextFuncName="conv" bitwidth="32" opcode="fmul" nodeLabel="8.0" nodeLatency="1" m_display="0" m_delay="12.3" m_topoIndex="112" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>load</dataInputObjs>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>fadd</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="152" name="w_sumf_load_4" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="8.0" nodeLatency="1" m_display="0" m_delay="2.32" m_topoIndex="113" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>alloca</dataInputObjs>
        <dataOutputObjs>fadd</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="153" name="tmp_3_3" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fadd_32ns_32bkb_U1" contextFuncName="conv" bitwidth="32" opcode="fadd" nodeLabel="10.0" nodeLatency="3" m_display="0" m_delay="10.5" m_topoIndex="119" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>load</dataInputObjs>
        <dataInputObjs>fmul</dataInputObjs>
        <dataOutputObjs>store</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="154" name="w_sumf_addr_5_write_ln71" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="store" nodeLabel="13.0" m_display="0" m_delay="2.32" m_topoIndex="126" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>fadd</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="155" name="conv_weights_4_load" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="100" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>fmul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="156" name="input_4_load" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="101" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>input_4</dataInputObjs>
        <dataOutputObjs>fmul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="157" name="tmp_2_4" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fmul_32ns_32cud_U2" contextFuncName="conv" bitwidth="32" opcode="fmul" nodeLabel="9.0" nodeLatency="1" m_display="0" m_delay="12.3" m_topoIndex="115" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>load</dataInputObjs>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>fadd</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="158" name="w_sumf_load_5" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="9.0" nodeLatency="1" m_display="0" m_delay="2.32" m_topoIndex="116" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>alloca</dataInputObjs>
        <dataOutputObjs>fadd</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="159" name="tmp_3_4" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fadd_32ns_32bkb_U1" contextFuncName="conv" bitwidth="32" opcode="fadd" nodeLabel="11.0" nodeLatency="3" m_display="0" m_delay="10.5" m_topoIndex="123" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>load</dataInputObjs>
        <dataInputObjs>fmul</dataInputObjs>
        <dataOutputObjs>store</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="160" name="w_sumf_addr_6_write_ln71" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="store" nodeLabel="14.0" m_display="0" m_delay="2.32" m_topoIndex="127" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>fadd</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="161" name="conv_weights_5_load" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="102" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>fmul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="162" name="input_5_load" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="3.25" m_topoIndex="103" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>input_5</dataInputObjs>
        <dataOutputObjs>fmul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="163" name="tmp_2_5" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fmul_32ns_32cud_U2" contextFuncName="conv" bitwidth="32" opcode="fmul" nodeLabel="10.0" nodeLatency="1" m_display="0" m_delay="12.3" m_topoIndex="120" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>load</dataInputObjs>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>fadd</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="164" name="w_sumf_load_6" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" bitwidth="32" opcode="load" nodeLabel="10.0" nodeLatency="1" m_display="0" m_delay="2.32" m_topoIndex="121" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>alloca</dataInputObjs>
        <dataOutputObjs>fadd</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="165" name="tmp_3_5" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." rtlName="conv_fadd_32ns_32bkb_U1" contextFuncName="conv" bitwidth="32" opcode="fadd" nodeLabel="12.0" nodeLatency="3" m_display="0" m_delay="10.5" m_topoIndex="125" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>load</dataInputObjs>
        <dataInputObjs>fmul</dataInputObjs>
        <dataOutputObjs>store</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="166" name="w_sumf_addr_7_write_ln71" lineNumber="71" fileName="conv/conv.cpp" fileDirectory=".." contextFuncName="conv" opcode="store" nodeLabel="15.0" m_display="0" m_delay="2.32" m_topoIndex="128" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="71" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>fadd</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="168" name="wc" lineNumber="66" originalName="wc" fileName="conv/conv.cpp" fileDirectory=".." rtlName="wc_fu_812_p2" contextFuncName="conv" bitwidth="2" opcode="add" nodeLabel="9.0" m_display="0" m_delay="1.56" m_topoIndex="117" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="conv/conv.cpp" linenumber="66" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019" functionName="conv"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>phi</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="169" name="_ln0" opcode="br" nodeLabel="15.0" m_display="0" m_topoIndex="129" m_clusterGroupNumber="-1">
        <controlInputObjs>.preheader1.preheader</controlInputObjs>
      </node_objs>
      <fileValidLineNumbers fileName="conv/conv.cpp">
        <validLinenumbers>63</validLinenumbers>
        <validLinenumbers>66</validLinenumbers>
        <validLinenumbers>71</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
  </regions>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <ScheduleInfo time="4"/>
  <ScheduleInfo time="5"/>
  <ScheduleInfo time="6"/>
  <ScheduleInfo time="7"/>
  <ScheduleInfo time="8"/>
  <ScheduleInfo time="9"/>
  <ScheduleInfo time="10"/>
  <ScheduleInfo time="11"/>
  <ScheduleInfo time="12"/>
  <ScheduleInfo time="13"/>
  <ScheduleInfo time="14"/>
  <ScheduleInfo time="15"/>
  <ScheduleInfo time="16"/>
  <ScheduleInfo time="17"/>
  <ScheduleInfo time="18"/>
  <ScheduleInfo time="19"/>
  <ScheduleInfo time="20"/>
  <ScheduleInfo time="21"/>
  <ScheduleInfo time="22"/>
  <regnodes realName="indvar_flatten21_reg_397">
    <nodeIds>32</nodeIds>
  </regnodes>
  <regnodes realName="input_0_addr_reg_1069">
    <nodeIds>125</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_reg_1006">
    <nodeIds>69</nodeIds>
  </regnodes>
  <regnodes realName="ch_1_reg_1222">
    <nodeIds>177</nodeIds>
  </regnodes>
  <regnodes realName="w_sumf_load_3_reg_1179">
    <nodeIds>146</nodeIds>
  </regnodes>
  <regnodes realName="select_ln79_1_reg_990">
    <nodeIds>46</nodeIds>
  </regnodes>
  <regnodes realName="w_sumf_load_6_reg_1214">
    <nodeIds>164</nodeIds>
  </regnodes>
  <regnodes realName="icmp_ln63_reg_1020">
    <nodeIds>88</nodeIds>
  </regnodes>
  <regnodes realName="reg_538">
    <nodeIds>134</nodeIds>
    <nodeIds>182</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_5_addr_reg_1064">
    <nodeIds>120</nodeIds>
  </regnodes>
  <regnodes realName="f_0_reg_443">
    <nodeIds>36</nodeIds>
  </regnodes>
  <regnodes realName="w_sumf_load_4_reg_1189">
    <nodeIds>152</nodeIds>
  </regnodes>
  <regnodes realName="f_reg_1232">
    <nodeIds>197</nodeIds>
  </regnodes>
  <regnodes realName="input_1_addr_reg_1074">
    <nodeIds>126</nodeIds>
  </regnodes>
  <regnodes realName="input_0_load_reg_1104">
    <nodeIds>132</nodeIds>
  </regnodes>
  <regnodes realName="tmp_2_2_reg_1174">
    <nodeIds>145</nodeIds>
  </regnodes>
  <regnodes realName="indvar_flatten7_reg_420">
    <nodeIds>34</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln79_2_reg_996">
    <nodeIds>63</nodeIds>
  </regnodes>
  <regnodes realName="wc_0_reg_487">
    <nodeIds>87</nodeIds>
  </regnodes>
  <regnodes realName="input_5_addr_reg_1094">
    <nodeIds>130</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_0_load_reg_1099">
    <nodeIds>131</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_3_addr_reg_1054">
    <nodeIds>118</nodeIds>
  </regnodes>
  <regnodes realName="select_ln79_2_reg_971">
    <nodeIds>55</nodeIds>
  </regnodes>
  <regnodes realName="tmp_2_1_reg_1164">
    <nodeIds>139</nodeIds>
  </regnodes>
  <regnodes realName="w_sumf_load_5_reg_1204">
    <nodeIds>158</nodeIds>
  </regnodes>
  <regnodes realName="ch2_0_reg_508">
    <nodeIds>174</nodeIds>
  </regnodes>
  <regnodes realName="w_sumf_addr_1_reg_1227">
    <nodeIds>181</nodeIds>
  </regnodes>
  <regnodes realName="c_0_reg_432">
    <nodeIds>35</nodeIds>
  </regnodes>
  <regnodes realName="input_2_addr_reg_1079">
    <nodeIds>127</nodeIds>
  </regnodes>
  <regnodes realName="ch_reg_1015">
    <nodeIds>75</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_2_load_reg_1119">
    <nodeIds>143</nodeIds>
  </regnodes>
  <regnodes realName="tmp_2_4_reg_1199">
    <nodeIds>157</nodeIds>
  </regnodes>
  <regnodes realName="w_sumf_addr_2_reg_921">
    <nodeIds>24</nodeIds>
  </regnodes>
  <regnodes realName="tmp_2_3_reg_1184">
    <nodeIds>151</nodeIds>
  </regnodes>
  <regnodes realName="w_sumf_addr_5_reg_939">
    <nodeIds>27</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_0_addr_reg_1039">
    <nodeIds>115</nodeIds>
  </regnodes>
  <regnodes realName="wr_0_reg_476">
    <nodeIds>86</nodeIds>
  </regnodes>
  <regnodes realName="select_ln63_1_reg_1034">
    <nodeIds>97</nodeIds>
  </regnodes>
  <regnodes realName="r_0_reg_408">
    <nodeIds>33</nodeIds>
  </regnodes>
  <regnodes realName="select_ln63_reg_1029">
    <nodeIds>96</nodeIds>
  </regnodes>
  <regnodes realName="add_ln51_reg_960">
    <nodeIds>38</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_1_addr_reg_1044">
    <nodeIds>116</nodeIds>
  </regnodes>
  <regnodes realName="ch_0_reg_454">
    <nodeIds>72</nodeIds>
  </regnodes>
  <regnodes realName="conv_out_addr_reg_1001">
    <nodeIds>67</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_5_load_reg_1149">
    <nodeIds>161</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_0_reg_498">
    <nodeIds>173</nodeIds>
  </regnodes>
  <regnodes realName="icmp_ln60_reg_1011">
    <nodeIds>73</nodeIds>
  </regnodes>
  <regnodes realName="input_5_load_reg_1154">
    <nodeIds>162</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_4_load_reg_1139">
    <nodeIds>155</nodeIds>
  </regnodes>
  <regnodes realName="w_sumf_addr_4_reg_933">
    <nodeIds>26</nodeIds>
  </regnodes>
  <regnodes realName="input_3_load_reg_1134">
    <nodeIds>150</nodeIds>
  </regnodes>
  <regnodes realName="tmp_2_5_reg_1209">
    <nodeIds>163</nodeIds>
  </regnodes>
  <regnodes realName="wc_reg_1194">
    <nodeIds>168</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_2_addr_reg_1049">
    <nodeIds>117</nodeIds>
  </regnodes>
  <regnodes realName="input_4_load_reg_1144">
    <nodeIds>156</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_1_reg_1242">
    <nodeIds>183</nodeIds>
  </regnodes>
  <regnodes realName="input_4_addr_reg_1089">
    <nodeIds>129</nodeIds>
  </regnodes>
  <regnodes realName="input_1_load_reg_1114">
    <nodeIds>138</nodeIds>
  </regnodes>
  <regnodes realName="w_sumf_addr_6_reg_945">
    <nodeIds>28</nodeIds>
  </regnodes>
  <regnodes realName="input_2_load_reg_1124">
    <nodeIds>144</nodeIds>
  </regnodes>
  <regnodes realName="w_sumf_load_2_reg_1169">
    <nodeIds>140</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_4_addr_reg_1059">
    <nodeIds>119</nodeIds>
  </regnodes>
  <regnodes realName="conv_bias_addr_reg_985">
    <nodeIds>68</nodeIds>
  </regnodes>
  <regnodes realName="w_sumf_addr_3_reg_927">
    <nodeIds>25</nodeIds>
  </regnodes>
  <regnodes realName="icmp_ln54_reg_965">
    <nodeIds>44</nodeIds>
  </regnodes>
  <regnodes realName="tmp_s_reg_1159">
    <nodeIds>133</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_3_load_reg_1129">
    <nodeIds>149</nodeIds>
  </regnodes>
  <regnodes realName="add_ln63_1_reg_1024">
    <nodeIds>89</nodeIds>
  </regnodes>
  <regnodes realName="input_3_addr_reg_1084">
    <nodeIds>128</nodeIds>
  </regnodes>
  <regnodes realName="select_ln54_reg_1237">
    <nodeIds>199</nodeIds>
  </regnodes>
  <regnodes realName="select_ln79_3_reg_978">
    <nodeIds>56</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_1_load_reg_1109">
    <nodeIds>137</nodeIds>
  </regnodes>
  <regnodes realName="indvar_flatten_reg_465">
    <nodeIds>85</nodeIds>
  </regnodes>
  <regnodes realName="w_sumf_addr_7_reg_951">
    <nodeIds>29</nodeIds>
  </regnodes>
  <expressionNodes realName="icmp_ln51_fu_544">
    <nodeIds>37</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln79_1_fu_627">
    <nodeIds>46</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_2_cast_fu_641">
    <nodeIds>59</nodeIds>
  </expressionNodes>
  <expressionNodes realName="indvar_flatten21_phi_fu_401">
    <nodeIds>32</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln51_fu_550">
    <nodeIds>38</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sumf_addr_7_gep_fu_184">
    <nodeIds>29</nodeIds>
  </expressionNodes>
  <expressionNodes realName="input_5_addr_gep_fu_302">
    <nodeIds>130</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln78_fu_870">
    <nodeIds>189</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln71_5_fu_799">
    <nodeIds>122</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln71_1_fu_794">
    <nodeIds>121</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln61_fu_677">
    <nodeIds>78</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln63_1_fu_688">
    <nodeIds>89</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln54_fu_845">
    <nodeIds>199</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sumf_addr_3_gep_fu_152">
    <nodeIds>25</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_9_cast_fu_771">
    <nodeIds>112</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln78_fu_894">
    <nodeIds>194</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_weights_0_addr_gep_fu_225">
    <nodeIds>115</nodeIds>
  </expressionNodes>
  <expressionNodes realName="ch_fu_671">
    <nodeIds>75</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln71_4_fu_784">
    <nodeIds>114</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln71_fu_765">
    <nodeIds>111</nodeIds>
  </expressionNodes>
  <expressionNodes realName="ch2_0_phi_fu_512">
    <nodeIds>174</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln63_fu_748">
    <nodeIds>103</nodeIds>
  </expressionNodes>
  <expressionNodes realName="wc_fu_812">
    <nodeIds>168</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sub_ln71_fu_738">
    <nodeIds>101</nodeIds>
  </expressionNodes>
  <expressionNodes realName="input_0_addr_gep_fu_267">
    <nodeIds>125</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln57_fu_576">
    <nodeIds>50</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln66_fu_700">
    <nodeIds>95</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln79_fu_582">
    <nodeIds>51</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_bias_addr_gep_fu_192">
    <nodeIds>68</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln78_fu_866">
    <nodeIds>188</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln54_1_fu_839">
    <nodeIds>198</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sumf_addr_1_gep_fu_385">
    <nodeIds>181</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_weights_3_addr_gep_fu_246">
    <nodeIds>118</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln71_1_fu_734">
    <nodeIds>100</nodeIds>
  </expressionNodes>
  <expressionNodes realName="wr_0_phi_fu_480">
    <nodeIds>86</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln71_6_fu_803">
    <nodeIds>124</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln79_fu_570">
    <nodeIds>49</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln63_fu_682">
    <nodeIds>88</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln79_4_fu_660">
    <nodeIds>66</nodeIds>
  </expressionNodes>
  <expressionNodes realName="wr_fu_694">
    <nodeIds>92</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c_0_phi_fu_436">
    <nodeIds>35</nodeIds>
  </expressionNodes>
  <expressionNodes realName="indvar_flatten7_phi_fu_424">
    <nodeIds>34</nodeIds>
  </expressionNodes>
  <expressionNodes realName="input_4_addr_gep_fu_295">
    <nodeIds>129</nodeIds>
  </expressionNodes>
  <expressionNodes realName="r_0_phi_fu_412">
    <nodeIds>33</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln71_fu_722">
    <nodeIds>98</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sumf_addr_2_gep_fu_144">
    <nodeIds>24</nodeIds>
  </expressionNodes>
  <expressionNodes realName="grp_fu_903">
    <nodeIds>48</nodeIds>
    <nodeIds>58</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln66_fu_757">
    <nodeIds>106</nodeIds>
  </expressionNodes>
  <expressionNodes realName="input_3_addr_gep_fu_288">
    <nodeIds>128</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln59_fu_616">
    <nodeIds>62</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_out_addr_gep_fu_205">
    <nodeIds>67</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sumf_addr_gep_fu_212">
    <nodeIds>79</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln79_3_fu_651">
    <nodeIds>64</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln79_fu_562">
    <nodeIds>45</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sumf_alloca_fu_140">
    <nodeIds>23</nodeIds>
  </expressionNodes>
  <expressionNodes realName="ch_1_fu_823">
    <nodeIds>177</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln71_2_fu_753">
    <nodeIds>104</nodeIds>
  </expressionNodes>
  <expressionNodes realName="r_fu_621">
    <nodeIds>41</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln79_fu_594">
    <nodeIds>54</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln78_1_fu_876">
    <nodeIds>190</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_fu_856">
    <nodeIds>187</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln78_fu_888">
    <nodeIds>193</nodeIds>
  </expressionNodes>
  <expressionNodes realName="wc_0_phi_fu_491">
    <nodeIds>87</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln79_1_fu_654">
    <nodeIds>65</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_weights_2_addr_gep_fu_239">
    <nodeIds>117</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln79_2_fu_648">
    <nodeIds>63</nodeIds>
  </expressionNodes>
  <expressionNodes realName="input_1_addr_gep_fu_274">
    <nodeIds>126</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln71_3_fu_761">
    <nodeIds>110</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_weights_4_addr_gep_fu_253">
    <nodeIds>119</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln79_3_fu_608">
    <nodeIds>56</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_weights_1_addr_gep_fu_232">
    <nodeIds>116</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln63_1_fu_714">
    <nodeIds>97</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln78_fu_882">
    <nodeIds>191</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln79_1_fu_638">
    <nodeIds>57</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c_fu_588">
    <nodeIds>52</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln60_fu_665">
    <nodeIds>73</nodeIds>
  </expressionNodes>
  <expressionNodes realName="bitcast_ln78_fu_852">
    <nodeIds>186</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sumf_addr_6_gep_fu_176">
    <nodeIds>28</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln79_fu_634">
    <nodeIds>47</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln71_2_fu_779">
    <nodeIds>113</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln79_2_fu_600">
    <nodeIds>55</nodeIds>
  </expressionNodes>
  <expressionNodes realName="ch_0_phi_fu_458">
    <nodeIds>72</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sumf_addr_4_gep_fu_160">
    <nodeIds>26</nodeIds>
  </expressionNodes>
  <expressionNodes realName="grp_fu_912">
    <nodeIds>105</nodeIds>
    <nodeIds>123</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln63_fu_706">
    <nodeIds>96</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_4_fu_726">
    <nodeIds>99</nodeIds>
  </expressionNodes>
  <expressionNodes realName="indvar_flatten_phi_fu_469">
    <nodeIds>85</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sumf_addr_5_gep_fu_168">
    <nodeIds>27</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln63_fu_744">
    <nodeIds>102</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln54_fu_556">
    <nodeIds>44</nodeIds>
  </expressionNodes>
  <expressionNodes realName="f_0_phi_fu_447">
    <nodeIds>36</nodeIds>
  </expressionNodes>
  <expressionNodes realName="f_fu_834">
    <nodeIds>197</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_0_phi_fu_501">
    <nodeIds>173</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln75_fu_817">
    <nodeIds>175</nodeIds>
  </expressionNodes>
  <expressionNodes realName="input_2_addr_gep_fu_281">
    <nodeIds>127</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln76_fu_829">
    <nodeIds>180</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_weights_5_addr_gep_fu_260">
    <nodeIds>120</nodeIds>
  </expressionNodes>
  <moduleNodes realName="grp_fu_519">
    <nodeIds>135</nodeIds>
    <nodeIds>141</nodeIds>
    <nodeIds>147</nodeIds>
    <nodeIds>153</nodeIds>
    <nodeIds>159</nodeIds>
    <nodeIds>165</nodeIds>
    <nodeIds>183</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_526">
    <nodeIds>133</nodeIds>
    <nodeIds>139</nodeIds>
    <nodeIds>145</nodeIds>
    <nodeIds>151</nodeIds>
    <nodeIds>157</nodeIds>
    <nodeIds>163</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_532">
    <nodeIds>192</nodeIds>
  </moduleNodes>
  <memoryPorts dataString="conv_bias">
    <nodeIds>69</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_out">
    <nodeIds>195</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_weights_0">
    <nodeIds>131</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_weights_1">
    <nodeIds>137</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_weights_2">
    <nodeIds>143</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_weights_3">
    <nodeIds>149</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_weights_4">
    <nodeIds>155</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_weights_5">
    <nodeIds>161</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="input_0">
    <nodeIds>132</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="input_1">
    <nodeIds>138</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="input_2">
    <nodeIds>144</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="input_3">
    <nodeIds>150</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="input_4">
    <nodeIds>156</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="input_5">
    <nodeIds>162</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="w_sumf">
    <nodeIds>80</nodeIds>
    <nodeIds>136</nodeIds>
    <nodeIds>142</nodeIds>
    <nodeIds>148</nodeIds>
    <nodeIds>154</nodeIds>
    <nodeIds>160</nodeIds>
    <nodeIds>166</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="w_sumf" portID="1">
    <nodeIds>134</nodeIds>
    <nodeIds>140</nodeIds>
    <nodeIds>146</nodeIds>
    <nodeIds>152</nodeIds>
    <nodeIds>158</nodeIds>
    <nodeIds>164</nodeIds>
    <nodeIds>182</nodeIds>
  </memoryPorts>
  <ioPorts name="conv_out(p0)">
    <contents name="store">
      <nodeIds>195</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="input_0(p0)">
    <contents name="load">
      <nodeIds>132</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="input_1(p0)">
    <contents name="load">
      <nodeIds>138</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="input_2(p0)">
    <contents name="load">
      <nodeIds>144</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="input_3(p0)">
    <contents name="load">
      <nodeIds>150</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="input_4(p0)">
    <contents name="load">
      <nodeIds>156</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="input_5(p0)">
    <contents name="load">
      <nodeIds>162</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="15" stage="1" latency="1"/>
      <operations id="16" stage="1" latency="1"/>
      <operations id="17" stage="1" latency="1"/>
      <operations id="18" stage="1" latency="1"/>
      <operations id="19" stage="1" latency="1"/>
      <operations id="20" stage="1" latency="1"/>
      <operations id="21" stage="1" latency="1"/>
      <operations id="22" stage="1" latency="1"/>
      <operations id="23" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="25" stage="1" latency="1"/>
      <operations id="26" stage="1" latency="1"/>
      <operations id="27" stage="1" latency="1"/>
      <operations id="28" stage="1" latency="1"/>
      <operations id="29" stage="1" latency="1"/>
      <operations id="30" stage="1" latency="1"/>
    </states>
    <states id="2">
      <operations id="32" stage="1" latency="1"/>
      <operations id="33" stage="1" latency="1"/>
      <operations id="34" stage="1" latency="1"/>
      <operations id="35" stage="1" latency="1"/>
      <operations id="36" stage="1" latency="1"/>
      <operations id="37" stage="1" latency="1"/>
      <operations id="38" stage="1" latency="1"/>
      <operations id="39" stage="1" latency="1"/>
      <operations id="44" stage="1" latency="1"/>
      <operations id="45" stage="1" latency="1"/>
      <operations id="49" stage="1" latency="1"/>
      <operations id="50" stage="1" latency="1"/>
      <operations id="51" stage="1" latency="1"/>
      <operations id="52" stage="1" latency="1"/>
      <operations id="54" stage="1" latency="1"/>
      <operations id="55" stage="1" latency="1"/>
      <operations id="56" stage="1" latency="1"/>
      <operations id="62" stage="1" latency="1"/>
      <operations id="68" stage="1" latency="1"/>
      <operations id="69" stage="2" latency="2"/>
      <operations id="202" stage="1" latency="1"/>
    </states>
    <states id="3">
      <operations id="41" stage="1" latency="1"/>
      <operations id="42" stage="1" latency="1"/>
      <operations id="43" stage="1" latency="1"/>
      <operations id="46" stage="1" latency="1"/>
      <operations id="47" stage="1" latency="1"/>
      <operations id="48" stage="1" latency="1"/>
      <operations id="53" stage="1" latency="1"/>
      <operations id="57" stage="1" latency="1"/>
      <operations id="58" stage="1" latency="1"/>
      <operations id="59" stage="1" latency="1"/>
      <operations id="60" stage="1" latency="1"/>
      <operations id="61" stage="1" latency="1"/>
      <operations id="63" stage="1" latency="1"/>
      <operations id="64" stage="1" latency="1"/>
      <operations id="65" stage="1" latency="1"/>
      <operations id="66" stage="1" latency="1"/>
      <operations id="67" stage="1" latency="1"/>
      <operations id="69" stage="1" latency="2"/>
      <operations id="70" stage="1" latency="1"/>
    </states>
    <states id="4">
      <operations id="72" stage="1" latency="1"/>
      <operations id="73" stage="1" latency="1"/>
      <operations id="74" stage="1" latency="1"/>
      <operations id="75" stage="1" latency="1"/>
      <operations id="76" stage="1" latency="1"/>
      <operations id="78" stage="1" latency="1"/>
      <operations id="79" stage="1" latency="1"/>
      <operations id="80" stage="1" latency="1"/>
      <operations id="81" stage="1" latency="1"/>
      <operations id="83" stage="1" latency="1"/>
    </states>
    <states id="5">
      <operations id="85" stage="1" latency="1"/>
      <operations id="86" stage="1" latency="1"/>
      <operations id="87" stage="1" latency="1"/>
      <operations id="88" stage="1" latency="1"/>
      <operations id="89" stage="1" latency="1"/>
      <operations id="90" stage="1" latency="1"/>
      <operations id="92" stage="1" latency="1"/>
      <operations id="95" stage="1" latency="1"/>
      <operations id="96" stage="1" latency="1"/>
      <operations id="97" stage="1" latency="1"/>
      <operations id="98" stage="1" latency="1"/>
      <operations id="99" stage="1" latency="1"/>
      <operations id="100" stage="1" latency="1"/>
      <operations id="101" stage="1" latency="1"/>
      <operations id="102" stage="1" latency="1"/>
      <operations id="103" stage="1" latency="1"/>
      <operations id="104" stage="1" latency="1"/>
      <operations id="105" stage="1" latency="1"/>
      <operations id="106" stage="1" latency="1"/>
      <operations id="110" stage="1" latency="1"/>
      <operations id="111" stage="1" latency="1"/>
      <operations id="112" stage="1" latency="1"/>
      <operations id="113" stage="1" latency="1"/>
      <operations id="114" stage="1" latency="1"/>
      <operations id="115" stage="1" latency="1"/>
      <operations id="116" stage="1" latency="1"/>
      <operations id="117" stage="1" latency="1"/>
      <operations id="118" stage="1" latency="1"/>
      <operations id="119" stage="1" latency="1"/>
      <operations id="120" stage="1" latency="1"/>
      <operations id="121" stage="1" latency="1"/>
      <operations id="122" stage="1" latency="1"/>
      <operations id="123" stage="1" latency="1"/>
      <operations id="124" stage="1" latency="1"/>
      <operations id="125" stage="1" latency="1"/>
      <operations id="126" stage="1" latency="1"/>
      <operations id="127" stage="1" latency="1"/>
      <operations id="128" stage="1" latency="1"/>
      <operations id="129" stage="1" latency="1"/>
      <operations id="130" stage="1" latency="1"/>
      <operations id="131" stage="2" latency="2"/>
      <operations id="132" stage="2" latency="2"/>
      <operations id="137" stage="2" latency="2"/>
      <operations id="138" stage="2" latency="2"/>
      <operations id="143" stage="2" latency="2"/>
      <operations id="144" stage="2" latency="2"/>
      <operations id="149" stage="2" latency="2"/>
      <operations id="150" stage="2" latency="2"/>
      <operations id="155" stage="2" latency="2"/>
      <operations id="156" stage="2" latency="2"/>
      <operations id="161" stage="2" latency="2"/>
      <operations id="162" stage="2" latency="2"/>
    </states>
    <states id="6">
      <operations id="131" stage="1" latency="2"/>
      <operations id="132" stage="1" latency="2"/>
      <operations id="133" stage="2" latency="2"/>
      <operations id="134" stage="2" latency="2"/>
      <operations id="137" stage="1" latency="2"/>
      <operations id="138" stage="1" latency="2"/>
      <operations id="143" stage="1" latency="2"/>
      <operations id="144" stage="1" latency="2"/>
      <operations id="149" stage="1" latency="2"/>
      <operations id="150" stage="1" latency="2"/>
      <operations id="155" stage="1" latency="2"/>
      <operations id="156" stage="1" latency="2"/>
      <operations id="161" stage="1" latency="2"/>
      <operations id="162" stage="1" latency="2"/>
    </states>
    <states id="7">
      <operations id="133" stage="1" latency="2"/>
      <operations id="134" stage="1" latency="2"/>
      <operations id="139" stage="2" latency="2"/>
      <operations id="140" stage="2" latency="2"/>
    </states>
    <states id="8">
      <operations id="135" stage="4" latency="4"/>
      <operations id="139" stage="1" latency="2"/>
      <operations id="140" stage="1" latency="2"/>
      <operations id="145" stage="2" latency="2"/>
      <operations id="146" stage="2" latency="2"/>
    </states>
    <states id="9">
      <operations id="135" stage="3" latency="4"/>
      <operations id="141" stage="4" latency="4"/>
      <operations id="145" stage="1" latency="2"/>
      <operations id="146" stage="1" latency="2"/>
      <operations id="151" stage="2" latency="2"/>
      <operations id="152" stage="2" latency="2"/>
    </states>
    <states id="10">
      <operations id="135" stage="2" latency="4"/>
      <operations id="141" stage="3" latency="4"/>
      <operations id="147" stage="4" latency="4"/>
      <operations id="151" stage="1" latency="2"/>
      <operations id="152" stage="1" latency="2"/>
      <operations id="157" stage="2" latency="2"/>
      <operations id="158" stage="2" latency="2"/>
      <operations id="168" stage="1" latency="1"/>
    </states>
    <states id="11">
      <operations id="135" stage="1" latency="4"/>
      <operations id="136" stage="1" latency="1"/>
      <operations id="141" stage="2" latency="4"/>
      <operations id="147" stage="3" latency="4"/>
      <operations id="153" stage="4" latency="4"/>
      <operations id="157" stage="1" latency="2"/>
      <operations id="158" stage="1" latency="2"/>
      <operations id="163" stage="2" latency="2"/>
      <operations id="164" stage="2" latency="2"/>
    </states>
    <states id="12">
      <operations id="141" stage="1" latency="4"/>
      <operations id="142" stage="1" latency="1"/>
      <operations id="147" stage="2" latency="4"/>
      <operations id="153" stage="3" latency="4"/>
      <operations id="159" stage="4" latency="4"/>
      <operations id="163" stage="1" latency="2"/>
      <operations id="164" stage="1" latency="2"/>
    </states>
    <states id="13">
      <operations id="147" stage="1" latency="4"/>
      <operations id="148" stage="1" latency="1"/>
      <operations id="153" stage="2" latency="4"/>
      <operations id="159" stage="3" latency="4"/>
      <operations id="165" stage="4" latency="4"/>
    </states>
    <states id="14">
      <operations id="153" stage="1" latency="4"/>
      <operations id="154" stage="1" latency="1"/>
      <operations id="159" stage="2" latency="4"/>
      <operations id="165" stage="3" latency="4"/>
    </states>
    <states id="15">
      <operations id="159" stage="1" latency="4"/>
      <operations id="160" stage="1" latency="1"/>
      <operations id="165" stage="2" latency="4"/>
    </states>
    <states id="16">
      <operations id="93" stage="1" latency="1"/>
      <operations id="94" stage="1" latency="1"/>
      <operations id="107" stage="1" latency="1"/>
      <operations id="108" stage="1" latency="1"/>
      <operations id="109" stage="1" latency="1"/>
      <operations id="165" stage="1" latency="4"/>
      <operations id="166" stage="1" latency="1"/>
      <operations id="167" stage="1" latency="1"/>
      <operations id="169" stage="1" latency="1"/>
    </states>
    <states id="17">
      <operations id="171" stage="1" latency="1"/>
    </states>
    <states id="18">
      <operations id="173" stage="1" latency="1"/>
      <operations id="174" stage="1" latency="1"/>
      <operations id="175" stage="1" latency="1"/>
      <operations id="176" stage="1" latency="1"/>
      <operations id="177" stage="1" latency="1"/>
      <operations id="178" stage="1" latency="1"/>
      <operations id="180" stage="1" latency="1"/>
      <operations id="181" stage="1" latency="1"/>
      <operations id="182" stage="2" latency="2"/>
      <operations id="192" stage="2" latency="2"/>
      <operations id="197" stage="1" latency="1"/>
      <operations id="198" stage="1" latency="1"/>
      <operations id="199" stage="1" latency="1"/>
    </states>
    <states id="19">
      <operations id="182" stage="1" latency="2"/>
      <operations id="183" stage="4" latency="4"/>
    </states>
    <states id="20">
      <operations id="183" stage="3" latency="4"/>
    </states>
    <states id="21">
      <operations id="183" stage="2" latency="4"/>
    </states>
    <states id="22">
      <operations id="183" stage="1" latency="4"/>
      <operations id="184" stage="1" latency="1"/>
    </states>
    <states id="23">
      <operations id="186" stage="1" latency="1"/>
      <operations id="187" stage="1" latency="1"/>
      <operations id="188" stage="1" latency="1"/>
      <operations id="189" stage="1" latency="1"/>
      <operations id="190" stage="1" latency="1"/>
      <operations id="191" stage="1" latency="1"/>
      <operations id="192" stage="1" latency="2"/>
      <operations id="193" stage="1" latency="1"/>
      <operations id="194" stage="1" latency="1"/>
      <operations id="195" stage="1" latency="1"/>
      <operations id="196" stage="1" latency="1"/>
      <operations id="200" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="5">
      <condition id="-1"/>
    </transitions>
    <transitions inState="17" outState="18">
      <condition id="-1"/>
    </transitions>
    <transitions inState="18" outState="19">
      <condition id="-1"/>
    </transitions>
    <transitions inState="18" outState="23">
      <condition id="-1"/>
    </transitions>
    <transitions inState="19" outState="20">
      <condition id="-1"/>
    </transitions>
    <transitions inState="20" outState="21">
      <condition id="-1"/>
    </transitions>
    <transitions inState="21" outState="22">
      <condition id="-1"/>
    </transitions>
    <transitions inState="22" outState="18">
      <condition id="-1"/>
    </transitions>
    <transitions inState="23" outState="2">
      <condition id="-1"/>
    </transitions>
    <transitions inState="6" outState="7">
      <condition id="-1"/>
    </transitions>
    <transitions inState="7" outState="8">
      <condition id="-1"/>
    </transitions>
    <transitions inState="8" outState="9">
      <condition id="-1"/>
    </transitions>
    <transitions inState="9" outState="10">
      <condition id="-1"/>
    </transitions>
    <transitions inState="10" outState="11">
      <condition id="-1"/>
    </transitions>
    <transitions inState="11" outState="12">
      <condition id="-1"/>
    </transitions>
    <transitions inState="12" outState="13">
      <condition id="-1"/>
    </transitions>
    <transitions inState="13" outState="14">
      <condition id="-1"/>
    </transitions>
    <transitions inState="14" outState="15">
      <condition id="-1"/>
    </transitions>
    <transitions inState="15" outState="16">
      <condition id="-1"/>
    </transitions>
    <transitions inState="16" outState="5">
      <condition id="-1"/>
    </transitions>
    <transitions inState="5" outState="17">
      <condition id="-1"/>
    </transitions>
    <transitions inState="5" outState="6">
      <condition id="-1"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="conv" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="197473" mMaxLatency="197473">
      <subRegions>2</subRegions>
      <subRegions>3</subRegions>
      <subRegions>11</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="2" mTag="Entry" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>31</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="3" mTag="Row_Loop_Col_Loop_Filter2_Loop" mII="-1" mDepth="-1" mMinTripCount="1936" mMaxTripCount="1936" mMinLatency="197472" mMaxLatency="197472" mType="1">
      <subRegions>4</subRegions>
      <subRegions>5</subRegions>
      <subRegions>6</subRegions>
      <subRegions>7</subRegions>
      <subRegions>8</subRegions>
      <subRegions>9</subRegions>
      <subRegions>10</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="4" mTag="Region 1" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMaxLatency="1">
      <basicBlocks>40</basicBlocks>
      <basicBlocks>71</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="5" mTag="Row_Loop_Col_Loop_Filter2_Loop.1" mII="-1" mDepth="-1" mMinTripCount="6" mMaxTripCount="6" mMinLatency="6" mMaxLatency="6" mType="1">
      <basicBlocks>77</basicBlocks>
      <basicBlocks>82</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="6" mTag="Region 2" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>84</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="7" mTag="W_Row_Loop_W_Col_Loop" mII="6" mDepth="12" mMinTripCount="9" mMaxTripCount="9" mMinLatency="59" mMaxLatency="59" mType="1">
      <basicBlocks>91</basicBlocks>
      <basicBlocks>170</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="8" mTag="Region 3" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>172</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="9" mTag="Row_Loop_Col_Loop_Filter2_Loop.3" mII="-1" mDepth="-1" mMinTripCount="6" mMaxTripCount="6" mMinLatency="30" mMaxLatency="30" mType="1">
      <basicBlocks>179</basicBlocks>
      <basicBlocks>185</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="10" mTag="Region 4" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="1" mMaxLatency="1">
      <basicBlocks>201</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="11" mTag="Return" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>203</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
