{"vcs1":{"timestamp_begin":1769579902.570206684, "rt":6.68, "ut":6.41, "st":0.18}}
{"vcselab":{"timestamp_begin":1769579909.299576367, "rt":0.29, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769579909.626654237, "rt":0.22, "ut":0.16, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769579902.311941513}
{"VCS_COMP_START_TIME": 1769579902.311941513}
{"VCS_COMP_END_TIME": 1769579909.896869632}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 345496}}
{"vcselab": {"peak_mem": 173712}}
