# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sari_vivado.srcs/sources_1/new/bit_shift.vhd" \
"../../../../sari_vivado.srcs/sources_1/bd/design_1/ipshared/9dd3/hdl/vhdl/sari_mmult.vhd" \
"../../../../sari_vivado.ip_user_files/bd/design_1/ip/design_1_sari_mmult_0_0/sim/design_1_sari_mmult_0_0.vhd" \
"../../../../sari_vivado.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../../sari_vivado.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/sim/design_1_axi_bram_ctrl_0_1.vhd" \
"../../../../sari_vivado.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_2/sim/design_1_axi_bram_ctrl_0_2.vhd" \
"../../../../sari_vivado.ip_user_files/bd/design_1/ip/design_1_bit_shift_0_0/sim/design_1_bit_shift_0_0.vhd" \
"../../../../sari_vivado.ip_user_files/bd/design_1/ip/design_1_bit_shift_0_1/sim/design_1_bit_shift_0_1.vhd" \
"../../../../sari_vivado.ip_user_files/bd/design_1/ip/design_1_bit_shift_1_0/sim/design_1_bit_shift_1_0.vhd" \
"../../../../sari_vivado.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../../sari_vivado.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../../sari_vivado.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.vhd" \
"../../../../sari_vivado.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../sari_vivado.srcs/sources_1/imports/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
