// Seed: 1918489231
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output wand id_2,
    input wor id_3,
    input tri1 id_4,
    input supply1 id_5,
    output uwire id_6
);
  assign module_0 = 1;
  id_8(
      .id_0(1)
  );
  wire id_9;
  assign id_2 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output logic id_2,
    output wand id_3,
    input tri1 id_4,
    output uwire id_5
);
  reg id_7 = 1;
  always id_2 = #1 id_7;
  module_0(
      id_4, id_5, id_5, id_1, id_1, id_1, id_5
  );
endmodule
