### RV32I Base Instruction Set

| | | | | | | | |
|-|-|-|-|-|-|-|-|
|imm[31:12]               |     |      |    |rd           |0110111 | LUI       | âœ… |
|imm[31:12]               |     |      |    |rd           |0010111 | AUIPC     | ðŸš« |
|imm[20\|10:1\|11\|19:12] |     |      |    |rd           |1101111 | JAL       | ðŸ”¨ |
|imm[11:0]                |     |rs1   |000 |rd           |1100111 | JALR      | ðŸ”¨|
|imm[12\|10:5]            |rs2  |rs1   |000 |imm[4:1\|11] |1100011 | BEQ       | âœ… |
|imm[12\|10:5]            |rs2  |rs1   |001 |imm[4:1\|11] |1100011 | BNE       | âœ… |
|imm[12\|10:5]            |rs2  |rs1   |100 |imm[4:1\|11] |1100011 | BLT       | ðŸš« |
|imm[12\|10:5]            |rs2  |rs1   |101 |imm[4:1\|11] |1100011 | BGE       | ðŸš« |
|imm[12\|10:5]            |rs2  |rs1   |110 |imm[4:1\|11] |1100011 | BLTU      | ðŸš« |
|imm[12\|10:5]            |rs2  |rs1   |111 |imm[4:1\|11] |1100011 | BGEU      | ðŸš« |
|imm[11:0]                |     |rs1   |000 |rd           |0000011 | LB        | ðŸš« |
|imm[11:0]                |     |rs1   |001 |rd           |0000011 | LH        | ðŸš« |
|imm[11:0]                |     |rs1   |010 |rd           |0000011 | LW        | ðŸš« |
|imm[11:0]                |     |rs1   |100 |rd           |0000011 | LBU       | ðŸš« |
|imm[11:0]                |     |rs1   |101 |rd           |0000011 | LHU       | ðŸš« |
|imm[11:5]                |rs2  |rs1   |000 |imm[4:0]     |0100011 | SB        | ðŸš« |
|imm[11:5]                |rs2  |rs1   |001 |imm[4:0]     |0100011 | SH        | ðŸš« |
|imm[11:5]                |rs2  |rs1   |010 |imm[4:0]     |0100011 | SW        | ðŸš« |
|imm[11:0]                |     |rs1   |000 |rd           |0010011 | ADDI      | âœ… |
|imm[11:0]                |     |rs1   |010 |rd           |0010011 | SLTI      | ðŸ”¨ |
|imm[11:0]                |     |rs1   |011 |rd           |0010011 | SLTIU     | ðŸ”¨ |
|imm[11:0]                |     |rs1   |100 |rd           |0010011 | XORI      | ðŸ”¨ |
|imm[11:0]                |     |rs1   |110 |rd           |0010011 | ORI       | ðŸ”¨ |
|imm[11:0]                |     |rs1   |111 |rd           |0010011 | ANDI      | ðŸ”¨ |
|0000000                  |shamt|rs1   |001 |rd           |0010011 | SLLI      | ðŸ”¨ |
|0000000                  |shamt|rs1   |101 |rd           |0010011 | SRLI      | ðŸ”¨ |
|0100000                  |shamt|rs1   |101 |rd           |0010011 | SRAI      | ðŸ”¨ |
|0000000                  |rs2  |rs1   |000 |rd           |0110011 | ADD       | âœ… |
|0100000                  |rs2  |rs1   |000 |rd           |0110011 | SUB       | âœ… |
|0000000                  |rs2  |rs1   |001 |rd           |0110011 | SLL       | ðŸ”¨ |
|0000000                  |rs2  |rs1   |010 |rd           |0110011 | SLT       | ðŸ”¨ |
|0000000                  |rs2  |rs1   |011 |rd           |0110011 | SLTU      | âœ… |
|0000000                  |rs2  |rs1   |100 |rd           |0110011 | XOR       | ðŸ”¨ |
|0000000                  |rs2  |rs1   |101 |rd           |0110011 | SRL       | âœ… |
|0100000                  |rs2  |rs1   |101 |rd           |0110011 | SRA       | ðŸ”¨ |
|0000000                  |rs2  |rs1   |110 |rd           |0110011 | OR        | âœ… |
|0000000                  |rs2  |rs1   |111 |rd           |0110011 | AND       | ðŸ”¨ |
|fm      \| pred          |succ |rs1   |000 |rd           |0001111 | FENCE     | ðŸš« |
|1000    \| 0011          |0011 |00000 |000 |00000        |0001111 | FENCE.TSO | ðŸš« |
|0000    \| 0001          |0000 |00000 |000 |00000        |0001111 | PAUSE     | ðŸš« |
|000000000000             |     |00000 |000 |00000        |1110011 | ECALL     | ðŸš« |
|000000000001             |     |00000 |000 |00000        |1110011 | EBREAK    | ðŸš« |

### RV32M Standard Extension

| | | | | | | | |
|-|-|-|-|-|-|-|-|
|0000001                  |rs2  |rs1   |000 |rd           |0110011 | MUL      | ðŸš« |
|0000001                  |rs2  |rs1   |001 |rd           |0110011 | MULH     | ðŸš« |
|0000001                  |rs2  |rs1   |010 |rd           |0110011 | MULHSU   | ðŸš« |
|0000001                  |rs2  |rs1   |011 |rd           |0110011 | MULHU    | ðŸš« |
|0000001                  |rs2  |rs1   |100 |rd           |0110011 | DIV      | ðŸš« |
|0000001                  |rs2  |rs1   |101 |rd           |0110011 | DIVU     | ðŸš« |
|0000001                  |rs2  |rs1   |110 |rd           |0110011 | REM      | ðŸš« |
|0000001                  |rs2  |rs1   |111 |rd           |0110011 | REMU     | ðŸš« |
