{
  "catalog": {
    "items": [
      {
        "name": "cips_ddr_pl_debug",
        "display": "Versal CIPS Design",
        "latest_revision": "1.0",
        "commit_id": "ff8d7024decaa46e2378e5b1b65645f691b5acac",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "ff8d7024decaa46e2378e5b1b65645f691b5acac",
            "date": "27-08-2020",
            "history": "Updated description and picture"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_ddr_pl_debug",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mb_preset",
        "display": "MicroBlaze Design Presets",
        "latest_revision": "1.0",
        "commit_id": "cbb860e7262e2c7e5b9d9412a90ad079f90ce26e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "cbb860e7262e2c7e5b9d9412a90ad079f90ce26e",
            "date": "29-06-2020",
            "history": "Fixed typo"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MicroBlaze Design Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mpsoc_preset",
        "display": "Zynq UltraScale+ MPSoC Design Presets",
        "latest_revision": "1.0",
        "commit_id": "d3986eba989cf40b0d5ee8019646d17894dc7019",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "d3986eba989cf40b0d5ee8019646d17894dc7019",
            "date": "06-03-2020",
            "history": "Zynq UltraScale+  based example design for Xilinx Evaluation Boards"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq UltraScale+ MPSoC Design Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zynq7000_preset",
        "display": "Zynq-7000 Design Presets",
        "latest_revision": "1.0",
        "commit_id": "8e6ba2f4aee6b102e4bed523399e28036090094e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "8e6ba2f4aee6b102e4bed523399e28036090094e",
            "date": "06-03-2020",
            "history": "Zynq-7000 based example design for Xilinx Evaluation Boards"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq-7000 Design Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "axidma",
        "display": "AXI DMA",
        "latest_revision": "1.0",
        "commit_id": "d1ec67f90f1fc8e68331c4f00d28007f93ce4a8b",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "d1ec67f90f1fc8e68331c4f00d28007f93ce4a8b",
            "date": "18-01-2021:17:37:30",
            "history": "Added board AXI DMA v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/VCK190-AXIDMA-Example",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "soc_vip",
        "display": "Versal ACAP CIPS PS VIP",
        "latest_revision": "1.0",
        "commit_id": "8e6ba2f4aee6b102e4bed523399e28036090094e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "8e6ba2f4aee6b102e4bed523399e28036090094e",
            "date": "08-02-2021:05:11:54",
            "history": "Added board Versal ACAP CIPS PS VIP v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_vip",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_mb_preset",
        "display": "Versal MicroBlaze Design Presets",
        "latest_revision": "1.0",
        "commit_id": "57ba40d2080d719f1e224027bc055c452eadfdda",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "57ba40d2080d719f1e224027bc055c452eadfdda",
            "date": "09-03-2021:09:51:31",
            "history": "Added board Versal MicroBlaze Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_mb_preset",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "multirategty",
        "display": "Multi-Rate GTY",
        "latest_revision": "1.0",
        "commit_id": "21df7f4bf6e383b91b1d352325e003741c04555a",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "21df7f4bf6e383b91b1d352325e003741c04555a",
            "date": "26-05-2021:06:01:30",
            "history": "Added board Multi-Rate GTY v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal Multi-Rate GTY",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ext_platform",
        "display": "Versal Extensible Embedded Platform",
        "latest_revision": "1.0",
        "commit_id": "49bc33b351de1683bb6e14814e5db96482c4aa16",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "49bc33b351de1683bb6e14814e5db96482c4aa16",
            "date": "24-06-2021:08:47:28",
            "history": "Added board Versal Extensible Embedded Platform v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_Extensible_Embedded_Platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ext_platform_part",
        "display": "Versal Extensible Embedded Platform part_support",
        "latest_revision": "1.0",
        "commit_id": "49bc33b351de1683bb6e14814e5db96482c4aa16",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "49bc33b351de1683bb6e14814e5db96482c4aa16",
            "date": "17-11-2021:08:57:40",
            "history": "Added board Versal Extensible Embedded Platform part_support v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_Extensible_Embedded_Platform_Part",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "TMR_Microblaze",
        "display": "TMR Microblaze Example Design",
        "latest_revision": "1.0",
        "commit_id": "15ec61d635d6b131fb469ec0ad33af66294183da",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "15ec61d635d6b131fb469ec0ad33af66294183da",
            "date": "24-11-2021:10:43:37",
            "history": "Added board TMR Microblaze Example Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/TMR_Microblaze",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal CPM PCIe Debug",
        "display": "Versal CPM PCIe Debug",
        "latest_revision": "1.0",
        "commit_id": "61ed8320b70fe130110ce49ae9a2b00baad9b522",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "61ed8320b70fe130110ce49ae9a2b00baad9b522",
            "date": "24-11-2021:10:43:37",
            "history": "Added board Versal CPM PCIe Debug v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIe_Debug",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "MPSoC_ext_platform",
        "display": "Extensible Platform ExampleDesign for MPSoC",
        "latest_revision": "1.0",
        "commit_id": "49bc33b351de1683bb6e14814e5db96482c4aa16",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "49bc33b351de1683bb6e14814e5db96482c4aa16",
            "date": "04-01-2022:06:35:23",
            "history": "Added board Extensible Platform ExampleDesign for MPSoC v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MPSoC_Ext_Platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "BFT",
        "display": "BFT",
        "latest_revision": "1.0",
        "commit_id": "1026d92cb8e4cf9a0d6d7078e917c66d0e563981",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "1026d92cb8e4cf9a0d6d7078e917c66d0e563981",
            "date": "05-01-2022:04:15:30",
            "history": "Added board BFT v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/bft",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpu_hdl",
        "display": "CPU (HDL)",
        "latest_revision": "1.0",
        "commit_id": "1026d92cb8e4cf9a0d6d7078e917c66d0e563981",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "1026d92cb8e4cf9a0d6d7078e917c66d0e563981",
            "date": "05-01-2022:04:15:30",
            "history": "Added board CPU (HDL) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/cpu_hdl",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpu_netlist",
        "display": "CPU (Synthesized)",
        "latest_revision": "1.0",
        "commit_id": "1026d92cb8e4cf9a0d6d7078e917c66d0e563981",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "1026d92cb8e4cf9a0d6d7078e917c66d0e563981",
            "date": "05-01-2022:04:15:30",
            "history": "Added board CPU (Synthesized) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/cpu_netlist",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "wave_gen",
        "display": "Wavegen (HDL)",
        "latest_revision": "1.0",
        "commit_id": "1026d92cb8e4cf9a0d6d7078e917c66d0e563981",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "1026d92cb8e4cf9a0d6d7078e917c66d0e563981",
            "date": "05-01-2022:04:15:30",
            "history": "Added board Wavegen (HDL) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/wave_gen",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      }
    ],
    "categories": [
      {
        "name": "single_part",
        "display_name": "Single Part",
        "description": "This category represents all the boards which have single part",
        "parent": ""
      },
      {
        "name": "multi_part",
        "display_name": "Multi Part",
        "description": "This category represents all the boards which have multi part",
        "parent": ""
      },
      {
        "name": "daughter_card",
        "display_name": "Daughter Card",
        "description": "This category represents all the boards which are daughter cards",
        "parent": ""
      },
      {
        "name": "misc",
        "display_name": "Misc",
        "description": "This category represents miscellaneous variety of boards",
        "default": true,
        "parent": ""
      },
      {
        "name": "examples",
        "display_name": "Examples",
        "description": "This category represents configurable example designs",
        "default": true,
        "parent": ""
      }
    ]
  },
  "_major": 1,
  "_minor": 0
}