# Created from LPC865.svd

name: INPUTMUX
description: LPC86x Input multiplexing (INPUT MUX)
groupName: INPUTMUX
registers:
  - dim: 2
    dimIncrement: 4
    name: DMA_INMUX_INMUX[%s]
    description: DMA output trigger selection to become DMA trigger
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 31
    resetMask: 31
    fields:
      - name: INP
        description: DMA trigger output number (decimal value) for DMA channel n (n
          = 0 to 15).
        bitOffset: 0
        bitWidth: 5
        access: read-write
  - dim: 3
    dimIncrement: 4
    name: FTM0_INMUX[%s]
    description: input select register for FTM0
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0
          to 12). 0 = GPIO_INT4; 1 = GPIO_INT5; 2 = GPIO_INT6; 3 = GPIO_INT7; 4= ADC0_SEQA_IRQ;
          5 = ADC0_SEQB_IRQ; 6 = COMP0_OUT; 7 = FTM0_INIT_TRIG ORed with FTM0_EXT_TRIG;
          8 = FTM1_INIT_TRIG ORed with FTM1_EXT_TRIG; 9= Ored (FTM0_CH0, FTM0_CH1,..,
          FTM0_CH5); 10 = Ored (FTM1_CH0, FTM1_CH1,.., FTM1_CH3); 11 = SDMA_TRIGOUT_A;
          12 = SDMA_TRIGOUT_B.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - dim: 16
    dimIncrement: 4
    name: DMA_ITRIG_INMUX[%s]
    description: Trigger select register for DMA channel
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0
          to 12). 0 = GPIO_INT4; 1 = GPIO_INT5; 2 = GPIO_INT6; 3 = GPIO_INT7; 4= ADC0_SEQA_IRQ;
          5 = ADC0_SEQB_IRQ; 6 = COMP0_OUT; 7 = FTM0_INIT_TRIG ORed with FTM0_EXT_TRIG;
          8 = FTM1_INIT_TRIG ORed with FTM1_EXT_TRIG; 9= Ored (FTM0_CH0, FTM0_CH1,..,
          FTM0_CH5); 10 = Ored (FTM1_CH0, FTM1_CH1,.., FTM1_CH3); 11 = SDMA_TRIGOUT_A;
          12 = SDMA_TRIGOUT_B.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - dim: 3
    dimIncrement: 4
    name: FTM1_INMUX[%s]
    description: input select register for FTM1 input
    addressOffset: 160
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0
          to 12). 0 = GPIO_INT4; 1 = GPIO_INT5; 2 = GPIO_INT6; 3 = GPIO_INT7; 4= ADC0_SEQA_IRQ;
          5 = ADC0_SEQB_IRQ; 6 = COMP0_OUT; 7 = FTM0_INIT_TRIG ORed with FTM0_EXT_TRIG;
          8 = FTM1_INIT_TRIG ORed with FTM1_EXT_TRIG; 9= Ored (FTM0_CH0, FTM0_CH1,..,
          FTM0_CH5); 10 = Ored (FTM1_CH0, FTM1_CH1,.., FTM1_CH3); 11 = SDMA_TRIGOUT_A;
          12 = SDMA_TRIGOUT_B.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - dim: 4
    dimIncrement: 4
    name: FTM0_FLT_INMUX[%s]
    description: input select register for FTM0 FAULT
    addressOffset: 192
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: INP
        description: Trigger input number (decimal value) for DMA channel n (n = 0
          to 12). 0 = GPIO_INT4; 1 = GPIO_INT5; 2 = GPIO_INT6; 3 = GPIO_INT7; 4= ADC0_SEQA_IRQ;
          5 = ADC0_SEQB_IRQ; 6 = COMP0_OUT; 7 = FTM0_INIT_TRIG ORed with FTM0_EXT_TRIG;
          8 = FTM1_INIT_TRIG ORed with FTM1_EXT_TRIG; 9= Ored (FTM0_CH0, FTM0_CH1,..,
          FTM0_CH5); 10 = Ored (FTM1_CH0, FTM1_CH1,.., FTM1_CH3); 11 = SDMA_TRIGOUT_A;
          12 = SDMA_TRIGOUT_B.
        bitOffset: 0
        bitWidth: 4
        access: read-write
addressBlocks:
  - offset: 0
    size: 208
    usage: registers
