#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug 12 18:57:11 2019
# Process ID: 28192
# Current directory: K:/sola/isa_test_20190812/project_1/project_1.runs/design_1_axi_isa_v1_0_0_0_synth_1
# Command line: vivado.exe -log design_1_axi_isa_v1_0_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_isa_v1_0_0_0.tcl
# Log file: K:/sola/isa_test_20190812/project_1/project_1.runs/design_1_axi_isa_v1_0_0_0_synth_1/design_1_axi_isa_v1_0_0_0.vds
# Journal file: K:/sola/isa_test_20190812/project_1/project_1.runs/design_1_axi_isa_v1_0_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_isa_v1_0_0_0.tcl -notrace
Command: synth_design -top design_1_axi_isa_v1_0_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 444.039 ; gain = 96.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_isa_v1_0_0_0' [k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_isa_v1_0_0_0/synth/design_1_axi_isa_v1_0_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_isa_v1_0' [k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cf86/sources_1/imports/sources_1/imports/hdl/axi_isa_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_isa_v1_0_S00_AXI' [k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cf86/sources_1/imports/sources_1/imports/hdl/axi_isa_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cf86/sources_1/imports/sources_1/imports/hdl/axi_isa_v1_0_S00_AXI.v:246]
INFO: [Synth 8-226] default block is never used [k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cf86/sources_1/imports/sources_1/imports/hdl/axi_isa_v1_0_S00_AXI.v:419]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cf86/sources_1/imports/sources_1/imports/hdl/axi_isa_v1_0_S00_AXI.v:234]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cf86/sources_1/imports/sources_1/imports/hdl/axi_isa_v1_0_S00_AXI.v:238]
INFO: [Synth 8-6155] done synthesizing module 'axi_isa_v1_0_S00_AXI' (1#1) [k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cf86/sources_1/imports/sources_1/imports/hdl/axi_isa_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'ISA_Controller' [k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cf86/sources_1/imports/sources_1/new/ISA_Controller.v:23]
	Parameter IDLE bound to: 4'b0000 
	Parameter ISA_WRITE bound to: 4'b0001 
	Parameter ISA_READ bound to: 4'b0010 
INFO: [Synth 8-6155] done synthesizing module 'ISA_Controller' (2#1) [k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cf86/sources_1/imports/sources_1/new/ISA_Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_isa_v1_0' (3#1) [k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cf86/sources_1/imports/sources_1/imports/hdl/axi_isa_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_isa_v1_0_0_0' (4#1) [k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_isa_v1_0_0_0/synth/design_1_axi_isa_v1_0_0_0.v:58]
WARNING: [Synth 8-3331] design ISA_Controller has unconnected port irq5
WARNING: [Synth 8-3331] design axi_isa_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_isa_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_isa_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_isa_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_isa_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_isa_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 495.070 ; gain = 147.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 495.070 ; gain = 147.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 495.070 ; gain = 147.102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 803.766 ; gain = 1.852
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 803.766 ; gain = 455.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 803.766 ; gain = 455.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 803.766 ; gain = 455.797
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ISA_Controller'
INFO: [Synth 8-5544] ROM "oe_isa_sd1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "isa_sd_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "isa_sa" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "isa_wr_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slave_isa_rd_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                             0000
               ISA_WRITE |                               10 |                             0001
                ISA_READ |                               00 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'ISA_Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 803.766 ; gain = 455.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 25    
	   6 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_isa_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
Module ISA_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_axi_isa_v1_0_0_0 has port oe_isa_sa1 driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_isa_v1_0_0_0 has port oe_isa_sa2 driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_isa_v1_0_0_0 has port oe_isa_in driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_isa_v1_0_0_0 has port oe_isa_out driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_isa_v1_0_0_0 has port dir_isa_sa1 driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_isa_v1_0_0_0 has port dir_isa_sa2 driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_isa_v1_0_0_0 has port dir_isa_in driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_isa_v1_0_0_0 has port dir_isa_out driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_isa_v1_0_0_0 has port isa_aen driven by constant 0
WARNING: [Synth 8-3331] design design_1_axi_isa_v1_0_0_0 has unconnected port irq5
WARNING: [Synth 8-3331] design design_1_axi_isa_v1_0_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_axi_isa_v1_0_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_axi_isa_v1_0_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_axi_isa_v1_0_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_axi_isa_v1_0_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_axi_isa_v1_0_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/axi_isa_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_isa_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_isa_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_isa_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_isa_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_isa_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/axi_isa_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_axi_isa_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_isa_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_axi_isa_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_isa_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_axi_isa_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_isa_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_axi_isa_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_isa_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_axi_isa_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_isa_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_axi_isa_v1_0_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 803.766 ; gain = 455.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 836.172 ; gain = 488.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 836.609 ; gain = 488.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 857.680 ; gain = 509.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 857.680 ; gain = 509.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 857.680 ; gain = 509.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 857.680 ; gain = 509.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 857.680 ; gain = 509.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 857.680 ; gain = 509.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 857.680 ; gain = 509.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     4|
|3     |LUT3  |     6|
|4     |LUT4  |    28|
|5     |LUT5  |    76|
|6     |LUT6  |    53|
|7     |MUXF7 |    32|
|8     |FDCE  |    23|
|9     |FDPE  |    37|
|10    |FDRE  |   255|
|11    |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   516|
|2     |  inst                        |axi_isa_v1_0         |   516|
|3     |    ISA_Controller_inst       |ISA_Controller       |   119|
|4     |    axi_isa_v1_0_S00_AXI_inst |axi_isa_v1_0_S00_AXI |   397|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 857.680 ; gain = 509.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 857.680 ; gain = 201.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 857.680 ; gain = 509.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 857.680 ; gain = 521.180
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'K:/sola/isa_test_20190812/project_1/project_1.runs/design_1_axi_isa_v1_0_0_0_synth_1/design_1_axi_isa_v1_0_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP k:/sola/isa_test_20190812/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_isa_v1_0_0_0/design_1_axi_isa_v1_0_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'K:/sola/isa_test_20190812/project_1/project_1.runs/design_1_axi_isa_v1_0_0_0_synth_1/design_1_axi_isa_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_isa_v1_0_0_0_utilization_synth.rpt -pb design_1_axi_isa_v1_0_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 857.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 12 18:57:51 2019...
