module Fulladder_tb();

	// Inputs
	reg a;
	reg b;
	reg c;

	// Outputs
	wire sum;
	wire carry;

	// Instantiate the Unit Under Test (UUT)
	Fulladder uut (
		.a(a), 
		.b(b), 
		.c(c), 
		.sum(sum), 
		.carry(carry)
	);

	initial begin
		// Initialize Inputs
		a = 0;
		b = 0;
		c = 0;
		#10;
		
		
		// Generating stimulus
		{a,b,c}=3'b101;
		#20;
		{a,b,c}=3'b011;
		#20;
		{a,b,c}=3'b100;
		#100;
	end
      
endmodule
