{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649670431110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649670431110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 10:47:11 2022 " "Processing started: Mon Apr 11 10:47:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649670431110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649670431110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlipFlopD_Demo -c FlipFlopD_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlipFlopD_Demo -c FlipFlopD_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649670431110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649670431484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649670431484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-Behavioral " "Found design unit 1: FlipFlopD-Behavioral" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/P/Guiao04/Parte1/FlipFlopD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649670442658 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/P/Guiao04/Parte1/FlipFlopD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649670442658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649670442658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD_Demo-Shell " "Found design unit 1: FlipFlopD_Demo-Shell" {  } { { "FlipFlopD_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/P/Guiao04/Parte1/FlipFlopD_Demo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649670442658 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD_Demo " "Found entity 1: FlipFlopD_Demo" {  } { { "FlipFlopD_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/P/Guiao04/Parte1/FlipFlopD_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649670442658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649670442658 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk FlipFlopD_Demo.vhd(13) " "VHDL error at FlipFlopD_Demo.vhd(13): object \"clk\" is used but not declared" {  } { { "FlipFlopD_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/P/Guiao04/Parte1/FlipFlopD_Demo.vhd" 13 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1649670442658 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "d FlipFlopD_Demo.vhd(14) " "VHDL error at FlipFlopD_Demo.vhd(14): object \"d\" is used but not declared" {  } { { "FlipFlopD_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/P/Guiao04/Parte1/FlipFlopD_Demo.vhd" 14 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1649670442658 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "set FlipFlopD_Demo.vhd(15) " "VHDL error at FlipFlopD_Demo.vhd(15): object \"set\" is used but not declared" {  } { { "FlipFlopD_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/P/Guiao04/Parte1/FlipFlopD_Demo.vhd" 15 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1649670442658 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "reset FlipFlopD_Demo.vhd(16) " "VHDL error at FlipFlopD_Demo.vhd(16): object \"reset\" is used but not declared" {  } { { "FlipFlopD_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/P/Guiao04/Parte1/FlipFlopD_Demo.vhd" 16 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1649670442658 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "q FlipFlopD_Demo.vhd(17) " "VHDL error at FlipFlopD_Demo.vhd(17): object \"q\" is used but not declared" {  } { { "FlipFlopD_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/P/Guiao04/Parte1/FlipFlopD_Demo.vhd" 17 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1649670442658 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out q FlipFlopD_Demo.vhd(17) " "VHDL error at FlipFlopD_Demo.vhd(17): cannot associate formal port \"q\" of mode \"out\" with an expression" {  } { { "FlipFlopD_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/P/Guiao04/Parte1/FlipFlopD_Demo.vhd" 17 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1649670442658 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649670442751 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 11 10:47:22 2022 " "Processing ended: Mon Apr 11 10:47:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649670442751 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649670442751 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649670442751 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649670442751 ""}
