TimeQuest Timing Analyzer report for MIPS_System
Wed Nov 15 22:59:05 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 13. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 17. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 85C Model Metastability Report
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 39. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 0C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 43. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 45. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Slow 1200mV 0C Model Metastability Report
 58. Fast 1200mV 0C Model Setup Summary
 59. Fast 1200mV 0C Model Hold Summary
 60. Fast 1200mV 0C Model Recovery Summary
 61. Fast 1200mV 0C Model Removal Summary
 62. Fast 1200mV 0C Model Minimum Pulse Width Summary
 63. Fast 1200mV 0C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 64. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 67. Fast 1200mV 0C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 68. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 70. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 71. Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Fast 1200mV 0C Model Metastability Report
 83. Multicorner Timing Analysis Summary
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Slow Corner Signal Integrity Metrics
 91. Fast Corner Signal Integrity Metrics
 92. Setup Transfers
 93. Hold Transfers
 94. Recovery Transfers
 95. Removal Transfers
 96. Report TCCS
 97. Report RSKM
 98. Unconstrained Paths
 99. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; MIPS_System                                        ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+-----------+---------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency  ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000  ; 50.0 MHz   ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; Base      ; 1.000   ; 1000.0 MHz ; 0.000  ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { mips:mips_cpu|controller:c|flopr:idex|q[0] }       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz   ; 25.000 ; 75.000  ; 50.00      ; 5         ; 1           ; 90.0  ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz   ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+------------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 70.61 MHz ; 70.61 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 106.5 MHz ; 106.5 MHz       ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -7.448 ; -185.029      ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -5.806 ; -146.935      ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 21.299 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 41.525 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -2.271 ; -26.575       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.180  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.251 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.452 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 96.458 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.609 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 0.264  ; 0.000         ;
; CLOCK_50                                         ; 9.740  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.735 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.746 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.754 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -7.448 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.224      ; 8.845      ;
; -7.180 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.251      ; 8.604      ;
; -7.170 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.251      ; 8.594      ;
; -7.164 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.251      ; 8.588      ;
; -7.158 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.251      ; 8.582      ;
; -7.146 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.233      ; 8.552      ;
; -7.145 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.233      ; 8.551      ;
; -7.141 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.232      ; 8.546      ;
; -7.005 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.251      ; 8.429      ;
; -7.000 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.251      ; 8.424      ;
; -6.980 ; mips:mips_cpu|controller:c|flopr:idex|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.224      ; 8.377      ;
; -6.971 ; mips:mips_cpu|controller:c|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.224      ; 8.368      ;
; -6.944 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.233      ; 8.350      ;
; -6.943 ; mips:mips_cpu|controller:c|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.232      ; 8.348      ;
; -6.931 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.233      ; 8.337      ;
; -6.928 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.251      ; 8.352      ;
; -6.906 ; mips:mips_cpu|controller:c|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.229      ; 8.308      ;
; -6.799 ; mips:mips_cpu|controller:c|flopr:idex|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.224      ; 8.196      ;
; -6.787 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.251      ; 8.211      ;
; -6.703 ; mips:mips_cpu|controller:c|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.224      ; 8.100      ;
; -6.696 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.233      ; 8.102      ;
; -6.676 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.234      ; 8.083      ;
; -6.673 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.234      ; 8.080      ;
; -6.671 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.871      ; 7.715      ;
; -6.637 ; mips:mips_cpu|controller:c|flopr:idex|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.224      ; 8.034      ;
; -6.627 ; mips:mips_cpu|controller:c|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.233      ; 8.033      ;
; -6.620 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.355      ; 8.629      ;
; -6.619 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.267      ; 9.538      ;
; -6.612 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.233      ; 8.018      ;
; -6.610 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.887      ; 7.670      ;
; -6.597 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.887      ; 7.657      ;
; -6.578 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.234      ; 7.985      ;
; -6.572 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.251      ; 7.996      ;
; -6.558 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.234      ; 7.965      ;
; -6.558 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.234      ; 7.965      ;
; -6.544 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.875      ; 7.592      ;
; -6.483 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.233      ; 7.889      ;
; -6.480 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.364      ; 8.498      ;
; -6.467 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.364      ; 8.485      ;
; -6.377 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.382      ; 8.413      ;
; -6.367 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.382      ; 8.403      ;
; -6.365 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.365      ; 8.384      ;
; -6.361 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.382      ; 8.397      ;
; -6.359 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.233      ; 7.765      ;
; -6.355 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.382      ; 8.391      ;
; -6.354 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.233      ; 7.760      ;
; -6.354 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.365      ; 8.373      ;
; -6.351 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.365      ; 8.370      ;
; -6.343 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.364      ; 8.361      ;
; -6.342 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.364      ; 8.360      ;
; -6.338 ; mips:mips_cpu|controller:c|flopr:idex|q[15]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.224      ; 7.735      ;
; -6.338 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.363      ; 8.355      ;
; -6.326 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.866      ; 7.365      ;
; -6.284 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.880      ; 7.337      ;
; -6.258 ; mips:mips_cpu|controller:c|flopr:idex|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.267      ; 9.177      ;
; -6.256 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.365      ; 8.275      ;
; -6.236 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.365      ; 8.255      ;
; -6.236 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.365      ; 8.255      ;
; -6.236 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.365      ; 8.255      ;
; -6.227 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.864      ; 7.264      ;
; -6.225 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.382      ; 8.261      ;
; -6.222 ; mips:mips_cpu|controller:c|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.267      ; 9.141      ;
; -6.210 ; mips:mips_cpu|controller:c|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.363      ; 8.227      ;
; -6.202 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.382      ; 8.238      ;
; -6.191 ; mips:mips_cpu|controller:c|flopr:idex|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.355      ; 8.200      ;
; -6.163 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]    ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.254      ; 9.059      ;
; -6.155 ; mips:mips_cpu|controller:c|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.355      ; 8.164      ;
; -6.153 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]    ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.254      ; 9.049      ;
; -6.148 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.364      ; 8.166      ;
; -6.147 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]    ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.254      ; 9.043      ;
; -6.146 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[44]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.864      ; 7.183      ;
; -6.141 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]    ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.254      ; 9.037      ;
; -6.139 ; mips:mips_cpu|datapath:dp|flopr:idex|q[21]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.863      ; 7.175      ;
; -6.134 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.852      ; 7.159      ;
; -6.133 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.018      ; 7.805      ;
; -6.129 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.236      ; 9.007      ;
; -6.128 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.236      ; 9.006      ;
; -6.125 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.382      ; 8.161      ;
; -6.117 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.234      ; 7.524      ;
; -6.108 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.382      ; 8.144      ;
; -6.103 ; mips:mips_cpu|controller:c|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.360      ; 8.117      ;
; -6.094 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.018      ; 7.766      ;
; -6.085 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 4.087      ; 8.845      ;
; -6.078 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.002      ; 7.734      ;
; -6.077 ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.864      ; 7.114      ;
; -6.077 ; mips:mips_cpu|controller:c|flopr:idex|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.267      ; 8.996      ;
; -6.074 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.875      ; 7.122      ;
; -6.048 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.231      ; 8.779      ;
; -6.045 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.221      ; 8.893      ;
; -6.010 ; mips:mips_cpu|controller:c|flopr:idex|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.355      ; 8.019      ;
; -6.004 ; mips:mips_cpu|datapath:dp|flopr:idex|q[18]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.229      ; 7.406      ;
; -5.989 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.364      ; 8.007      ;
; -5.988 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.254      ; 8.884      ;
; -5.984 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.382      ; 8.020      ;
; -5.983 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.254      ; 8.879      ;
; -5.975 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.227      ; 8.832      ;
; -5.964 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.256      ; 8.845      ;
; -5.963 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.235      ; 8.840      ;
; -5.942 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.276      ; 8.843      ;
; -5.926 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 3.278      ; 8.861      ;
+--------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+----------------------------------------------+---------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                     ; Launch Clock                               ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -5.806 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.629     ; 2.122      ;
; -5.741 ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.599     ; 2.087      ;
; -5.728 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.709     ; 1.964      ;
; -5.696 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.466     ; 2.175      ;
; -5.664 ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.628     ; 1.981      ;
; -5.586 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.510     ; 2.021      ;
; -5.567 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.642     ; 1.870      ;
; -5.542 ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.506     ; 1.981      ;
; -5.506 ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.493     ; 1.958      ;
; -5.491 ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.508     ; 1.928      ;
; -5.488 ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.506     ; 1.927      ;
; -5.487 ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.459     ; 1.973      ;
; -5.463 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.496     ; 1.912      ;
; -5.455 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.467     ; 1.933      ;
; -5.452 ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.617     ; 1.780      ;
; -5.446 ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.617     ; 1.774      ;
; -5.446 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.625     ; 1.766      ;
; -5.443 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.497     ; 1.891      ;
; -5.435 ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.618     ; 1.762      ;
; -5.419 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.456     ; 1.908      ;
; -5.396 ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.462     ; 1.879      ;
; -5.372 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.469     ; 1.848      ;
; -5.306 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.469     ; 1.782      ;
; -5.305 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.457     ; 1.793      ;
; -5.300 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.968     ; 1.277      ;
; -5.299 ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.469     ; 1.775      ;
; -5.280 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.603     ; 2.122      ;
; -5.279 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.506     ; 1.718      ;
; -5.274 ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.496     ; 1.723      ;
; -5.270 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.498     ; 1.717      ;
; -5.269 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.506     ; 1.708      ;
; -5.268 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.508     ; 1.705      ;
; -5.263 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.464     ; 1.744      ;
; -5.256 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.720     ; 1.481      ;
; -5.242 ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.497     ; 1.690      ;
; -5.215 ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.573     ; 2.087      ;
; -5.202 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.683     ; 1.964      ;
; -5.200 ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.510     ; 1.635      ;
; -5.171 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.497     ; 1.619      ;
; -5.170 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.440     ; 2.175      ;
; -5.144 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.459     ; 1.630      ;
; -5.138 ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.602     ; 1.981      ;
; -5.077 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.507     ; 1.515      ;
; -5.060 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.484     ; 2.021      ;
; -5.041 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.616     ; 1.870      ;
; -5.016 ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.480     ; 1.981      ;
; -5.013 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.493     ; 1.465      ;
; -4.980 ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.467     ; 1.958      ;
; -4.965 ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.482     ; 1.928      ;
; -4.962 ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.480     ; 1.927      ;
; -4.961 ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 1.973      ;
; -4.937 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.470     ; 1.912      ;
; -4.929 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.441     ; 1.933      ;
; -4.926 ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.591     ; 1.780      ;
; -4.920 ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.591     ; 1.774      ;
; -4.920 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.599     ; 1.766      ;
; -4.917 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.471     ; 1.891      ;
; -4.909 ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.592     ; 1.762      ;
; -4.893 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.430     ; 1.908      ;
; -4.870 ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.436     ; 1.879      ;
; -4.869 ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.505     ; 1.309      ;
; -4.846 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.443     ; 1.848      ;
; -4.825 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.634     ; 1.136      ;
; -4.802 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.508     ; 1.239      ;
; -4.780 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.443     ; 1.782      ;
; -4.779 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.431     ; 1.793      ;
; -4.774 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.942     ; 1.277      ;
; -4.773 ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.443     ; 1.775      ;
; -4.757 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.508     ; 1.194      ;
; -4.753 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.480     ; 1.718      ;
; -4.748 ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.470     ; 1.723      ;
; -4.744 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.472     ; 1.717      ;
; -4.743 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.480     ; 1.708      ;
; -4.742 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.482     ; 1.705      ;
; -4.737 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.438     ; 1.744      ;
; -4.730 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.694     ; 1.481      ;
; -4.716 ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.471     ; 1.690      ;
; -4.674 ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.484     ; 1.635      ;
; -4.645 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.471     ; 1.619      ;
; -4.618 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.433     ; 1.630      ;
; -4.551 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.481     ; 1.515      ;
; -4.528 ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.515     ; 0.958      ;
; -4.487 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.467     ; 1.465      ;
; -4.467 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.450     ; 0.962      ;
; -4.436 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.803     ; 0.578      ;
; -4.393 ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.609     ; 0.729      ;
; -4.343 ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.479     ; 1.309      ;
; -4.299 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.608     ; 1.136      ;
; -4.282 ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.499     ; 0.728      ;
; -4.276 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.482     ; 1.239      ;
; -4.231 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.482     ; 1.194      ;
; -4.119 ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.508     ; 0.556      ;
; -4.115 ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[51] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.630     ; 0.430      ;
; -4.094 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.458     ; 0.581      ;
; -4.087 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.453     ; 0.579      ;
; -4.080 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.445     ; 0.580      ;
; -4.063 ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.440     ; 0.568      ;
; -4.002 ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.489     ; 0.958      ;
; -3.961 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[64] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.473     ; 0.433      ;
; -3.955 ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[54] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.468     ; 0.432      ;
+--------+----------------------------------------------+---------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 21.299 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 3.890      ;
; 21.704 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 3.485      ;
; 21.873 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 3.316      ;
; 22.074 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.219     ; 2.735      ;
; 22.082 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.216     ; 2.730      ;
; 22.114 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 3.073      ;
; 22.217 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.214     ; 2.597      ;
; 22.428 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.219     ; 2.381      ;
; 22.429 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 2.758      ;
; 22.439 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.212     ; 2.377      ;
; 22.444 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.216     ; 2.368      ;
; 22.592 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.204     ; 2.232      ;
; 22.612 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 2.575      ;
; 22.621 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.202     ; 2.205      ;
; 22.664 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.204     ; 2.160      ;
; 22.673 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.216     ; 2.139      ;
; 22.689 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 2.498      ;
; 22.716 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 2.473      ;
; 22.723 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.216     ; 2.089      ;
; 22.733 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.212     ; 2.083      ;
; 22.735 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.209     ; 2.084      ;
; 22.741 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.219     ; 2.068      ;
; 22.753 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.209     ; 2.066      ;
; 22.766 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.204     ; 2.058      ;
; 22.799 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.202     ; 2.027      ;
; 22.866 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 2.311      ;
; 22.867 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 2.312      ;
; 22.868 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.209     ; 1.951      ;
; 22.871 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 2.304      ;
; 22.873 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.309      ;
; 22.890 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 2.282      ;
; 22.903 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 2.286      ;
; 22.917 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.212     ; 1.899      ;
; 22.941 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.202     ; 1.885      ;
; 22.966 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 2.221      ;
; 22.969 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 2.218      ;
; 22.978 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.212     ; 1.838      ;
; 22.980 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.214     ; 1.834      ;
; 22.990 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 2.199      ;
; 22.991 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.159      ; 2.196      ;
; 22.991 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.209     ; 1.828      ;
; 23.007 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.216     ; 1.805      ;
; 23.031 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 2.144      ;
; 23.066 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.204     ; 1.758      ;
; 23.093 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.216     ; 1.719      ;
; 23.094 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.214     ; 1.720      ;
; 23.117 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.219     ; 1.692      ;
; 23.119 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.216     ; 1.693      ;
; 23.139 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 2.033      ;
; 23.169 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 2.008      ;
; 23.178 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 2.004      ;
; 23.185 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.990      ;
; 23.264 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.216     ; 1.548      ;
; 23.335 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.842      ;
; 23.346 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.829      ;
; 23.349 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.214     ; 1.465      ;
; 23.378 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.794      ;
; 23.397 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.785      ;
; 23.416 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.759      ;
; 23.429 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.750      ;
; 23.451 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.724      ;
; 23.461 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.716      ;
; 23.474 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.698      ;
; 23.493 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.689      ;
; 23.501 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.674      ;
; 23.517 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.658      ;
; 23.521 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.661      ;
; 23.552 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.202     ; 1.274      ;
; 23.573 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.602      ;
; 23.592 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.585      ;
; 23.599 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.576      ;
; 23.601 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.571      ;
; 23.607 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.568      ;
; 23.627 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.545      ;
; 23.635 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.540      ;
; 23.635 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.540      ;
; 23.636 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.147      ; 1.539      ;
; 23.647 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.530      ;
; 23.651 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.149      ; 1.526      ;
; 23.657 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.144      ; 1.515      ;
; 23.720 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.462      ;
; 23.785 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.154      ; 1.397      ;
; 23.874 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.305      ;
; 23.910 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.269      ;
; 23.916 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.263      ;
; 23.944 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.235      ;
; 23.952 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.151      ; 1.227      ;
; 23.959 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.161      ; 1.230      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 41.525 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 8.274      ;
; 41.526 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 8.268      ;
; 41.526 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 8.268      ;
; 41.547 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.231     ; 8.250      ;
; 41.548 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.236     ; 8.244      ;
; 41.548 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.236     ; 8.244      ;
; 42.096 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.235     ; 7.697      ;
; 42.096 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.235     ; 7.697      ;
; 42.097 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.230     ; 7.701      ;
; 42.124 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.237     ; 7.667      ;
; 42.124 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.237     ; 7.667      ;
; 42.125 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.232     ; 7.671      ;
; 42.561 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.242     ; 7.225      ;
; 42.562 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.247     ; 7.219      ;
; 42.562 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.247     ; 7.219      ;
; 42.570 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.242     ; 7.216      ;
; 42.571 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.247     ; 7.210      ;
; 42.571 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.246     ; 7.211      ;
; 42.571 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.247     ; 7.210      ;
; 42.572 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.251     ; 7.205      ;
; 42.572 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.251     ; 7.205      ;
; 42.586 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.237     ; 7.205      ;
; 42.586 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.237     ; 7.205      ;
; 42.587 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.232     ; 7.209      ;
; 42.614 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.239     ; 7.175      ;
; 42.614 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.239     ; 7.175      ;
; 42.615 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 7.179      ;
; 42.791 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.238     ; 6.999      ;
; 42.792 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 6.993      ;
; 42.792 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 6.993      ;
; 42.796 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.255     ; 6.977      ;
; 42.796 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.255     ; 6.977      ;
; 42.797 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 6.981      ;
; 42.824 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.257     ; 6.947      ;
; 42.824 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.257     ; 6.947      ;
; 42.825 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 6.951      ;
; 42.825 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 6.953      ;
; 42.825 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.250     ; 6.953      ;
; 42.826 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 6.957      ;
; 42.853 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 6.923      ;
; 42.853 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 6.923      ;
; 42.854 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.247     ; 6.927      ;
; 42.894 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.238     ; 6.896      ;
; 42.894 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.238     ; 6.896      ;
; 42.895 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.233     ; 6.900      ;
; 42.922 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.240     ; 6.866      ;
; 42.922 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.240     ; 6.866      ;
; 42.923 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.235     ; 6.870      ;
; 42.963 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.235     ; 6.830      ;
; 42.964 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.240     ; 6.824      ;
; 42.964 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.240     ; 6.824      ;
; 42.967 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.261     ; 6.800      ;
; 42.967 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.261     ; 6.800      ;
; 42.968 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.256     ; 6.804      ;
; 42.990 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.240     ; 6.798      ;
; 42.991 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 6.792      ;
; 42.991 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 6.792      ;
; 42.995 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.263     ; 6.770      ;
; 42.995 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.263     ; 6.770      ;
; 42.996 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.258     ; 6.774      ;
; 43.101 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.261     ; 6.666      ;
; 43.101 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.261     ; 6.666      ;
; 43.102 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.256     ; 6.670      ;
; 43.129 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.263     ; 6.636      ;
; 43.129 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.263     ; 6.636      ;
; 43.130 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.258     ; 6.640      ;
; 43.136 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 6.658      ;
; 43.136 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 6.658      ;
; 43.137 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 6.662      ;
; 43.142 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.233     ; 6.653      ;
; 43.142 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.233     ; 6.653      ;
; 43.143 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.228     ; 6.657      ;
; 43.162 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.248     ; 6.618      ;
; 43.162 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.248     ; 6.618      ;
; 43.163 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 6.622      ;
; 43.164 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.236     ; 6.628      ;
; 43.164 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.236     ; 6.628      ;
; 43.165 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.231     ; 6.632      ;
; 43.170 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.235     ; 6.623      ;
; 43.170 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.235     ; 6.623      ;
; 43.171 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.230     ; 6.627      ;
; 43.193 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.248     ; 6.587      ;
; 43.193 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.248     ; 6.587      ;
; 43.194 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.243     ; 6.591      ;
; 43.203 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 6.573      ;
; 43.203 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.252     ; 6.573      ;
; 43.204 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.247     ; 6.577      ;
; 43.368 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.253     ; 6.407      ;
; 43.369 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.258     ; 6.401      ;
; 43.369 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.258     ; 6.401      ;
; 43.390 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.255     ; 6.383      ;
; 43.391 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.260     ; 6.377      ;
; 43.391 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.260     ; 6.377      ;
; 43.435 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.244     ; 6.349      ;
; 43.435 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.244     ; 6.349      ;
; 43.436 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.239     ; 6.353      ;
; 43.564 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 6.235      ;
; 43.565 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 6.229      ;
; 43.565 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 6.229      ;
; 43.586 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.231     ; 6.211      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                     ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.271 ; mips:mips_cpu|controller:c|flopr:idex|q[13] ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.803      ; 2.602      ;
; -1.434 ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]  ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.445      ; 3.081      ;
; -1.364 ; mips:mips_cpu|datapath:dp|flopr:idex|q[63]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.634      ; 3.340      ;
; -1.350 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[36] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.623      ; 3.343      ;
; -1.315 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.622      ; 3.377      ;
; -1.307 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.615      ; 3.378      ;
; -1.293 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.803      ; 3.580      ;
; -1.280 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.507      ; 3.297      ;
; -1.267 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[36] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.630      ; 3.433      ;
; -1.112 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.503      ; 3.461      ;
; -1.106 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.508      ; 3.472      ;
; -1.053 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.505      ; 3.522      ;
; -1.043 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.953      ; 3.980      ;
; -1.026 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.803      ; 3.847      ;
; -1.023 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.721      ; 3.768      ;
; -1.008 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.637      ; 3.699      ;
; -1.000 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.630      ; 3.700      ;
; -0.974 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.641      ; 3.737      ;
; -0.935 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.501      ; 3.636      ;
; -0.929 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.629      ; 3.770      ;
; -0.921 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.622      ; 3.771      ;
; -0.921 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.713      ; 3.862      ;
; -0.915 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.953      ; 4.108      ;
; -0.894 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[68] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.983      ; 4.159      ;
; -0.888 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.978      ; 4.160      ;
; -0.883 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.509      ; 3.696      ;
; -0.860 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.633      ; 3.843      ;
; -0.855 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.509      ; 3.724      ;
; -0.847 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.601      ; 3.824      ;
; -0.841 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.518      ; 3.747      ;
; -0.835 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.509      ; 3.744      ;
; -0.818 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.508      ; 3.760      ;
; -0.811 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[68] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.990      ; 4.249      ;
; -0.804 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.501      ; 3.767      ;
; -0.802 ; mips:mips_cpu|datapath:dp|flopr:idex|q[93]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.630      ; 3.898      ;
; -0.802 ; mips:mips_cpu|datapath:dp|flopr:idex|q[103] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.720      ; 3.988      ;
; -0.782 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.961      ; 4.249      ;
; -0.778 ; mips:mips_cpu|datapath:dp|flopr:idex|q[109] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.515      ; 3.807      ;
; -0.776 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.501      ; 3.795      ;
; -0.774 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.954      ; 4.250      ;
; -0.774 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.045      ; 4.341      ;
; -0.761 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.978      ; 4.287      ;
; -0.755 ; mips:mips_cpu|datapath:dp|flopr:idex|q[56]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.450      ; 3.765      ;
; -0.754 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.795      ; 4.111      ;
; -0.746 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.520      ; 3.844      ;
; -0.745 ; mips:mips_cpu|controller:c|flopr:idex|q[13] ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 3.777      ; 2.602      ;
; -0.742 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.458      ; 3.786      ;
; -0.739 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.453      ; 3.784      ;
; -0.738 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.522      ; 3.854      ;
; -0.726 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.510      ; 3.854      ;
; -0.718 ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.601      ; 3.953      ;
; -0.713 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.965      ; 4.322      ;
; -0.709 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[11] ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.617      ; 3.978      ;
; -0.709 ; mips:mips_cpu|datapath:dp|flopr:idex|q[92]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.630      ; 3.991      ;
; -0.708 ; mips:mips_cpu|datapath:dp|flopr:idex|q[109] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.634      ; 3.996      ;
; -0.703 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.500      ; 3.867      ;
; -0.700 ; mips:mips_cpu|datapath:dp|flopr:idex|q[109] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.627      ; 3.997      ;
; -0.692 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.626      ; 4.004      ;
; -0.689 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.958      ; 4.339      ;
; -0.685 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[43] ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.617      ; 4.002      ;
; -0.683 ; mips:mips_cpu|datapath:dp|flopr:idex|q[89]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.622      ; 4.009      ;
; -0.680 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.805      ; 4.195      ;
; -0.678 ; mips:mips_cpu|datapath:dp|flopr:idex|q[61]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.630      ; 4.022      ;
; -0.667 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.512      ; 3.915      ;
; -0.665 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.614      ; 4.019      ;
; -0.662 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.610      ; 4.018      ;
; -0.657 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.833      ; 4.246      ;
; -0.657 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.607      ; 4.020      ;
; -0.657 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.698      ; 4.111      ;
; -0.656 ; mips:mips_cpu|datapath:dp|flopr:idex|q[105] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.625      ; 4.039      ;
; -0.654 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.603      ; 4.019      ;
; -0.654 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.694      ; 4.110      ;
; -0.648 ; mips:mips_cpu|datapath:dp|flopr:idex|q[95]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.634      ; 4.056      ;
; -0.634 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 5.045      ; 4.481      ;
; -0.629 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.833      ; 4.274      ;
; -0.623 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.514      ; 3.961      ;
; -0.623 ; mips:mips_cpu|datapath:dp|flopr:idex|q[53]  ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.617      ; 4.064      ;
; -0.620 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.469      ; 3.919      ;
; -0.612 ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.450      ; 3.908      ;
; -0.610 ; mips:mips_cpu|datapath:dp|flopr:idex|q[110] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.623      ; 4.083      ;
; -0.609 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.832      ; 4.293      ;
; -0.609 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.833      ; 4.294      ;
; -0.606 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.965      ; 4.429      ;
; -0.606 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.961      ; 4.425      ;
; -0.598 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.954      ; 4.426      ;
; -0.597 ; mips:mips_cpu|datapath:dp|flopr:idex|q[101] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.491      ; 3.964      ;
; -0.597 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.614      ; 4.087      ;
; -0.596 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.618      ; 4.092      ;
; -0.593 ; mips:mips_cpu|datapath:dp|flopr:idex|q[82]  ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.495      ; 3.972      ;
; -0.587 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.829      ; 4.312      ;
; -0.586 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.609      ; 4.093      ;
; -0.585 ; mips:mips_cpu|datapath:dp|flopr:idex|q[101] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.704      ; 4.189      ;
; -0.585 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.965      ; 4.450      ;
; -0.582 ; mips:mips_cpu|datapath:dp|flopr:idex|q[89]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.604      ; 4.092      ;
; -0.582 ; mips:mips_cpu|datapath:dp|flopr:idex|q[49]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.960      ; 4.448      ;
; -0.581 ; mips:mips_cpu|datapath:dp|flopr:idex|q[85]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.606      ; 4.095      ;
; -0.579 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.842      ; 4.333      ;
; -0.578 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.602      ; 4.094      ;
; -0.578 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.693      ; 4.185      ;
; -0.578 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.795      ; 4.287      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+--------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.180 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2] ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 0.762      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[0]                   ; GPIO:uGPIO|SW_StatusR[0]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; TimerCounter:Timer|StatusR[0]              ; TimerCounter:Timer|StatusR[0]               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|BUTTON_StatusR[2]               ; GPIO:uGPIO|BUTTON_StatusR[2]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|BUTTON_StatusR[1]               ; GPIO:uGPIO|BUTTON_StatusR[1]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[4]                   ; GPIO:uGPIO|SW_StatusR[4]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[2]                   ; GPIO:uGPIO|SW_StatusR[2]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[6]                   ; GPIO:uGPIO|SW_StatusR[6]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[1]                   ; GPIO:uGPIO|SW_StatusR[1]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[5]                   ; GPIO:uGPIO|SW_StatusR[5]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; GPIO:uGPIO|SW_StatusR[7]                   ; GPIO:uGPIO|SW_StatusR[7]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[9]                   ; GPIO:uGPIO|SW_StatusR[9]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[3]                   ; GPIO:uGPIO|SW_StatusR[3]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; GPIO:uGPIO|SW_StatusR[8]                   ; GPIO:uGPIO|SW_StatusR[8]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.370 ; GPIO:uGPIO|pulse_gen:button1|c_state.S0    ; GPIO:uGPIO|pulse_gen:button1|c_state.S1     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.370 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.371 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw1|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:button1|c_state.S10   ; GPIO:uGPIO|pulse_gen:button1|c_state.S11    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S11       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; GPIO:uGPIO|pulse_gen:button2|c_state.S0    ; GPIO:uGPIO|pulse_gen:button2|c_state.S1     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; mips:mips_cpu|controller:c|flopr:idex|q[7] ; mips:mips_cpu|controller:c|flopr:exmem|q[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw1|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11   ; GPIO:uGPIO|pulse_gen:button1|c_state.S12    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button1|c_state.S9    ; GPIO:uGPIO|pulse_gen:button1|c_state.S10    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button1|c_state.S6    ; GPIO:uGPIO|pulse_gen:button1|c_state.S7     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button1|c_state.S5    ; GPIO:uGPIO|pulse_gen:button1|c_state.S6     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button1|c_state.S4    ; GPIO:uGPIO|pulse_gen:button1|c_state.S5     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S7        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5        ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S10   ; GPIO:uGPIO|pulse_gen:button2|c_state.S11    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; GPIO:uGPIO|pulse_gen:button2|c_state.S2    ; GPIO:uGPIO|pulse_gen:button2|c_state.S3     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw1|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S7        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:button1|c_state.S8    ; GPIO:uGPIO|pulse_gen:button1|c_state.S9     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
+-------+--------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.251 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 0.878      ;
; 50.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[32] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.420      ; 0.899      ;
; 50.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.422      ; 0.901      ;
; 50.282 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.408      ; 0.897      ;
; 50.528 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.403      ; 1.138      ;
; 50.600 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.402      ; 1.209      ;
; 50.625 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 0.888      ;
; 50.635 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[36] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.071      ; 0.913      ;
; 50.646 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[35] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.070      ; 0.923      ;
; 50.765 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.403      ; 1.375      ;
; 50.845 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[34] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.097      ;
; 50.861 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.400      ; 1.468      ;
; 50.919 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[27] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.403      ; 1.529      ;
; 50.975 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 1.596      ;
; 51.050 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.390      ; 1.647      ;
; 51.102 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[29] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.081      ; 1.390      ;
; 51.103 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.360      ;
; 51.124 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.419      ; 1.750      ;
; 51.131 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.392      ;
; 51.136 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 1.399      ;
; 51.145 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.400      ;
; 51.159 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.409      ;
; 51.179 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.434      ;
; 51.179 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.400      ; 1.786      ;
; 51.181 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.398      ; 1.786      ;
; 51.194 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 1.454      ;
; 51.202 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 1.464      ;
; 51.207 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.037      ; 1.451      ;
; 51.222 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.059      ; 1.488      ;
; 51.225 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.396      ; 1.828      ;
; 51.226 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 1.475      ;
; 51.227 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 1.495      ;
; 51.242 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.065      ; 1.514      ;
; 51.267 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.388      ; 1.862      ;
; 51.276 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.388      ; 1.871      ;
; 51.331 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 1.591      ;
; 51.337 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.589      ;
; 51.351 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.066      ; 1.624      ;
; 51.359 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 1.630      ;
; 51.383 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.062      ; 1.652      ;
; 51.390 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.036      ; 1.633      ;
; 51.413 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.672      ;
; 51.415 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.059      ; 1.681      ;
; 51.417 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 1.665      ;
; 51.426 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.071      ; 1.704      ;
; 51.428 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 1.676      ;
; 51.429 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.069      ; 1.705      ;
; 51.432 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.687      ;
; 51.434 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.686      ;
; 51.435 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.694      ;
; 51.442 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.410      ; 2.059      ;
; 51.445 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 1.705      ;
; 51.445 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.408      ; 2.060      ;
; 51.451 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 1.722      ;
; 51.452 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.703      ;
; 51.461 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.066      ; 1.734      ;
; 51.466 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 1.729      ;
; 51.488 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.058      ; 1.753      ;
; 51.516 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.771      ;
; 51.541 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 1.809      ;
; 51.545 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[31] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.806      ;
; 51.562 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 1.823      ;
; 51.564 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.395      ; 2.166      ;
; 51.568 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.384      ; 2.159      ;
; 51.588 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.392      ; 2.187      ;
; 51.592 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.059      ; 1.858      ;
; 51.610 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.396      ; 2.213      ;
; 51.615 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 1.878      ;
; 51.630 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.888      ;
; 51.635 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.893      ;
; 51.641 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.891      ;
; 51.643 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.900      ;
; 51.653 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.032      ; 1.892      ;
; 51.654 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.081      ; 1.942      ;
; 51.658 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 1.903      ;
; 51.659 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.036      ; 1.902      ;
; 51.665 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.060      ; 1.932      ;
; 51.667 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.922      ;
; 51.677 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.932      ;
; 51.686 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 1.957      ;
; 51.695 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.954      ;
; 51.767 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.392      ; 2.366      ;
; 51.772 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 2.019      ;
; 51.778 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 2.029      ;
; 51.791 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 2.042      ;
; 51.826 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 2.094      ;
; 51.832 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.066      ; 2.105      ;
; 51.833 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.032      ; 2.072      ;
; 51.865 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.059      ; 2.131      ;
; 51.874 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 2.131      ;
; 51.911 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 2.168      ;
; 51.918 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 2.169      ;
; 51.938 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.082      ; 2.227      ;
; 51.943 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 2.202      ;
; 51.947 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.414      ; 2.568      ;
; 51.955 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 2.210      ;
; 51.966 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 2.223      ;
; 52.002 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 2.262      ;
; 52.028 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.064      ; 2.299      ;
; 52.052 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 2.314      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.452 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 1.112      ;
; 75.456 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.126      ;
; 75.459 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 1.119      ;
; 75.486 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 1.146      ;
; 75.491 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 1.151      ;
; 75.531 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 1.191      ;
; 75.643 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.306      ;
; 75.682 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.345      ;
; 75.716 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.445      ; 1.368      ;
; 75.734 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.390      ;
; 75.734 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.390      ;
; 75.740 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.451      ; 1.398      ;
; 75.743 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.451      ; 1.401      ;
; 75.750 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.445      ; 1.402      ;
; 75.763 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.419      ;
; 75.771 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.427      ;
; 75.775 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.431      ;
; 75.792 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.445      ; 1.444      ;
; 75.798 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.451      ; 1.456      ;
; 75.798 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.454      ;
; 75.834 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.115      ; 1.156      ;
; 75.851 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.514      ;
; 75.853 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.509      ;
; 75.861 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.517      ;
; 75.876 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.539      ;
; 75.878 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.445      ; 1.530      ;
; 75.904 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.560      ;
; 75.912 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.451      ; 1.570      ;
; 75.955 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.611      ;
; 75.961 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 1.621      ;
; 75.985 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.445      ; 1.637      ;
; 75.988 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.651      ;
; 76.007 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.663      ;
; 76.047 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.451      ; 1.705      ;
; 76.054 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.103      ; 1.364      ;
; 76.098 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.101      ; 1.406      ;
; 76.143 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.799      ;
; 76.148 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 1.811      ;
; 76.176 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.451      ; 1.834      ;
; 76.191 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.101      ; 1.499      ;
; 76.195 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.097      ; 1.499      ;
; 76.204 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.445      ; 1.856      ;
; 76.213 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.101      ; 1.521      ;
; 76.225 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.103      ; 1.535      ;
; 76.308 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 1.964      ;
; 76.308 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 1.978      ;
; 76.309 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.461      ; 1.977      ;
; 76.309 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.113      ; 1.629      ;
; 76.318 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.108      ; 1.633      ;
; 76.326 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.101      ; 1.634      ;
; 76.326 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.103      ; 1.636      ;
; 76.348 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.105      ; 1.660      ;
; 76.385 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 2.055      ;
; 76.387 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.115      ; 1.709      ;
; 76.399 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.105      ; 1.711      ;
; 76.407 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.461      ; 2.075      ;
; 76.423 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.461      ; 2.091      ;
; 76.425 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.445      ; 2.077      ;
; 76.429 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.449      ; 2.085      ;
; 76.430 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.453      ; 2.090      ;
; 76.431 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.451      ; 2.089      ;
; 76.456 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.108      ; 1.771      ;
; 76.469 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.456      ; 2.132      ;
; 76.564 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.115      ; 1.886      ;
; 76.578 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.105      ; 1.890      ;
; 76.587 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.108      ; 1.902      ;
; 76.590 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.097      ; 1.894      ;
; 76.591 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.108      ; 1.906      ;
; 76.593 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.113      ; 1.913      ;
; 76.609 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.461      ; 2.277      ;
; 76.611 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.101      ; 1.919      ;
; 76.616 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.101      ; 1.924      ;
; 76.651 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 2.321      ;
; 76.660 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.461      ; 2.328      ;
; 76.667 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.113      ; 1.987      ;
; 76.667 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.115      ; 1.989      ;
; 76.689 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.113      ; 2.009      ;
; 76.887 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.101      ; 2.195      ;
; 76.889 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.105      ; 2.201      ;
; 76.897 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.097      ; 2.201      ;
; 76.906 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.461      ; 2.574      ;
; 77.123 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.103      ; 2.433      ;
; 77.173 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.101      ; 2.481      ;
; 77.179 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.097      ; 2.483      ;
; 77.181 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.461      ; 2.849      ;
; 77.381 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 3.051      ;
; 77.610 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 3.280      ;
; 77.955 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.463      ; 3.625      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 96.458 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[72]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 3.456      ;
; 96.458 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[22]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.469      ;
; 96.458 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[21]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.469      ;
; 96.470 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.457      ;
; 96.470 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.443      ;
; 96.470 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[28]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 3.443      ;
; 96.470 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[27]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.457      ;
; 96.470 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.457      ;
; 96.470 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[24]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.457      ;
; 96.470 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[18]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.457      ;
; 96.470 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[19]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.457      ;
; 96.470 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[46]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.457      ;
; 96.470 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[24]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.457      ;
; 96.470 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[30]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.457      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[47]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[49]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:memwb|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[39]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[65]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 3.443      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[66]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 3.443      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[67]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 3.443      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[62]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 3.443      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[68]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.081     ; 3.443      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[1]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:memwb|q[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[7]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[5]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.471 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 3.450      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[16]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.446      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.446      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.446      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[16]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 3.447      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[17]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 3.447      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[84]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.452      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[18]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.452      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[19]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.452      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[16]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.452      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[41]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.452      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[42]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.452      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[38]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.452      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[57]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.445      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[60]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.445      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[53]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.445      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[61]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.445      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[3]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.452      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.446      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.446      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[6]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.452      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[2]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.446      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[0]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.446      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:memwb|q[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.452      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[9]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.452      ;
; 96.472 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[10]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.452      ;
; 96.473 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.456      ;
; 96.473 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.454      ;
; 96.473 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[15]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.456      ;
; 96.473 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[28]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.450      ;
; 96.473 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[56]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.447      ;
; 96.473 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[54]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 3.447      ;
; 96.473 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[4]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.456      ;
; 96.473 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[5]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.456      ;
; 96.473 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[2]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.456      ;
; 96.473 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[3]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.456      ;
; 96.473 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.456      ;
; 96.473 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.456      ;
; 96.474 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.454      ;
; 96.474 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.454      ;
; 96.474 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[21]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.454      ;
; 96.474 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.454      ;
; 96.474 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[17]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.454      ;
; 96.474 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[17]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.454      ;
; 96.474 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.454      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[37]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.441      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.442      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[26]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.441      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[32]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.441      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[19]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.441      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[18]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.441      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[51]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.441      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[50]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 3.441      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.442      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.442      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.442      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.442      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.442      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.442      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.442      ;
; 96.476 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 3.442      ;
; 96.477 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[15]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 3.448      ;
; 96.477 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[6]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 3.448      ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.609 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 3.226      ;
; 2.609 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[55]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.225      ;
; 2.609 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.225      ;
; 2.609 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.225      ;
; 2.609 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[23]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.225      ;
; 2.609 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.225      ;
; 2.609 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.225      ;
; 2.609 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 3.225      ;
; 2.615 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 3.228      ;
; 2.615 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 3.228      ;
; 2.622 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[56]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 3.231      ;
; 2.622 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[58]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.232      ;
; 2.622 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.232      ;
; 2.622 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 3.231      ;
; 2.622 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 3.231      ;
; 2.622 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[26]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.232      ;
; 2.622 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[15]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.232      ;
; 2.622 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[46]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 3.231      ;
; 2.622 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 3.231      ;
; 2.622 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 3.231      ;
; 2.622 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[16]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.232      ;
; 2.622 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.232      ;
; 2.623 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 3.233      ;
; 2.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[5]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.229      ;
; 2.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[51]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.229      ;
; 2.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[53]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.229      ;
; 2.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[85]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.229      ;
; 2.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.229      ;
; 2.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[83]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.229      ;
; 2.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[7]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.229      ;
; 2.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[21]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.229      ;
; 2.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[43]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.229      ;
; 2.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.229      ;
; 2.624 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.229      ;
; 2.626 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[65]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.234      ;
; 2.626 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[62]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.234      ;
; 2.626 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[23]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.234      ;
; 2.626 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.234      ;
; 2.626 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[94]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.234      ;
; 2.626 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[20]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.234      ;
; 2.626 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[36]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.234      ;
; 2.626 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[33]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.234      ;
; 2.626 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.234      ;
; 2.626 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[23]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.234      ;
; 2.626 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.234      ;
; 2.626 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[20]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 3.234      ;
; 2.627 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[66]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.232      ;
; 2.627 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[24]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.232      ;
; 2.627 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.232      ;
; 2.627 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 3.233      ;
; 2.627 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[82]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 3.233      ;
; 2.627 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[34]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.232      ;
; 2.627 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[4]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 3.233      ;
; 2.627 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.232      ;
; 2.627 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[24]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 3.232      ;
; 2.629 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[63]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 3.231      ;
; 2.629 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[95]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 3.231      ;
; 2.629 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[31]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 3.231      ;
; 2.629 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 3.231      ;
; 2.629 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 3.231      ;
; 2.629 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[21]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 3.231      ;
; 2.631 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[73]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.228      ;
; 2.631 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[75]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.228      ;
; 2.631 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[54]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 3.220      ;
; 2.631 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[107]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.228      ;
; 2.631 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 3.220      ;
; 2.631 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 3.220      ;
; 2.631 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 3.220      ;
; 2.631 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[44]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 3.220      ;
; 2.631 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 3.220      ;
; 2.631 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.228      ;
; 2.631 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 3.220      ;
; 2.632 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.229      ;
; 2.632 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[105]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.229      ;
; 2.632 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[31]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.229      ;
; 2.632 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[43]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.229      ;
; 2.632 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.229      ;
; 2.632 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.229      ;
; 2.632 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[31]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 3.229      ;
; 2.634 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[76]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.221      ;
; 2.634 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[108]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.221      ;
; 2.634 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[34]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.221      ;
; 2.634 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[41]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.221      ;
; 2.634 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[44]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.221      ;
; 2.634 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[34]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.221      ;
; 2.634 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.221      ;
; 2.634 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 3.221      ;
; 2.638 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 3.231      ;
; 2.638 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 3.231      ;
; 2.638 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 3.231      ;
; 2.641 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 3.221      ;
; 2.641 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 3.221      ;
; 2.641 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 3.221      ;
; 2.641 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 3.221      ;
; 2.641 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.223      ;
; 2.641 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.223      ;
; 2.641 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.223      ;
; 2.641 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 3.223      ;
; 2.641 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 3.221      ;
; 2.641 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 3.221      ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; 0.264 ; 0.264        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ;
; 0.264 ; 0.264        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ;
; 0.264 ; 0.264        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ;
; 0.264 ; 0.264        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ;
; 0.264 ; 0.264        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ;
; 0.266 ; 0.266        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ;
; 0.266 ; 0.266        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ;
; 0.266 ; 0.266        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ;
; 0.267 ; 0.267        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ;
; 0.267 ; 0.267        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ;
; 0.267 ; 0.267        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ;
; 0.271 ; 0.271        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ;
; 0.271 ; 0.271        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|inclk[0]      ;
; 0.271 ; 0.271        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|outclk        ;
; 0.271 ; 0.271        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0|combout              ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|datab                ;
; 0.273 ; 0.273        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ;
; 0.273 ; 0.273        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ;
; 0.278 ; 0.278        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ;
; 0.278 ; 0.278        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; 0.278 ; 0.278        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; 0.278 ; 0.278        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; 0.284 ; 0.284        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[11]|datad             ;
; 0.284 ; 0.284        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[12]|datad             ;
; 0.284 ; 0.284        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[15]|datad             ;
; 0.284 ; 0.284        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; 0.284 ; 0.284        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[9]|datad              ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[25]|datad             ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; 0.287 ; 0.287        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[1]|datad              ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[27]|datad             ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
; 0.288 ; 0.288        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[26]|datac             ;
; 0.289 ; 0.289        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ;
; 0.289 ; 0.289        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ;
; 0.289 ; 0.289        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[6]|datac              ;
; 0.290 ; 0.290        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datac             ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datac              ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[5]|datad              ;
; 0.292 ; 0.292        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.292 ; 0.292        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.292 ; 0.292        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[28]|datad             ;
; 0.292 ; 0.292        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[2]|datad              ;
; 0.292 ; 0.292        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[3]|datad              ;
; 0.292 ; 0.292        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[4]|datad              ;
; 0.293 ; 0.293        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[14]|datac             ;
; 0.293 ; 0.293        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[29]|datad             ;
; 0.293 ; 0.293        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[30]|datad             ;
; 0.294 ; 0.294        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[31]|datac             ;
; 0.295 ; 0.295        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; 0.295 ; 0.295        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[10]|datac             ;
; 0.296 ; 0.296        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ;
; 0.297 ; 0.297        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; 0.298 ; 0.298        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|datad             ;
; 0.298 ; 0.298        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datad             ;
; 0.298 ; 0.298        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datad             ;
; 0.298 ; 0.298        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datad             ;
; 0.298 ; 0.298        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datab             ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|datab          ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|combout        ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~1|combout        ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~1|dataa          ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[20]|datad             ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[21]|datad             ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[22]|datad             ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[23]|datad             ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[24]|datab             ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[13]|datad             ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[10]|datac             ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~1|datad          ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[31]|datac             ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[14]|datac             ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[29]|datad             ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[30]|datad             ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~0|datab          ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[28]|datad             ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[2]|datad              ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[3]|datad              ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[4]|datad              ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|datad                ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[0]|datac              ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[5]|datad              ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|c|ad|WideOr5~0|combout              ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[16]|datac             ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.735 ; 49.965       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.736 ; 49.966       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.789 ; 50.019       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28|clk0                                                             ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 50.005 ; 50.005       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.747 ; 49.977       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 49.998 ; 49.998       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 49.998 ; 49.998       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28|clk1                                                             ;
; 49.998 ; 49.998       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28|clk1                                                             ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.002 ; 50.002       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------+
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]                         ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[25] ;
; 49.754 ; 49.970       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1] ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[0]                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[4]                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[5]                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[7]                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[8]                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|LEDG_R[9]                         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[8]                     ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|SW_StatusR[9]                     ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S0          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S11         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S12         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S13         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S14         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S3          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S6          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S7          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S8          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S0          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S10         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S11         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S14         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S6          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S9          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S0          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S10         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S11         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S14         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S5          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S6          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S0          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S10         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S11         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S12         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S14         ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S2          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S7          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9          ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[10]              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[11]              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[12]              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[13]              ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[4]               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[5]               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[6]               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[7]               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[8]               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[9]               ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:exmem|q[6]  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:exmem|q[7]  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[11]  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[12]  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[13]  ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:idex|q[16]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.328 ; 4.833 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.084 ; 4.616 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.313 ; 4.828 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.328 ; 4.833 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.428 ; 5.020 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.309 ; 4.887 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.428 ; 4.997 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.212 ; 4.757 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 4.327 ; 4.863 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.382 ; 4.956 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.314 ; 4.879 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.419 ; 5.020 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.250 ; 4.830 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.345 ; 4.932 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.245 ; 4.778 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -3.343 ; -3.851 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -3.396 ; -3.905 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -3.415 ; -3.915 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -3.343 ; -3.851 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -3.321 ; -3.830 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -3.551 ; -4.089 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -3.598 ; -4.147 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -3.409 ; -3.920 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -3.484 ; -3.994 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -3.432 ; -3.961 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -3.502 ; -4.043 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -3.657 ; -4.209 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -3.321 ; -3.830 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -3.572 ; -4.119 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -3.534 ; -4.045 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 4.246 ; 4.187 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.697 ; 3.605 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.731 ; 3.630 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.832 ; 3.771 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.671 ; 3.650 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.983 ; 3.886 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 4.246 ; 4.187 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.631 ; 3.599 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.439 ; 3.345 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.978 ; 2.882 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.988 ; 2.896 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.968 ; 2.871 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.976 ; 2.878 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.981 ; 2.883 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.439 ; 3.345 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.244 ; 3.142 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.681 ; 3.571 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.636 ; 3.532 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.462 ; 3.356 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.468 ; 3.374 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.681 ; 3.571 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.481 ; 3.376 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.539 ; 3.429 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.551 ; 3.463 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 4.239 ; 4.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 4.206 ; 4.098 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 4.022 ; 3.941 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 4.239 ; 4.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.904 ; 3.863 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.624 ; 3.573 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.648 ; 3.601 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.793 ; 3.728 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 6.033 ; 5.820 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.828 ; 3.734 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.378 ; 4.318 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.033 ; 5.820 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 4.358 ; 4.271 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.514 ; 3.410 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.533 ; 3.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.878 ; 3.794 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.039 ; 3.964 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.787 ; 3.702 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.008 ; 3.975 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.184 ; 3.148 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.248 ; 3.154 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.280 ; 3.178 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.377 ; 3.314 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.223 ; 3.198 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.522 ; 3.424 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.774 ; 3.713 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.184 ; 3.148 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.549 ; 2.451 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.559 ; 2.461 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.568 ; 2.475 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.549 ; 2.451 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.557 ; 2.457 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.562 ; 2.462 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.001 ; 2.905 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 2.815 ; 2.711 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.024 ; 2.917 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.190 ; 3.085 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.024 ; 2.917 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.029 ; 2.934 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.233 ; 3.123 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.042 ; 2.936 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.098 ; 2.988 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.108 ; 3.019 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.179 ; 3.125 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.739 ; 3.630 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.561 ; 3.478 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.770 ; 3.651 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.449 ; 3.404 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.179 ; 3.125 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.202 ; 3.152 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.340 ; 3.273 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.083 ; 2.978 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.384 ; 3.289 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.913 ; 3.850 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.576 ; 5.359 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.894 ; 3.804 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.083 ; 2.978 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.101 ; 3.007 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.434 ; 3.348 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.588 ; 3.511 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.346 ; 3.259 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.559 ; 3.521 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 77.11 MHz  ; 77.11 MHz       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 115.79 MHz ; 115.79 MHz      ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -6.902 ; -171.070      ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -5.014 ; -124.609      ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 21.674 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 42.291 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -1.913 ; -19.340       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.160  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.258 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.436 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 96.855 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 2.347 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 0.291  ; 0.000         ;
; CLOCK_50                                         ; 9.713  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.741 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.745 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.749 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                      ;
+--------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -6.902 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.756      ; 8.054      ;
; -6.584 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.762      ; 7.742      ;
; -6.546 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.779      ; 7.721      ;
; -6.533 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.779      ; 7.708      ;
; -6.500 ; mips:mips_cpu|controller:c|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.756      ; 7.652      ;
; -6.498 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.779      ; 7.673      ;
; -6.493 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.779      ; 7.668      ;
; -6.485 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.762      ; 7.643      ;
; -6.482 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.762      ; 7.640      ;
; -6.431 ; mips:mips_cpu|controller:c|flopr:idex|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.756      ; 7.583      ;
; -6.403 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.762      ; 7.561      ;
; -6.385 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.762      ; 7.543      ;
; -6.354 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.779      ; 7.529      ;
; -6.349 ; mips:mips_cpu|controller:c|flopr:idex|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.756      ; 7.501      ;
; -6.349 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.779      ; 7.524      ;
; -6.330 ; mips:mips_cpu|controller:c|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.762      ; 7.488      ;
; -6.295 ; mips:mips_cpu|controller:c|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.759      ; 7.450      ;
; -6.286 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.779      ; 7.461      ;
; -6.236 ; mips:mips_cpu|controller:c|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.756      ; 7.388      ;
; -6.185 ; mips:mips_cpu|controller:c|flopr:idex|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.756      ; 7.337      ;
; -6.166 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.779      ; 7.341      ;
; -6.151 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.878      ; 7.859      ;
; -6.144 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.765      ; 7.305      ;
; -6.119 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.762      ; 7.277      ;
; -6.109 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.448      ; 6.953      ;
; -6.104 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.765      ; 7.265      ;
; -6.098 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.797      ; 8.627      ;
; -6.089 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.448      ; 6.933      ;
; -6.087 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.762      ; 7.245      ;
; -6.087 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.779      ; 7.262      ;
; -6.075 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.439      ; 6.910      ;
; -6.068 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.765      ; 7.229      ;
; -6.042 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.765      ; 7.203      ;
; -6.020 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.884      ; 7.734      ;
; -6.011 ; mips:mips_cpu|controller:c|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.762      ; 7.169      ;
; -6.006 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.762      ; 7.164      ;
; -6.006 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.765      ; 7.167      ;
; -6.002 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.884      ; 7.716      ;
; -5.968 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.443      ; 6.807      ;
; -5.916 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.762      ; 7.074      ;
; -5.908 ; mips:mips_cpu|controller:c|flopr:idex|q[15]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.756      ; 7.060      ;
; -5.896 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.887      ; 7.613      ;
; -5.894 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.762      ; 7.052      ;
; -5.867 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.884      ; 7.581      ;
; -5.858 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.887      ; 7.575      ;
; -5.857 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.884      ; 7.571      ;
; -5.842 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.443      ; 6.681      ;
; -5.819 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.901      ; 7.550      ;
; -5.816 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.887      ; 7.533      ;
; -5.807 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.901      ; 7.538      ;
; -5.806 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.901      ; 7.537      ;
; -5.798 ; mips:mips_cpu|controller:c|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.884      ; 7.512      ;
; -5.782 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.887      ; 7.499      ;
; -5.771 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.901      ; 7.502      ;
; -5.766 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.901      ; 7.497      ;
; -5.758 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.884      ; 7.472      ;
; -5.756 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.887      ; 7.473      ;
; -5.749 ; mips:mips_cpu|controller:c|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.878      ; 7.457      ;
; -5.747 ; mips:mips_cpu|controller:c|flopr:idex|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.797      ; 8.276      ;
; -5.736 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.884      ; 7.450      ;
; -5.733 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.435      ; 6.564      ;
; -5.726 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.570      ; 7.126      ;
; -5.718 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.887      ; 7.435      ;
; -5.714 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.887      ; 7.431      ;
; -5.712 ; mips:mips_cpu|controller:c|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.797      ; 8.241      ;
; -5.706 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.427      ; 6.529      ;
; -5.706 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.570      ; 7.106      ;
; -5.704 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.901      ; 7.435      ;
; -5.689 ; mips:mips_cpu|controller:c|flopr:idex|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.878      ; 7.397      ;
; -5.688 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.901      ; 7.419      ;
; -5.685 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]    ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.783      ; 8.191      ;
; -5.676 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.765      ; 6.837      ;
; -5.672 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]    ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.783      ; 8.178      ;
; -5.656 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.557      ; 7.043      ;
; -5.649 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.443      ; 6.488      ;
; -5.642 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]    ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.783      ; 8.148      ;
; -5.637 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]    ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.783      ; 8.143      ;
; -5.633 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.764      ; 7.998      ;
; -5.629 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.766      ; 8.118      ;
; -5.628 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[44]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.427      ; 6.451      ;
; -5.627 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.901      ; 7.358      ;
; -5.626 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.766      ; 8.115      ;
; -5.614 ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.427      ; 6.437      ;
; -5.608 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 1.000        ; 3.550      ; 8.054      ;
; -5.599 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.884      ; 7.313      ;
; -5.598 ; mips:mips_cpu|controller:c|flopr:idex|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.878      ; 7.306      ;
; -5.585 ; mips:mips_cpu|controller:c|flopr:idex|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.797      ; 8.114      ;
; -5.569 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.421      ; 6.386      ;
; -5.568 ; mips:mips_cpu|controller:c|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.881      ; 7.279      ;
; -5.560 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.755      ; 8.024      ;
; -5.553 ; mips:mips_cpu|datapath:dp|flopr:idex|q[21]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.432      ; 6.381      ;
; -5.548 ; mips:mips_cpu|datapath:dp|flopr:idex|q[18]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.759      ; 6.703      ;
; -5.542 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.784      ; 8.032      ;
; -5.533 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.884      ; 7.247      ;
; -5.532 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.766      ; 8.021      ;
; -5.520 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.901      ; 7.251      ;
; -5.511 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.884      ; 7.225      ;
; -5.507 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.802      ; 8.016      ;
; -5.505 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.804      ; 8.046      ;
; -5.498 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.783      ; 8.004      ;
+--------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+--------+----------------------------------------------+---------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                     ; Launch Clock                               ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -5.014 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.031     ; 1.928      ;
; -4.954 ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.007     ; 1.892      ;
; -4.947 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.100     ; 1.792      ;
; -4.904 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.883     ; 1.966      ;
; -4.872 ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.029     ; 1.788      ;
; -4.799 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.046     ; 1.698      ;
; -4.795 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.922     ; 1.818      ;
; -4.760 ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.912     ; 1.793      ;
; -4.735 ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.906     ; 1.774      ;
; -4.725 ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.878     ; 1.792      ;
; -4.698 ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.920     ; 1.723      ;
; -4.694 ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.918     ; 1.721      ;
; -4.692 ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.020     ; 1.617      ;
; -4.691 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.908     ; 1.728      ;
; -4.690 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.884     ; 1.751      ;
; -4.669 ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.018     ; 1.596      ;
; -4.665 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.031     ; 1.579      ;
; -4.665 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.909     ; 1.701      ;
; -4.657 ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.023     ; 1.579      ;
; -4.646 ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.879     ; 1.712      ;
; -4.646 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.872     ; 1.719      ;
; -4.618 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.887     ; 1.676      ;
; -4.575 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.887     ; 1.633      ;
; -4.571 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.088     ; 1.928      ;
; -4.563 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.873     ; 1.635      ;
; -4.550 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.912     ; 1.583      ;
; -4.548 ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.887     ; 1.606      ;
; -4.535 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.337     ; 1.143      ;
; -4.530 ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.908     ; 1.567      ;
; -4.517 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.877     ; 1.585      ;
; -4.514 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.918     ; 1.541      ;
; -4.511 ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.064     ; 1.892      ;
; -4.505 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.920     ; 1.530      ;
; -4.504 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.157     ; 1.792      ;
; -4.500 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.104     ; 1.341      ;
; -4.498 ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.911     ; 1.532      ;
; -4.495 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.922     ; 1.518      ;
; -4.461 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.940     ; 1.966      ;
; -4.445 ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.922     ; 1.468      ;
; -4.441 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.909     ; 1.477      ;
; -4.429 ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.086     ; 1.788      ;
; -4.392 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.877     ; 1.460      ;
; -4.356 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.103     ; 1.698      ;
; -4.352 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.979     ; 1.818      ;
; -4.327 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.922     ; 1.350      ;
; -4.317 ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 1.793      ;
; -4.297 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.905     ; 1.337      ;
; -4.292 ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 1.774      ;
; -4.282 ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.935     ; 1.792      ;
; -4.255 ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.977     ; 1.723      ;
; -4.251 ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.975     ; 1.721      ;
; -4.249 ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.077     ; 1.617      ;
; -4.248 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 1.728      ;
; -4.247 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.941     ; 1.751      ;
; -4.226 ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.075     ; 1.596      ;
; -4.222 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.088     ; 1.579      ;
; -4.222 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.966     ; 1.701      ;
; -4.214 ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.080     ; 1.579      ;
; -4.203 ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.936     ; 1.712      ;
; -4.203 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.929     ; 1.719      ;
; -4.175 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.944     ; 1.676      ;
; -4.149 ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.912     ; 1.182      ;
; -4.139 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.038     ; 1.046      ;
; -4.132 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.944     ; 1.633      ;
; -4.120 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.930     ; 1.635      ;
; -4.107 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 1.583      ;
; -4.105 ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.944     ; 1.606      ;
; -4.092 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.394     ; 1.143      ;
; -4.087 ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.965     ; 1.567      ;
; -4.079 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.922     ; 1.102      ;
; -4.074 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.934     ; 1.585      ;
; -4.071 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.975     ; 1.541      ;
; -4.062 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.977     ; 1.530      ;
; -4.059 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.913     ; 1.091      ;
; -4.057 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.161     ; 1.341      ;
; -4.055 ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.968     ; 1.532      ;
; -4.052 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.979     ; 1.518      ;
; -4.002 ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.979     ; 1.468      ;
; -3.998 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.966     ; 1.477      ;
; -3.949 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.934     ; 1.460      ;
; -3.884 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.979     ; 1.350      ;
; -3.854 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.962     ; 1.337      ;
; -3.839 ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.920     ; 0.864      ;
; -3.797 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.870     ; 0.872      ;
; -3.762 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.185     ; 0.522      ;
; -3.707 ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.007     ; 0.645      ;
; -3.706 ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.969     ; 1.182      ;
; -3.696 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.095     ; 1.046      ;
; -3.636 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.979     ; 1.102      ;
; -3.616 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.970     ; 1.091      ;
; -3.611 ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.904     ; 0.652      ;
; -3.469 ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.912     ; 0.502      ;
; -3.460 ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[51] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -4.025     ; 0.380      ;
; -3.455 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.876     ; 0.524      ;
; -3.450 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.873     ; 0.522      ;
; -3.434 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.856     ; 0.523      ;
; -3.425 ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.857     ; 0.513      ;
; -3.396 ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.977     ; 0.864      ;
; -3.354 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.927     ; 0.872      ;
; -3.319 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[64] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.881     ; 0.383      ;
+--------+----------------------------------------------+---------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 21.674 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 3.485      ;
; 22.005 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 3.154      ;
; 22.208 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 2.951      ;
; 22.373 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.203     ; 2.444      ;
; 22.377 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.206     ; 2.437      ;
; 22.413 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 2.744      ;
; 22.471 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.202     ; 2.347      ;
; 22.668 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.200     ; 2.152      ;
; 22.679 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 2.478      ;
; 22.679 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.206     ; 2.135      ;
; 22.688 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.203     ; 2.129      ;
; 22.849 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 2.308      ;
; 22.852 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.193     ; 1.975      ;
; 22.867 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.191     ; 1.962      ;
; 22.905 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.193     ; 1.922      ;
; 22.911 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.203     ; 1.906      ;
; 22.920 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 2.237      ;
; 22.925 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 2.234      ;
; 22.940 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.203     ; 1.877      ;
; 22.959 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.198     ; 1.863      ;
; 22.961 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.193     ; 1.866      ;
; 22.966 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.206     ; 1.848      ;
; 22.968 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.200     ; 1.852      ;
; 22.971 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.198     ; 1.851      ;
; 22.992 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.191     ; 1.837      ;
; 23.062 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.198     ; 1.760      ;
; 23.070 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 2.078      ;
; 23.071 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 2.079      ;
; 23.075 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 2.072      ;
; 23.082 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 2.070      ;
; 23.089 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 2.055      ;
; 23.102 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 2.057      ;
; 23.112 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.200     ; 1.708      ;
; 23.144 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 2.013      ;
; 23.155 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.191     ; 1.674      ;
; 23.156 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 2.001      ;
; 23.175 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.200     ; 1.645      ;
; 23.188 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.202     ; 1.630      ;
; 23.198 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.137      ; 1.959      ;
; 23.198 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.198     ; 1.624      ;
; 23.199 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.960      ;
; 23.202 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.203     ; 1.615      ;
; 23.225 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.922      ;
; 23.266 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.202     ; 1.552      ;
; 23.269 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.203     ; 1.548      ;
; 23.270 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.193     ; 1.557      ;
; 23.288 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.206     ; 1.526      ;
; 23.291 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.203     ; 1.526      ;
; 23.323 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 1.821      ;
; 23.346 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.806      ;
; 23.351 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 1.797      ;
; 23.354 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.793      ;
; 23.429 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.203     ; 1.388      ;
; 23.484 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 1.664      ;
; 23.505 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.202     ; 1.313      ;
; 23.521 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.626      ;
; 23.547 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 1.597      ;
; 23.559 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.593      ;
; 23.576 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.571      ;
; 23.592 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.558      ;
; 23.606 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.541      ;
; 23.616 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 1.528      ;
; 23.617 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 1.531      ;
; 23.638 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.514      ;
; 23.639 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.508      ;
; 23.655 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.492      ;
; 23.661 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.491      ;
; 23.702 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.191     ; 1.127      ;
; 23.711 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.436      ;
; 23.720 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 1.424      ;
; 23.724 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 1.424      ;
; 23.734 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.413      ;
; 23.735 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.412      ;
; 23.751 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.396      ;
; 23.755 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 1.389      ;
; 23.768 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.379      ;
; 23.769 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.127      ; 1.378      ;
; 23.774 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 1.374      ;
; 23.783 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.128      ; 1.365      ;
; 23.787 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.124      ; 1.357      ;
; 23.852 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.300      ;
; 23.886 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.132      ; 1.266      ;
; 23.990 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.160      ;
; 24.010 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.140      ;
; 24.019 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.131      ;
; 24.037 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.113      ;
; 24.049 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.130      ; 1.101      ;
; 24.057 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.139      ; 1.102      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 42.291 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.220     ; 7.509      ;
; 42.291 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.220     ; 7.509      ;
; 42.291 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.215     ; 7.514      ;
; 42.320 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.223     ; 7.477      ;
; 42.320 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.218     ; 7.482      ;
; 42.320 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.223     ; 7.477      ;
; 42.862 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.221     ; 6.937      ;
; 42.862 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.221     ; 6.937      ;
; 42.864 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.216     ; 6.940      ;
; 42.890 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 6.906      ;
; 42.890 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 6.906      ;
; 42.892 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.219     ; 6.909      ;
; 43.263 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.233     ; 6.524      ;
; 43.263 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.233     ; 6.524      ;
; 43.263 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.228     ; 6.529      ;
; 43.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.235     ; 6.513      ;
; 43.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.233     ; 6.515      ;
; 43.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.230     ; 6.518      ;
; 43.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.228     ; 6.520      ;
; 43.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.233     ; 6.515      ;
; 43.272 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.235     ; 6.513      ;
; 43.304 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.222     ; 6.494      ;
; 43.304 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.222     ; 6.494      ;
; 43.306 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.217     ; 6.497      ;
; 43.332 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.225     ; 6.463      ;
; 43.332 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.225     ; 6.463      ;
; 43.334 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.220     ; 6.466      ;
; 43.469 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 6.322      ;
; 43.469 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 6.322      ;
; 43.469 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 6.327      ;
; 43.483 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.242     ; 6.295      ;
; 43.483 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.242     ; 6.295      ;
; 43.485 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.237     ; 6.298      ;
; 43.511 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 6.264      ;
; 43.511 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 6.264      ;
; 43.513 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.240     ; 6.267      ;
; 43.534 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 6.257      ;
; 43.534 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 6.257      ;
; 43.536 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 6.260      ;
; 43.562 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.232     ; 6.226      ;
; 43.562 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.232     ; 6.226      ;
; 43.564 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.227     ; 6.229      ;
; 43.577 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 6.219      ;
; 43.577 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.224     ; 6.219      ;
; 43.577 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.219     ; 6.224      ;
; 43.606 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.227     ; 6.187      ;
; 43.606 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.222     ; 6.192      ;
; 43.606 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.227     ; 6.187      ;
; 43.623 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.242     ; 6.155      ;
; 43.623 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.242     ; 6.155      ;
; 43.623 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.237     ; 6.160      ;
; 43.635 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.227     ; 6.158      ;
; 43.635 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.227     ; 6.158      ;
; 43.635 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.222     ; 6.163      ;
; 43.652 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 6.123      ;
; 43.652 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.240     ; 6.128      ;
; 43.652 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 6.123      ;
; 43.658 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.231     ; 6.131      ;
; 43.658 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.231     ; 6.131      ;
; 43.658 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.226     ; 6.136      ;
; 43.783 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.220     ; 6.017      ;
; 43.783 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.220     ; 6.017      ;
; 43.783 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.215     ; 6.022      ;
; 43.790 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.242     ; 5.988      ;
; 43.790 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.242     ; 5.988      ;
; 43.792 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.237     ; 5.991      ;
; 43.795 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.220     ; 6.005      ;
; 43.795 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.220     ; 6.005      ;
; 43.795 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.215     ; 6.010      ;
; 43.798 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 5.988      ;
; 43.798 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 5.988      ;
; 43.800 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 5.991      ;
; 43.812 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.223     ; 5.985      ;
; 43.812 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.218     ; 5.990      ;
; 43.812 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.223     ; 5.985      ;
; 43.818 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 5.957      ;
; 43.818 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.245     ; 5.957      ;
; 43.820 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.240     ; 5.960      ;
; 43.824 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.223     ; 5.973      ;
; 43.824 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.218     ; 5.978      ;
; 43.824 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.223     ; 5.973      ;
; 43.829 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 5.957      ;
; 43.829 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 5.957      ;
; 43.831 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.229     ; 5.960      ;
; 43.839 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.236     ; 5.945      ;
; 43.839 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.236     ; 5.945      ;
; 43.841 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.231     ; 5.948      ;
; 43.960 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.236     ; 5.824      ;
; 43.960 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.236     ; 5.824      ;
; 43.960 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.231     ; 5.829      ;
; 43.989 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.239     ; 5.792      ;
; 43.989 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.234     ; 5.797      ;
; 43.989 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.239     ; 5.792      ;
; 44.057 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.230     ; 5.733      ;
; 44.057 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.230     ; 5.733      ;
; 44.059 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.225     ; 5.736      ;
; 44.108 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.220     ; 5.692      ;
; 44.108 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.220     ; 5.692      ;
; 44.108 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.215     ; 5.697      ;
; 44.137 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.223     ; 5.660      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.913 ; mips:mips_cpu|controller:c|flopr:idex|q[13] ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.185      ; 2.342      ;
; -1.143 ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]  ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.856      ; 2.783      ;
; -1.072 ; mips:mips_cpu|datapath:dp|flopr:idex|q[63]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.038      ; 3.036      ;
; -1.071 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[36] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.023      ; 3.022      ;
; -1.049 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.027      ; 3.048      ;
; -1.011 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.019      ; 3.078      ;
; -1.010 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.185      ; 3.245      ;
; -0.993 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[36] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.031      ; 3.108      ;
; -0.977 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.918      ; 3.011      ;
; -0.865 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.914      ; 3.119      ;
; -0.820 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.321      ; 3.571      ;
; -0.809 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.913      ; 3.174      ;
; -0.804 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.105      ; 3.371      ;
; -0.790 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.036      ; 3.316      ;
; -0.767 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.916      ; 3.219      ;
; -0.754 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.036      ; 3.352      ;
; -0.751 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.028      ; 3.347      ;
; -0.743 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.185      ; 3.512      ;
; -0.716 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.028      ; 3.382      ;
; -0.696 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.097      ; 3.471      ;
; -0.690 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.321      ; 3.701      ;
; -0.678 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.020      ; 3.412      ;
; -0.672 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.347      ; 3.745      ;
; -0.656 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.006      ; 3.420      ;
; -0.655 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.906      ; 3.321      ;
; -0.646 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.028      ; 3.452      ;
; -0.638 ; mips:mips_cpu|datapath:dp|flopr:idex|q[93]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.025      ; 3.457      ;
; -0.631 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.923      ; 3.362      ;
; -0.626 ; mips:mips_cpu|datapath:dp|flopr:idex|q[103] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.104      ; 3.548      ;
; -0.620 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.914      ; 3.364      ;
; -0.617 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.332      ; 3.785      ;
; -0.601 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.916      ; 3.385      ;
; -0.598 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.401      ; 3.873      ;
; -0.594 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[68] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.349      ; 3.825      ;
; -0.582 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.913      ; 3.401      ;
; -0.579 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.324      ; 3.815      ;
; -0.560 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.914      ; 3.424      ;
; -0.552 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[11] ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.018      ; 3.536      ;
; -0.548 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.332      ; 3.854      ;
; -0.547 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.906      ; 3.429      ;
; -0.545 ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.007      ; 3.532      ;
; -0.542 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.347      ; 3.875      ;
; -0.534 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.927      ; 3.463      ;
; -0.530 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.179      ; 3.719      ;
; -0.530 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.873      ; 3.413      ;
; -0.530 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[68] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.357      ; 3.897      ;
; -0.528 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.908      ; 3.450      ;
; -0.527 ; mips:mips_cpu|datapath:dp|flopr:idex|q[92]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.026      ; 3.569      ;
; -0.518 ; mips:mips_cpu|datapath:dp|flopr:idex|q[56]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.870      ; 3.422      ;
; -0.517 ; mips:mips_cpu|datapath:dp|flopr:idex|q[109] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.920      ; 3.473      ;
; -0.513 ; mips:mips_cpu|datapath:dp|flopr:idex|q[105] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.027      ; 3.584      ;
; -0.513 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.915      ; 3.472      ;
; -0.508 ; mips:mips_cpu|datapath:dp|flopr:idex|q[61]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.025      ; 3.587      ;
; -0.508 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.032      ; 3.594      ;
; -0.507 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.925      ; 3.488      ;
; -0.497 ; mips:mips_cpu|datapath:dp|flopr:idex|q[109] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.033      ; 3.606      ;
; -0.496 ; mips:mips_cpu|datapath:dp|flopr:idex|q[89]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.020      ; 3.594      ;
; -0.491 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.876      ; 3.455      ;
; -0.489 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[43] ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.018      ; 3.599      ;
; -0.487 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.014      ; 3.597      ;
; -0.485 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.020      ; 3.605      ;
; -0.475 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.083      ; 3.678      ;
; -0.474 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.905      ; 3.501      ;
; -0.472 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.089      ; 3.687      ;
; -0.470 ; mips:mips_cpu|controller:c|flopr:idex|q[13] ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; -0.500       ; 3.242      ; 2.342      ;
; -0.468 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.401      ; 4.003      ;
; -0.461 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.188      ; 3.797      ;
; -0.457 ; mips:mips_cpu|datapath:dp|flopr:idex|q[53]  ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.018      ; 3.631      ;
; -0.455 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.332      ; 3.947      ;
; -0.449 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.006      ; 3.627      ;
; -0.449 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.333      ; 4.064      ;
; -0.448 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.210      ; 3.832      ;
; -0.447 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.012      ; 3.635      ;
; -0.441 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.326      ; 3.955      ;
; -0.440 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.322      ; 4.062      ;
; -0.439 ; mips:mips_cpu|datapath:dp|flopr:idex|q[101] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.086      ; 3.717      ;
; -0.439 ; mips:mips_cpu|datapath:dp|flopr:idex|q[49]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.326      ; 3.957      ;
; -0.437 ; mips:mips_cpu|datapath:dp|flopr:idex|q[101] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.894      ; 3.527      ;
; -0.435 ; mips:mips_cpu|datapath:dp|flopr:idex|q[85]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.009      ; 3.644      ;
; -0.434 ; mips:mips_cpu|datapath:dp|flopr:idex|q[109] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.025      ; 3.661      ;
; -0.434 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.017      ; 3.653      ;
; -0.434 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.086      ; 3.722      ;
; -0.434 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.917      ; 3.553      ;
; -0.429 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.212      ; 3.853      ;
; -0.429 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.402      ; 4.153      ;
; -0.425 ; mips:mips_cpu|datapath:dp|flopr:idex|q[101] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.017      ; 3.662      ;
; -0.425 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.219      ; 3.864      ;
; -0.425 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.014      ; 3.659      ;
; -0.422 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.020      ; 3.668      ;
; -0.420 ; mips:mips_cpu|datapath:dp|flopr:idex|q[110] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.023      ; 3.673      ;
; -0.418 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.332      ; 3.984      ;
; -0.417 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.324      ; 3.977      ;
; -0.416 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.919      ; 3.573      ;
; -0.414 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.209      ; 3.865      ;
; -0.411 ; mips:mips_cpu|controller:c|flopr:idex|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.325      ; 4.094      ;
; -0.403 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.878      ; 3.545      ;
; -0.400 ; mips:mips_cpu|datapath:dp|flopr:idex|q[95]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.038      ; 3.708      ;
; -0.397 ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 3.870      ; 3.543      ;
; -0.397 ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.033      ; 3.706      ;
; -0.396 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 4.009      ; 3.683      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+--------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.160 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2] ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.689      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[0]                   ; GPIO:uGPIO|SW_StatusR[0]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; TimerCounter:Timer|StatusR[0]              ; TimerCounter:Timer|StatusR[0]               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|BUTTON_StatusR[2]               ; GPIO:uGPIO|BUTTON_StatusR[2]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|BUTTON_StatusR[1]               ; GPIO:uGPIO|BUTTON_StatusR[1]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[9]                   ; GPIO:uGPIO|SW_StatusR[9]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[3]                   ; GPIO:uGPIO|SW_StatusR[3]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[8]                   ; GPIO:uGPIO|SW_StatusR[8]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[2]                   ; GPIO:uGPIO|SW_StatusR[2]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; GPIO:uGPIO|SW_StatusR[1]                   ; GPIO:uGPIO|SW_StatusR[1]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|SW_StatusR[4]                   ; GPIO:uGPIO|SW_StatusR[4]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|SW_StatusR[6]                   ; GPIO:uGPIO|SW_StatusR[6]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|SW_StatusR[5]                   ; GPIO:uGPIO|SW_StatusR[5]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; GPIO:uGPIO|SW_StatusR[7]                   ; GPIO:uGPIO|SW_StatusR[7]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.329 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.529      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:button1|c_state.S0    ; GPIO:uGPIO|pulse_gen:button1|c_state.S1     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.331 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.331 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.332 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.332 ; GPIO:uGPIO|pulse_gen:button2|c_state.S0    ; GPIO:uGPIO|pulse_gen:button2|c_state.S1     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.333 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S0        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S1         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.532      ;
; 0.337 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw1|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; mips:mips_cpu|controller:c|flopr:idex|q[7] ; mips:mips_cpu|controller:c|flopr:exmem|q[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw1|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button1|c_state.S10   ; GPIO:uGPIO|pulse_gen:button1|c_state.S11    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button1|c_state.S4    ; GPIO:uGPIO|pulse_gen:button1|c_state.S5     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S11       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S7        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S5        ; GPIO:uGPIO|pulse_gen:sw9|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S10   ; GPIO:uGPIO|pulse_gen:button2|c_state.S11    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S7    ; GPIO:uGPIO|pulse_gen:button2|c_state.S8     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; GPIO:uGPIO|pulse_gen:button2|c_state.S2    ; GPIO:uGPIO|pulse_gen:button2|c_state.S3     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw1|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S7        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11   ; GPIO:uGPIO|pulse_gen:button1|c_state.S12    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S9    ; GPIO:uGPIO|pulse_gen:button1|c_state.S10    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S8    ; GPIO:uGPIO|pulse_gen:button1|c_state.S9     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S6    ; GPIO:uGPIO|pulse_gen:button1|c_state.S7     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:button1|c_state.S5    ; GPIO:uGPIO|pulse_gen:button1|c_state.S6     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
+-------+--------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.258 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.370      ; 0.817      ;
; 50.274 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.361      ; 0.824      ;
; 50.276 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.373      ; 0.838      ;
; 50.277 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[32] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.371      ; 0.837      ;
; 50.477 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.355      ; 1.021      ;
; 50.569 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.356      ; 1.114      ;
; 50.582 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 0.818      ;
; 50.610 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[36] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 0.851      ;
; 50.615 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[35] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 0.856      ;
; 50.720 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.357      ; 1.266      ;
; 50.805 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[34] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.028      ; 1.022      ;
; 50.808 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.353      ; 1.350      ;
; 50.873 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[27] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.352      ; 1.414      ;
; 50.925 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 1.480      ;
; 50.989 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.345      ; 1.523      ;
; 51.026 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[29] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 1.276      ;
; 51.038 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 1.267      ;
; 51.058 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.291      ;
; 51.060 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.295      ;
; 51.065 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.369      ; 1.623      ;
; 51.069 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.039      ; 1.297      ;
; 51.075 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.354      ; 1.618      ;
; 51.082 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.028      ; 1.299      ;
; 51.094 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.352      ; 1.635      ;
; 51.102 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.039      ; 1.330      ;
; 51.112 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 1.342      ;
; 51.119 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.352      ;
; 51.127 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.023      ; 1.339      ;
; 51.128 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.350      ; 1.667      ;
; 51.141 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.030      ; 1.360      ;
; 51.141 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.376      ;
; 51.150 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.382      ;
; 51.169 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.049      ; 1.407      ;
; 51.184 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.343      ; 1.716      ;
; 51.194 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.343      ; 1.726      ;
; 51.242 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 1.472      ;
; 51.255 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.033      ; 1.477      ;
; 51.275 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.512      ;
; 51.278 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.511      ;
; 51.297 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.530      ;
; 51.299 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.028      ; 1.516      ;
; 51.305 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.363      ; 1.857      ;
; 51.309 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.360      ; 1.858      ;
; 51.315 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 1.546      ;
; 51.321 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.026      ; 1.536      ;
; 51.324 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 1.560      ;
; 51.328 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.026      ; 1.543      ;
; 51.328 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 1.572      ;
; 51.332 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.573      ;
; 51.334 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 1.565      ;
; 51.335 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.031      ; 1.555      ;
; 51.335 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.030      ; 1.554      ;
; 51.343 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.584      ;
; 51.346 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 1.576      ;
; 51.349 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.033      ; 1.571      ;
; 51.355 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 1.599      ;
; 51.360 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.593      ;
; 51.379 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 1.615      ;
; 51.419 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 1.646      ;
; 51.444 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[31] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.676      ;
; 51.447 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.679      ;
; 51.456 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.689      ;
; 51.462 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.348      ; 1.999      ;
; 51.462 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.347      ; 1.998      ;
; 51.464 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.340      ; 1.993      ;
; 51.486 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 1.722      ;
; 51.489 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.350      ; 2.028      ;
; 51.506 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.741      ;
; 51.509 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.035      ; 1.733      ;
; 51.517 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 1.746      ;
; 51.521 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 1.752      ;
; 51.529 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.033      ; 1.751      ;
; 51.534 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.062      ; 1.785      ;
; 51.538 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.775      ;
; 51.538 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.025      ; 1.752      ;
; 51.542 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.030      ; 1.761      ;
; 51.544 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.028      ; 1.761      ;
; 51.545 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.039      ; 1.773      ;
; 51.555 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 1.782      ;
; 51.577 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 1.818      ;
; 51.581 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 1.812      ;
; 51.640 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.347      ; 2.176      ;
; 51.651 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.031      ; 1.871      ;
; 51.659 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.034      ; 1.882      ;
; 51.669 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.034      ; 1.892      ;
; 51.694 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 1.938      ;
; 51.695 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.930      ;
; 51.697 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.026      ; 1.912      ;
; 51.733 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.966      ;
; 51.743 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 1.973      ;
; 51.744 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 1.971      ;
; 51.788 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.035      ; 2.012      ;
; 51.810 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.062      ; 2.061      ;
; 51.810 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.366      ; 2.365      ;
; 51.812 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 2.043      ;
; 51.824 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 2.051      ;
; 51.833 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 2.062      ;
; 51.870 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.036      ; 2.095      ;
; 51.883 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 2.119      ;
; 51.905 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.039      ; 2.133      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.436 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.040      ;
; 75.443 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.038      ;
; 75.450 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.045      ;
; 75.474 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.069      ;
; 75.479 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.074      ;
; 75.508 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.103      ;
; 75.624 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.220      ;
; 75.648 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.244      ;
; 75.683 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.271      ;
; 75.700 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.291      ;
; 75.700 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.291      ;
; 75.704 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 1.297      ;
; 75.714 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 1.307      ;
; 75.717 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.308      ;
; 75.718 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.306      ;
; 75.728 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.319      ;
; 75.734 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.325      ;
; 75.743 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.331      ;
; 75.758 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 1.351      ;
; 75.760 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.351      ;
; 75.780 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.098      ; 1.067      ;
; 75.813 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.404      ;
; 75.814 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.410      ;
; 75.822 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.413      ;
; 75.834 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.430      ;
; 75.835 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.423      ;
; 75.853 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.444      ;
; 75.861 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 1.454      ;
; 75.901 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.492      ;
; 75.903 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.498      ;
; 75.925 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.513      ;
; 75.928 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.524      ;
; 75.947 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.538      ;
; 75.977 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 1.570      ;
; 75.985 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.087      ; 1.261      ;
; 76.037 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.085      ; 1.311      ;
; 76.080 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.671      ;
; 76.083 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.679      ;
; 76.108 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 1.701      ;
; 76.113 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.085      ; 1.387      ;
; 76.116 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.082      ; 1.387      ;
; 76.130 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.718      ;
; 76.134 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.085      ; 1.408      ;
; 76.144 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.087      ; 1.420      ;
; 76.213 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.095      ; 1.497      ;
; 76.224 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.815      ;
; 76.227 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.090      ; 1.506      ;
; 76.230 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.834      ;
; 76.233 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.834      ;
; 76.234 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.087      ; 1.510      ;
; 76.242 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.085      ; 1.516      ;
; 76.263 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.089      ; 1.541      ;
; 76.296 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.098      ; 1.583      ;
; 76.306 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.089      ; 1.584      ;
; 76.306 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 1.910      ;
; 76.318 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.919      ;
; 76.320 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 1.921      ;
; 76.337 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.399      ; 1.925      ;
; 76.342 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.402      ; 1.933      ;
; 76.342 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.406      ; 1.937      ;
; 76.344 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.404      ; 1.937      ;
; 76.359 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.090      ; 1.638      ;
; 76.375 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.407      ; 1.971      ;
; 76.450 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.098      ; 1.737      ;
; 76.463 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.089      ; 1.741      ;
; 76.478 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.095      ; 1.762      ;
; 76.483 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.082      ; 1.754      ;
; 76.483 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.090      ; 1.762      ;
; 76.484 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.090      ; 1.763      ;
; 76.502 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.085      ; 1.776      ;
; 76.504 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 2.105      ;
; 76.506 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.085      ; 1.780      ;
; 76.517 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 2.121      ;
; 76.552 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.095      ; 1.836      ;
; 76.553 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.098      ; 1.840      ;
; 76.559 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 2.160      ;
; 76.576 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.095      ; 1.860      ;
; 76.752 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.085      ; 2.026      ;
; 76.757 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.089      ; 2.035      ;
; 76.763 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.082      ; 2.034      ;
; 76.782 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 2.383      ;
; 76.966 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.087      ; 2.242      ;
; 77.019 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.412      ; 2.620      ;
; 77.021 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.085      ; 2.295      ;
; 77.026 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.082      ; 2.297      ;
; 77.213 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 2.817      ;
; 77.405 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 3.009      ;
; 77.735 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.415      ; 3.339      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 96.855 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[22]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 3.080      ;
; 96.855 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[21]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 3.080      ;
; 96.856 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[72]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 3.067      ;
; 96.868 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.056      ;
; 96.868 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[28]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.056      ;
; 96.868 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[65]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.056      ;
; 96.868 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[66]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.056      ;
; 96.868 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[67]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.056      ;
; 96.868 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[62]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.056      ;
; 96.868 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[68]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 3.056      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[47]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[49]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[16]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.060      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[17]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.060      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[84]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.065      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[18]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.065      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[19]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.065      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[16]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.065      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:memwb|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[39]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[41]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.065      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[42]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.065      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[38]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.065      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[3]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.065      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[6]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.065      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[1]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:memwb|q[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.065      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:memwb|q[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[7]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[9]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.065      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[10]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.065      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[5]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.869 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.062      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.066      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 3.067      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[16]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.057      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.057      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.057      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.066      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.060     ; 3.065      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[15]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 3.067      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[28]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 3.061      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[21]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.066      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.066      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[17]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.066      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[57]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.057      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[56]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.059      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[60]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.057      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[53]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.057      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[61]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.057      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[54]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.066     ; 3.059      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[4]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 3.067      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.057      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.057      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[2]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.057      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[0]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.057      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[5]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 3.067      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[2]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 3.067      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[3]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 3.067      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 3.067      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[17]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.066      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.058     ; 3.067      ;
; 96.870 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.066      ;
; 96.871 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 3.068      ;
; 96.871 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[27]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 3.068      ;
; 96.871 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 3.068      ;
; 96.871 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[24]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 3.068      ;
; 96.871 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[18]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 3.068      ;
; 96.871 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[19]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 3.068      ;
; 96.871 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[46]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 3.068      ;
; 96.871 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[24]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 3.068      ;
; 96.871 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[30]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.056     ; 3.068      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[37]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.054      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.055      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[26]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.054      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[32]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 3.053      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[19]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 3.053      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[18]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 3.054      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[15]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.060      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[51]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 3.053      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[50]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 3.053      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[6]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.062     ; 3.060      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.055      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.055      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.055      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.055      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.055      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.055      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.055      ;
; 96.873 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.067     ; 3.055      ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.347 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 2.905      ;
; 2.348 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[55]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.905      ;
; 2.348 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.905      ;
; 2.348 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.905      ;
; 2.348 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[23]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.905      ;
; 2.348 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.905      ;
; 2.348 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.905      ;
; 2.348 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 2.905      ;
; 2.354 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.907      ;
; 2.354 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 2.907      ;
; 2.359 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[62]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 2.911      ;
; 2.359 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[94]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 2.911      ;
; 2.359 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[20]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 2.911      ;
; 2.359 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 2.911      ;
; 2.359 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[20]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 2.911      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[56]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.908      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[65]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 2.912      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[23]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 2.912      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 2.912      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.908      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.908      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[36]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 2.912      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[33]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 2.912      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[46]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.908      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.908      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.908      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 2.912      ;
; 2.360 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[23]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 2.912      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[58]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.910      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[76]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.900      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.910      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[108]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.900      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[34]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.900      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.910      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[41]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.900      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[44]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.900      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[26]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.910      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[15]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.910      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[34]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.900      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[16]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.910      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.910      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.900      ;
; 2.361 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.900      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[5]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.908      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[51]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.908      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[53]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.908      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[54]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.900      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.910      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.900      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.900      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[85]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.908      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.908      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[83]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.908      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[82]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.910      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[7]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.908      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[21]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.908      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.900      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[43]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.908      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[44]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.900      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.900      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[4]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.910      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.908      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.908      ;
; 2.362 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.900      ;
; 2.364 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[66]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.910      ;
; 2.364 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[24]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.910      ;
; 2.364 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.910      ;
; 2.364 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[34]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.910      ;
; 2.364 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.910      ;
; 2.364 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[24]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.910      ;
; 2.365 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[63]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.908      ;
; 2.365 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[95]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.908      ;
; 2.365 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[31]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.908      ;
; 2.365 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.908      ;
; 2.365 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.908      ;
; 2.365 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[21]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.908      ;
; 2.368 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[69]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 2.904      ;
; 2.368 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[101]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 2.904      ;
; 2.368 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[27]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 2.904      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[73]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.908      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[75]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.908      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.900      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[107]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.908      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.908      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[105]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.908      ;
; 2.369 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[31]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 2.908      ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ;
; 0.292 ; 0.292        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ;
; 0.295 ; 0.295        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ;
; 0.295 ; 0.295        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ;
; 0.297 ; 0.297        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ;
; 0.299 ; 0.299        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; 0.300 ; 0.300        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; 0.301 ; 0.301        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ;
; 0.301 ; 0.301        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ;
; 0.301 ; 0.301        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ;
; 0.301 ; 0.301        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ;
; 0.304 ; 0.304        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ;
; 0.304 ; 0.304        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ;
; 0.305 ; 0.305        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ;
; 0.305 ; 0.305        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ;
; 0.314 ; 0.314        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
; 0.316 ; 0.316        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[27]|datad             ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ;
; 0.318 ; 0.318        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|inclk[0]      ;
; 0.318 ; 0.318        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|outclk        ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[14]|datac             ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; 0.319 ; 0.319        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[1]|datad              ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[12]|datad             ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[26]|datac             ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[6]|datac              ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[15]|datad             ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[19]|datad             ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[25]|datad             ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[9]|datad              ;
; 0.324 ; 0.324        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[11]|datad             ;
; 0.324 ; 0.324        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[13]|datad             ;
; 0.324 ; 0.324        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[20]|datad             ;
; 0.324 ; 0.324        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[21]|datad             ;
; 0.324 ; 0.324        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[22]|datad             ;
; 0.324 ; 0.324        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[23]|datad             ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[28]|datad             ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[29]|datad             ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[30]|datad             ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[4]|datad              ;
; 0.326 ; 0.326        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[16]|datac             ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|datab                ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[2]|datad              ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0|combout              ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[10]|datac             ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[3]|datad              ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[5]|datad              ;
; 0.330 ; 0.330        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[0]|datac              ;
; 0.330 ; 0.330        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[31]|datac             ;
; 0.333 ; 0.333        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[24]|datab             ;
; 0.353 ; 0.353        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|datab          ;
; 0.361 ; 0.361        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|combout        ;
; 0.381 ; 0.381        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~1|combout        ;
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~1|dataa          ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|c|ad|WideOr5~0|combout              ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~0|datab          ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~1|datad          ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|datad                ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|WideOr5~0|datad                ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|WideOr0~0|datad                ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[24]|datab             ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|Mux2~0|combout                 ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~0|combout        ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[0]|datac              ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[31]|datac             ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|combout              ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[10]|datac             ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[3]|datad              ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[5]|datad              ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[2]|datad              ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|c|ad|Mux2~0|datac                   ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[16]|datac             ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[28]|datad             ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[29]|datad             ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[30]|datad             ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[4]|datad              ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[11]|datad             ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[13]|datad             ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.741 ; 49.971       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.742 ; 49.972       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.743 ; 49.973       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.744 ; 49.974       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.745 ; 49.975       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.746 ; 49.976       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.790 ; 50.020       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.791 ; 50.021       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.792 ; 50.022       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.793 ; 50.023       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.794 ; 50.024       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 49.988 ; 49.988       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28|clk0                                                             ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 50.009 ; 50.009       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.011 ; 50.011       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28|clk0                                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------+
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[25] ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[1] ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[34]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[108]  ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[41]   ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[44]   ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[76]   ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[34]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[24]              ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[25]              ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[28]              ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[29]              ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[30]              ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; TimerCounter:Timer|CompareR[31]              ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[28] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[31] ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[62]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[65]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[66]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[67]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[68]  ;
; 49.748 ; 49.964       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R15[27] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6]                         ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[25]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[28]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[29]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[35]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[39]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[60]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[67]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[92]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]   ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[18]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[25]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R14[0]  ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R14[12] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R14[15] ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|regfile:rf|R14[24] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S0          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S14         ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9          ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[11] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[14] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[24] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[26] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[0] ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[10]  ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[15]  ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[18]  ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[19]  ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[28]  ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[32]  ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[6]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[8]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[9]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[50]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[52]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]    ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]    ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]    ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]    ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]    ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]   ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[37]  ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[40]  ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[50]  ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[51]  ;
; 49.750 ; 49.966       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[53]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.755 ; 49.985       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.786 ; 50.016       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 49.990 ; 49.990       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28|clk1                                                             ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 50.010 ; 50.010       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28|clk1                                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 96.826 ; 100.000      ; 3.174          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 3.727 ; 4.162 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 3.516 ; 3.958 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 3.710 ; 4.162 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 3.727 ; 4.161 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 3.813 ; 4.328 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 3.720 ; 4.210 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 3.799 ; 4.304 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 3.614 ; 4.071 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 3.683 ; 4.168 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 3.777 ; 4.251 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 3.696 ; 4.170 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 3.813 ; 4.328 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 3.661 ; 4.153 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 3.750 ; 4.252 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 3.645 ; 4.100 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -2.857 ; -3.294 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -2.908 ; -3.335 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -2.916 ; -3.357 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -2.857 ; -3.294 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -2.840 ; -3.274 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -3.044 ; -3.505 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -3.071 ; -3.560 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -2.904 ; -3.343 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -2.939 ; -3.408 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -2.934 ; -3.379 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.984 ; -3.443 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -3.134 ; -3.610 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -2.840 ; -3.274 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -3.062 ; -3.531 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -3.019 ; -3.454 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 4.192 ; 4.048 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.683 ; 3.539 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.707 ; 3.574 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.803 ; 3.679 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.654 ; 3.578 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.942 ; 3.802 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 4.192 ; 4.048 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.611 ; 3.521 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.448 ; 3.305 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.016 ; 2.898 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.025 ; 2.910 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.010 ; 2.892 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.020 ; 2.899 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.024 ; 2.904 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.448 ; 3.305 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.268 ; 3.145 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.671 ; 3.508 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.631 ; 3.468 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.472 ; 3.334 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.476 ; 3.333 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.671 ; 3.508 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.486 ; 3.340 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.543 ; 3.397 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.539 ; 3.415 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 4.192 ; 4.031 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 4.156 ; 3.977 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.989 ; 3.880 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 4.192 ; 4.031 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.880 ; 3.792 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.614 ; 3.526 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.636 ; 3.555 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.770 ; 3.664 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 6.000 ; 5.730 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.815 ; 3.703 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.332 ; 4.219 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.000 ; 5.730 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 4.320 ; 4.179 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.535 ; 3.391 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.557 ; 3.411 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.878 ; 3.748 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.027 ; 3.902 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.788 ; 3.650 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.993 ; 3.910 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 3.216 ; 3.125 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.285 ; 3.141 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.308 ; 3.176 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.401 ; 3.277 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.257 ; 3.179 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.534 ; 3.395 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 3.773 ; 3.630 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.216 ; 3.125 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.640 ; 2.521 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 2.645 ; 2.527 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 2.654 ; 2.539 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 2.640 ; 2.521 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 2.650 ; 2.528 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 2.653 ; 2.533 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.060 ; 2.917 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 2.887 ; 2.764 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.083 ; 2.944 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.235 ; 3.073 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.083 ; 2.946 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.087 ; 2.944 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.274 ; 3.112 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.097 ; 2.952 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.153 ; 3.007 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.147 ; 3.023 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 3.219 ; 3.130 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 3.741 ; 3.564 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 3.579 ; 3.469 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 3.775 ; 3.616 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.476 ; 3.387 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.219 ; 3.130 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.240 ; 3.158 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.368 ; 3.261 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.154 ; 3.011 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.422 ; 3.309 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 3.919 ; 3.805 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 5.595 ; 5.324 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 3.908 ; 3.766 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.154 ; 3.011 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.175 ; 3.030 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.484 ; 3.354 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 3.628 ; 3.502 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.398 ; 3.260 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 3.595 ; 3.510 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -4.052 ; -98.620       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; -2.981 ; -74.439       ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 22.696 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 45.071 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -1.537 ; -23.306       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.090  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.109 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 75.217 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 97.892 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.497 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 0.311  ; 0.000         ;
; CLOCK_50                                         ; 9.425  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 49.748 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; 49.751 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 49.780 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                      ;
+--------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -4.052 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.955      ; 5.098      ;
; -3.929 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.982      ;
; -3.927 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.973      ; 4.991      ;
; -3.927 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.980      ;
; -3.922 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.973      ; 4.986      ;
; -3.921 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.973      ; 4.985      ;
; -3.921 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.973      ; 4.985      ;
; -3.874 ; mips:mips_cpu|controller:c|flopr:idex|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.955      ; 4.920      ;
; -3.866 ; mips:mips_cpu|controller:c|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.955      ; 4.912      ;
; -3.864 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.961      ; 4.916      ;
; -3.824 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.973      ; 4.888      ;
; -3.823 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.973      ; 4.887      ;
; -3.793 ; mips:mips_cpu|controller:c|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.959      ; 4.843      ;
; -3.788 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.973      ; 4.852      ;
; -3.782 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.769      ; 4.642      ;
; -3.777 ; mips:mips_cpu|controller:c|flopr:idex|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.955      ; 4.823      ;
; -3.769 ; mips:mips_cpu|controller:c|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.961      ; 4.821      ;
; -3.699 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]    ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.973      ; 4.763      ;
; -3.682 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.735      ;
; -3.679 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.985      ; 5.648      ;
; -3.671 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.724      ;
; -3.659 ; mips:mips_cpu|controller:c|flopr:idex|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.955      ; 4.705      ;
; -3.659 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.712      ;
; -3.656 ; mips:mips_cpu|controller:c|flopr:memwb|q[0]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.709      ;
; -3.646 ; mips:mips_cpu|controller:c|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.955      ; 4.692      ;
; -3.637 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.690      ;
; -3.623 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.676      ;
; -3.620 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.029      ; 5.022      ;
; -3.608 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.777      ; 4.476      ;
; -3.582 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.635      ;
; -3.574 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.771      ; 4.436      ;
; -3.570 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.623      ;
; -3.556 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.609      ;
; -3.555 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.608      ;
; -3.503 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.777      ; 4.371      ;
; -3.501 ; mips:mips_cpu|controller:c|flopr:idex|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.985      ; 5.470      ;
; -3.498 ; mips:mips_cpu|controller:c|flopr:idex|q[15]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.955      ; 4.544      ;
; -3.498 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.973      ; 4.562      ;
; -3.494 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.765      ; 4.350      ;
; -3.493 ; mips:mips_cpu|controller:c|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.985      ; 5.462      ;
; -3.490 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.543      ;
; -3.463 ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.872      ;
; -3.463 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.872      ;
; -3.461 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.047      ; 4.881      ;
; -3.461 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.870      ;
; -3.456 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.047      ; 4.876      ;
; -3.455 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.047      ; 4.875      ;
; -3.455 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.047      ; 4.875      ;
; -3.451 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.860      ;
; -3.448 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.770      ; 4.309      ;
; -3.445 ; mips:mips_cpu|datapath:dp|flopr:idex|q[21]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.763      ; 4.299      ;
; -3.442 ; mips:mips_cpu|controller:c|flopr:idex|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.029      ; 4.844      ;
; -3.439 ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.492      ;
; -3.434 ; mips:mips_cpu|controller:c|flopr:idex|q[14]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.029      ; 4.836      ;
; -3.406 ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.459      ;
; -3.405 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.814      ;
; -3.404 ; mips:mips_cpu|controller:c|flopr:idex|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.985      ; 5.373      ;
; -3.398 ; mips:mips_cpu|controller:c|flopr:memwb|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.035      ; 4.806      ;
; -3.391 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.800      ;
; -3.376 ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.762      ; 4.229      ;
; -3.376 ; mips:mips_cpu|controller:c|flopr:exmem|q[1]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.035      ; 4.784      ;
; -3.369 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.957      ; 5.298      ;
; -3.366 ; mips:mips_cpu|controller:c|flopr:idex|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.974      ; 5.311      ;
; -3.366 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.775      ;
; -3.358 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.047      ; 4.778      ;
; -3.357 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.047      ; 4.777      ;
; -3.354 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.762      ; 4.207      ;
; -3.353 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.761      ; 4.205      ;
; -3.345 ; mips:mips_cpu|controller:c|flopr:idex|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.029      ; 4.747      ;
; -3.344 ; mips:mips_cpu|datapath:dp|flopr:idex|q[18]   ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.959      ; 4.394      ;
; -3.338 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.747      ;
; -3.338 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.747      ;
; -3.327 ; mips:mips_cpu|controller:c|flopr:memwb|q[2]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.033      ; 4.733      ;
; -3.324 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.771      ; 4.186      ;
; -3.324 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.733      ;
; -3.323 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7] ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.962      ; 4.376      ;
; -3.323 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.732      ;
; -3.322 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.047      ; 4.742      ;
; -3.316 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41]  ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.843      ; 4.532      ;
; -3.311 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[44]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.762      ; 4.164      ;
; -3.308 ; mips:mips_cpu|controller:c|flopr:idex|q[13]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.957      ; 4.356      ;
; -3.295 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[4]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.851      ; 4.519      ;
; -3.290 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.851      ; 4.514      ;
; -3.290 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.047      ; 4.710      ;
; -3.286 ; mips:mips_cpu|controller:c|flopr:idex|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.985      ; 5.255      ;
; -3.284 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]   ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.968      ; 5.230      ;
; -3.282 ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]    ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.979      ; 5.239      ;
; -3.282 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.968      ; 5.228      ;
; -3.277 ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]    ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.979      ; 5.234      ;
; -3.276 ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]    ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.979      ; 5.233      ;
; -3.276 ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]    ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.979      ; 5.233      ;
; -3.273 ; mips:mips_cpu|controller:c|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.985      ; 5.242      ;
; -3.249 ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.658      ;
; -3.248 ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]    ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.047      ; 4.668      ;
; -3.242 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9] ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.840      ; 4.455      ;
; -3.227 ; mips:mips_cpu|controller:c|flopr:idex|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.029      ; 4.629      ;
; -3.224 ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.633      ;
; -3.219 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43]  ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 1.763      ; 4.073      ;
; -3.216 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.036      ; 4.625      ;
; -3.214 ; mips:mips_cpu|controller:c|flopr:idex|q[5]   ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.500        ; 2.029      ; 4.616      ;
+--------+----------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+--------+----------------------------------------------+---------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                     ; Launch Clock                               ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.981 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.749     ; 1.169      ;
; -2.967 ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.680     ; 1.224      ;
; -2.966 ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.732     ; 1.171      ;
; -2.944 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.797     ; 1.084      ;
; -2.929 ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.197     ; 1.169      ;
; -2.915 ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[50] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.128     ; 1.224      ;
; -2.914 ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.180     ; 1.171      ;
; -2.908 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.661     ; 1.184      ;
; -2.904 ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.748     ; 1.093      ;
; -2.896 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.687     ; 1.146      ;
; -2.892 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.245     ; 1.084      ;
; -2.872 ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.673     ; 1.136      ;
; -2.856 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.109     ; 1.184      ;
; -2.852 ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.196     ; 1.093      ;
; -2.847 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.675     ; 1.109      ;
; -2.844 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.662     ; 1.119      ;
; -2.844 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.135     ; 1.146      ;
; -2.843 ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.740     ; 1.040      ;
; -2.837 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.676     ; 1.098      ;
; -2.832 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.759     ; 1.010      ;
; -2.820 ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.121     ; 1.136      ;
; -2.816 ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.657     ; 1.096      ;
; -2.811 ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 1.063      ;
; -2.809 ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.683     ; 1.063      ;
; -2.806 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.656     ; 1.087      ;
; -2.797 ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.740     ; 0.994      ;
; -2.795 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.123     ; 1.109      ;
; -2.792 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.110     ; 1.119      ;
; -2.791 ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.188     ; 1.040      ;
; -2.790 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.747     ; 0.980      ;
; -2.785 ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.124     ; 1.098      ;
; -2.784 ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.742     ; 0.979      ;
; -2.782 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 1.034      ;
; -2.780 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.207     ; 1.010      ;
; -2.777 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.680     ; 1.034      ;
; -2.776 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.653     ; 1.060      ;
; -2.764 ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.105     ; 1.096      ;
; -2.759 ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.133     ; 1.063      ;
; -2.757 ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.131     ; 1.063      ;
; -2.754 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.104     ; 1.087      ;
; -2.750 ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.655     ; 1.032      ;
; -2.750 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.664     ; 1.023      ;
; -2.748 ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.675     ; 1.010      ;
; -2.745 ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.188     ; 0.994      ;
; -2.743 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.930     ; 0.750      ;
; -2.739 ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.663     ; 1.013      ;
; -2.738 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.195     ; 0.980      ;
; -2.732 ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.190     ; 0.979      ;
; -2.731 ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.679     ; 0.989      ;
; -2.730 ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.133     ; 1.034      ;
; -2.725 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.128     ; 1.034      ;
; -2.724 ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.101     ; 1.060      ;
; -2.723 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.664     ; 0.996      ;
; -2.720 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.802     ; 0.855      ;
; -2.712 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.654     ; 0.995      ;
; -2.699 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.685     ; 0.951      ;
; -2.698 ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.103     ; 1.032      ;
; -2.698 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.112     ; 1.023      ;
; -2.696 ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.123     ; 1.010      ;
; -2.693 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.676     ; 0.954      ;
; -2.692 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 0.943      ;
; -2.691 ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.378     ; 0.750      ;
; -2.687 ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.111     ; 1.013      ;
; -2.679 ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.127     ; 0.989      ;
; -2.671 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.112     ; 0.996      ;
; -2.668 ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.250     ; 0.855      ;
; -2.660 ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.687     ; 0.910      ;
; -2.660 ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.102     ; 0.995      ;
; -2.647 ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.133     ; 0.951      ;
; -2.641 ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.124     ; 0.954      ;
; -2.640 ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.134     ; 0.943      ;
; -2.631 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.657     ; 0.911      ;
; -2.608 ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.135     ; 0.910      ;
; -2.602 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.675     ; 0.864      ;
; -2.579 ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.105     ; 0.911      ;
; -2.577 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 0.828      ;
; -2.550 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.123     ; 0.864      ;
; -2.525 ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.134     ; 0.828      ;
; -2.513 ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.680     ; 0.770      ;
; -2.461 ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.128     ; 0.770      ;
; -2.457 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.754     ; 0.640      ;
; -2.426 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.687     ; 0.676      ;
; -2.420 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 0.676      ;
; -2.405 ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.202     ; 0.640      ;
; -2.374 ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ; mips:mips_cpu|controller:c|flopr:exmem|q[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.135     ; 0.676      ;
; -2.368 ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.129     ; 0.676      ;
; -2.298 ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 0.549      ;
; -2.246 ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.134     ; 0.549      ;
; -2.240 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.650     ; 0.527      ;
; -2.211 ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.740     ; 0.408      ;
; -2.208 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.840     ; 0.305      ;
; -2.188 ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.098     ; 0.527      ;
; -2.159 ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[68] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.188     ; 0.408      ;
; -2.156 ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.288     ; 0.305      ;
; -2.140 ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.683     ; 0.394      ;
; -2.088 ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.131     ; 0.394      ;
; -2.047 ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[51] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.747     ; 0.237      ;
; -2.037 ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 0.293      ;
; -2.028 ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.656     ; 0.309      ;
; -2.023 ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.653     ; 0.307      ;
+--------+----------------------------------------------+---------------------------------------------+--------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 22.696 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 2.396      ;
; 22.937 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 2.155      ;
; 23.074 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 2.018      ;
; 23.196 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.127     ; 1.686      ;
; 23.196 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.124     ; 1.689      ;
; 23.213 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.876      ;
; 23.303 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.122     ; 1.584      ;
; 23.375 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.714      ;
; 23.423 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.124     ; 1.462      ;
; 23.434 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.119     ; 1.456      ;
; 23.444 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.127     ; 1.438      ;
; 23.485 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.604      ;
; 23.546 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.116     ; 1.347      ;
; 23.561 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.113     ; 1.335      ;
; 23.581 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.508      ;
; 23.583 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.124     ; 1.302      ;
; 23.586 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.506      ;
; 23.596 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.116     ; 1.297      ;
; 23.618 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.118     ; 1.273      ;
; 23.618 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.124     ; 1.267      ;
; 23.621 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.127     ; 1.261      ;
; 23.639 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.074      ; 1.444      ;
; 23.641 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.118     ; 1.250      ;
; 23.641 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 1.445      ;
; 23.643 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.438      ;
; 23.643 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.119     ; 1.247      ;
; 23.648 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.116     ; 1.245      ;
; 23.654 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 1.424      ;
; 23.666 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.426      ;
; 23.671 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.113     ; 1.225      ;
; 23.675 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.118     ; 1.216      ;
; 23.685 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.402      ;
; 23.727 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.362      ;
; 23.728 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.119     ; 1.162      ;
; 23.742 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.347      ;
; 23.752 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.080      ; 1.337      ;
; 23.754 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 1.338      ;
; 23.768 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.113     ; 1.128      ;
; 23.772 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.309      ;
; 23.774 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.119     ; 1.116      ;
; 23.791 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.124     ; 1.094      ;
; 23.800 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.122     ; 1.087      ;
; 23.810 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.118     ; 1.081      ;
; 23.820 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 1.258      ;
; 23.838 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.124     ; 1.047      ;
; 23.839 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.122     ; 1.048      ;
; 23.841 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.240      ;
; 23.844 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.243      ;
; 23.848 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.127     ; 1.034      ;
; 23.848 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.074      ; 1.235      ;
; 23.850 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.124     ; 1.035      ;
; 23.858 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.116     ; 1.035      ;
; 23.944 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.124     ; 0.941      ;
; 23.959 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.074      ; 1.124      ;
; 23.976 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.105      ;
; 23.995 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 1.083      ;
; 24.005 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.076      ;
; 24.017 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.122     ; 0.870      ;
; 24.023 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.064      ;
; 24.025 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.056      ;
; 24.036 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 1.042      ;
; 24.039 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.074      ; 1.044      ;
; 24.042 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 1.044      ;
; 24.051 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.030      ;
; 24.061 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 1.020      ;
; 24.062 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.025      ;
; 24.071 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 1.016      ;
; 24.107 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 0.974      ;
; 24.123 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.074      ; 0.960      ;
; 24.126 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 0.955      ;
; 24.128 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 0.950      ;
; 24.139 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 0.942      ;
; 24.141 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 0.937      ;
; 24.150 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 0.931      ;
; 24.150 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; -0.113     ; 0.746      ;
; 24.155 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.074      ; 0.928      ;
; 24.160 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 0.921      ;
; 24.161 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.074      ; 0.922      ;
; 24.162 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.072      ; 0.919      ;
; 24.172 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.069      ; 0.906      ;
; 24.224 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.863      ;
; 24.249 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.078      ; 0.838      ;
; 24.316 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.770      ;
; 24.326 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.760      ;
; 24.331 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.755      ;
; 24.346 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.740      ;
; 24.355 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.077      ; 0.731      ;
; 24.367 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 25.000       ; 0.083      ; 0.725      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 45.071 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 4.812      ;
; 45.071 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 4.812      ;
; 45.071 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.123     ; 4.815      ;
; 45.091 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 4.790      ;
; 45.091 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.125     ; 4.793      ;
; 45.091 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 4.790      ;
; 45.431 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.127     ; 4.451      ;
; 45.431 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.127     ; 4.451      ;
; 45.433 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.124     ; 4.452      ;
; 45.452 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.129     ; 4.428      ;
; 45.452 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.129     ; 4.428      ;
; 45.454 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 4.429      ;
; 45.636 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.136     ; 4.237      ;
; 45.636 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.136     ; 4.237      ;
; 45.636 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.133     ; 4.240      ;
; 45.657 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.139     ; 4.213      ;
; 45.657 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.136     ; 4.216      ;
; 45.657 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.139     ; 4.213      ;
; 45.667 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.136     ; 4.206      ;
; 45.667 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.133     ; 4.209      ;
; 45.667 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.136     ; 4.206      ;
; 45.698 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.129     ; 4.182      ;
; 45.698 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.129     ; 4.182      ;
; 45.700 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 4.183      ;
; 45.719 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.159      ;
; 45.719 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.159      ;
; 45.721 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[67] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 4.160      ;
; 45.799 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.079      ;
; 45.799 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.079      ;
; 45.799 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 4.082      ;
; 45.824 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.134     ; 4.051      ;
; 45.824 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.134     ; 4.051      ;
; 45.826 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.052      ;
; 45.845 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.136     ; 4.028      ;
; 45.845 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.136     ; 4.028      ;
; 45.846 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.134     ; 4.029      ;
; 45.846 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.134     ; 4.029      ;
; 45.847 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.133     ; 4.029      ;
; 45.848 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 4.030      ;
; 45.867 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.136     ; 4.006      ;
; 45.867 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.136     ; 4.006      ;
; 45.869 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[66] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.133     ; 4.007      ;
; 45.895 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.130     ; 3.984      ;
; 45.895 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.130     ; 3.984      ;
; 45.895 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.127     ; 3.987      ;
; 45.898 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 3.980      ;
; 45.898 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 3.980      ;
; 45.900 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 3.981      ;
; 45.914 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.134     ; 3.961      ;
; 45.914 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.134     ; 3.961      ;
; 45.914 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[60] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.131     ; 3.964      ;
; 45.919 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.133     ; 3.957      ;
; 45.919 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.133     ; 3.957      ;
; 45.921 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.130     ; 3.958      ;
; 45.932 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.145     ; 3.932      ;
; 45.932 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.145     ; 3.932      ;
; 45.934 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.142     ; 3.933      ;
; 45.953 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.147     ; 3.909      ;
; 45.953 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.147     ; 3.909      ;
; 45.955 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.144     ; 3.910      ;
; 45.998 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.145     ; 3.866      ;
; 45.998 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.145     ; 3.866      ;
; 46.000 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.142     ; 3.867      ;
; 46.014 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 3.869      ;
; 46.014 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 3.869      ;
; 46.016 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.123     ; 3.870      ;
; 46.018 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 3.865      ;
; 46.018 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 3.865      ;
; 46.019 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.147     ; 3.843      ;
; 46.019 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.147     ; 3.843      ;
; 46.020 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.123     ; 3.866      ;
; 46.021 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.144     ; 3.844      ;
; 46.028 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.137     ; 3.844      ;
; 46.028 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.137     ; 3.844      ;
; 46.028 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.134     ; 3.847      ;
; 46.035 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 3.846      ;
; 46.035 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 3.846      ;
; 46.037 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[59] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.125     ; 3.847      ;
; 46.039 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 3.842      ;
; 46.039 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 3.842      ;
; 46.041 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[57] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.125     ; 3.843      ;
; 46.049 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.140     ; 3.820      ;
; 46.049 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.137     ; 3.823      ;
; 46.049 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.140     ; 3.820      ;
; 46.059 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.137     ; 3.813      ;
; 46.059 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.134     ; 3.816      ;
; 46.059 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.137     ; 3.813      ;
; 46.131 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.140     ; 3.738      ;
; 46.131 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.140     ; 3.738      ;
; 46.133 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.137     ; 3.739      ;
; 46.152 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.142     ; 3.715      ;
; 46.152 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.142     ; 3.715      ;
; 46.154 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.139     ; 3.716      ;
; 46.191 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.132     ; 3.686      ;
; 46.191 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.132     ; 3.686      ;
; 46.191 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[61] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.129     ; 3.689      ;
; 46.212 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 3.671      ;
; 46.212 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.126     ; 3.671      ;
; 46.214 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.123     ; 3.672      ;
; 46.233 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.128     ; 3.648      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                                                                                                                      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                                     ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.537 ; mips:mips_cpu|controller:c|flopr:idex|q[13] ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.840      ; 1.373      ;
; -1.100 ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]  ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.644      ; 1.614      ;
; -1.041 ; mips:mips_cpu|datapath:dp|flopr:idex|q[63]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.754      ; 1.783      ;
; -1.009 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.840      ; 1.901      ;
; -1.004 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[36] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.742      ; 1.808      ;
; -0.993 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.740      ; 1.817      ;
; -0.984 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.685      ; 1.771      ;
; -0.982 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.745      ; 1.833      ;
; -0.961 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[36] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.747      ; 1.856      ;
; -0.887 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.681      ; 1.864      ;
; -0.882 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.681      ; 1.869      ;
; -0.863 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.683      ; 1.890      ;
; -0.840 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.803      ; 2.033      ;
; -0.836 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.918      ; 2.152      ;
; -0.809 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.748      ; 2.009      ;
; -0.805 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.755      ; 2.020      ;
; -0.798 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.840      ; 2.112      ;
; -0.798 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.753      ; 2.025      ;
; -0.776 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.795      ; 2.089      ;
; -0.771 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.674      ; 1.973      ;
; -0.768 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.918      ; 2.220      ;
; -0.756 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.682      ; 1.996      ;
; -0.749 ; mips:mips_cpu|datapath:dp|flopr:idex|q[93]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.747      ; 2.068      ;
; -0.746 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[68] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.940      ; 2.264      ;
; -0.746 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.729      ; 2.053      ;
; -0.745 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.740      ; 2.065      ;
; -0.741 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.747      ; 2.076      ;
; -0.739 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.682      ; 2.013      ;
; -0.738 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.685      ; 2.017      ;
; -0.738 ; mips:mips_cpu|datapath:dp|flopr:idex|q[103] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.802      ; 2.134      ;
; -0.735 ; mips:mips_cpu|datapath:dp|flopr:idex|q[56]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.650      ; 1.985      ;
; -0.734 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.745      ; 2.081      ;
; -0.731 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.937      ; 2.276      ;
; -0.717 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.681      ; 2.034      ;
; -0.716 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[11] ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.740      ; 2.094      ;
; -0.709 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[43] ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.740      ; 2.101      ;
; -0.703 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[68] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.945      ; 2.312      ;
; -0.703 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.689      ; 2.056      ;
; -0.695 ; mips:mips_cpu|datapath:dp|flopr:idex|q[109] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.686      ; 2.061      ;
; -0.693 ; mips:mips_cpu|datapath:dp|flopr:idex|q[61]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.747      ; 2.124      ;
; -0.692 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.674      ; 2.052      ;
; -0.688 ; mips:mips_cpu|datapath:dp|flopr:idex|q[105] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.747      ; 2.129      ;
; -0.681 ; mips:mips_cpu|datapath:dp|flopr:idex|q[92]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.747      ; 2.136      ;
; -0.679 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.691      ; 2.082      ;
; -0.677 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.653      ; 2.046      ;
; -0.674 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.656      ; 2.052      ;
; -0.674 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.677      ; 2.073      ;
; -0.672 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.975      ; 2.373      ;
; -0.672 ; mips:mips_cpu|datapath:dp|flopr:idex|q[53]  ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.740      ; 2.138      ;
; -0.664 ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.729      ; 2.135      ;
; -0.663 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.937      ; 2.344      ;
; -0.656 ; mips:mips_cpu|datapath:dp|flopr:idex|q[109] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.745      ; 2.159      ;
; -0.655 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.693      ; 2.108      ;
; -0.653 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.673      ; 2.090      ;
; -0.645 ; mips:mips_cpu|datapath:dp|flopr:idex|q[109] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.750      ; 2.175      ;
; -0.641 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.920      ; 2.349      ;
; -0.641 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.748      ; 2.177      ;
; -0.639 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.681      ; 2.112      ;
; -0.637 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.927      ; 2.360      ;
; -0.631 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.785      ; 2.224      ;
; -0.630 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.925      ; 2.365      ;
; -0.629 ; mips:mips_cpu|datapath:dp|flopr:idex|q[95]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.754      ; 2.195      ;
; -0.629 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.789      ; 2.230      ;
; -0.627 ; mips:mips_cpu|datapath:dp|flopr:idex|q[101] ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.667      ; 2.110      ;
; -0.625 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.923      ; 2.368      ;
; -0.623 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.835      ; 2.282      ;
; -0.621 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.842      ; 2.291      ;
; -0.617 ; mips:mips_cpu|datapath:dp|flopr:idex|q[89]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.739      ; 2.192      ;
; -0.615 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.683      ; 2.138      ;
; -0.614 ; mips:mips_cpu|datapath:dp|flopr:idex|q[99]  ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.660      ; 2.116      ;
; -0.613 ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]  ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.650      ; 2.107      ;
; -0.612 ; mips:mips_cpu|datapath:dp|flopr:idex|q[110] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.742      ; 2.200      ;
; -0.605 ; mips:mips_cpu|datapath:dp|flopr:idex|q[101] ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.789      ; 2.254      ;
; -0.604 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.975      ; 2.441      ;
; -0.600 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.730      ; 2.200      ;
; -0.598 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.734      ; 2.206      ;
; -0.596 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.737      ; 2.211      ;
; -0.594 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.741      ; 2.217      ;
; -0.591 ; mips:mips_cpu|datapath:dp|flopr:idex|q[100] ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.685      ; 2.164      ;
; -0.590 ; mips:mips_cpu|datapath:dp|flopr:idex|q[85]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.732      ; 2.212      ;
; -0.589 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.735      ; 2.216      ;
; -0.588 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.854      ; 2.336      ;
; -0.587 ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]  ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.739      ; 2.222      ;
; -0.586 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.851      ; 2.335      ;
; -0.584 ; mips:mips_cpu|datapath:dp|flopr:idex|q[82]  ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.677      ; 2.163      ;
; -0.582 ; mips:mips_cpu|controller:c|flopr:memwb|q[2] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.928      ; 2.416      ;
; -0.582 ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]  ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.786      ; 2.274      ;
; -0.580 ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]  ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.652      ; 2.142      ;
; -0.579 ; mips:mips_cpu|datapath:dp|flopr:idex|q[49]  ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.923      ; 2.414      ;
; -0.576 ; mips:mips_cpu|datapath:dp|flopr:idex|q[92]  ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.766      ; 2.260      ;
; -0.574 ; mips:mips_cpu|datapath:dp|flopr:idex|q[101] ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.734      ; 2.230      ;
; -0.574 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[11] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.732      ; 2.228      ;
; -0.573 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.920      ; 2.417      ;
; -0.571 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.854      ; 2.353      ;
; -0.570 ; mips:mips_cpu|datapath:dp|flopr:idex|q[101] ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.741      ; 2.241      ;
; -0.570 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.857      ; 2.357      ;
; -0.569 ; mips:mips_cpu|datapath:dp|flopr:idex|q[110] ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.747      ; 2.248      ;
; -0.569 ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]  ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.853      ; 2.354      ;
; -0.569 ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]  ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.927      ; 2.428      ;
; -0.567 ; mips:mips_cpu|datapath:dp|flopr:memwb|q[43] ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; 0.000        ; 2.732      ; 2.235      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+--------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.090 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2] ; mips:mips_cpu|datapath:dp|flopr:memwb|q[2]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.405      ;
; 0.187 ; GPIO:uGPIO|SW_StatusR[3]                   ; GPIO:uGPIO|SW_StatusR[3]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[0]                   ; GPIO:uGPIO|SW_StatusR[0]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; TimerCounter:Timer|StatusR[0]              ; TimerCounter:Timer|StatusR[0]               ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|BUTTON_StatusR[2]               ; GPIO:uGPIO|BUTTON_StatusR[2]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|BUTTON_StatusR[1]               ; GPIO:uGPIO|BUTTON_StatusR[1]                ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[9]                   ; GPIO:uGPIO|SW_StatusR[9]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[4]                   ; GPIO:uGPIO|SW_StatusR[4]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[8]                   ; GPIO:uGPIO|SW_StatusR[8]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[2]                   ; GPIO:uGPIO|SW_StatusR[2]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[6]                   ; GPIO:uGPIO|SW_StatusR[6]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[1]                   ; GPIO:uGPIO|SW_StatusR[1]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[5]                   ; GPIO:uGPIO|SW_StatusR[5]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; GPIO:uGPIO|SW_StatusR[7]                   ; GPIO:uGPIO|SW_StatusR[7]                    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.312      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw5|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.312      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S7        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; GPIO:uGPIO|pulse_gen:button2|c_state.S13   ; GPIO:uGPIO|pulse_gen:button2|c_state.S14    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw1|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button1|c_state.S10   ; GPIO:uGPIO|pulse_gen:button1|c_state.S11    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S11       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw9|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button2|c_state.S12   ; GPIO:uGPIO|pulse_gen:button2|c_state.S13    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button2|c_state.S10   ; GPIO:uGPIO|pulse_gen:button2|c_state.S11    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button2|c_state.S7    ; GPIO:uGPIO|pulse_gen:button2|c_state.S8     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; GPIO:uGPIO|pulse_gen:button2|c_state.S2    ; GPIO:uGPIO|pulse_gen:button2|c_state.S3     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw0|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw0|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw0|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; mips:mips_cpu|controller:c|flopr:idex|q[7] ; mips:mips_cpu|controller:c|flopr:exmem|q[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw7|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw1|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S11   ; GPIO:uGPIO|pulse_gen:button1|c_state.S12    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S5    ; GPIO:uGPIO|pulse_gen:button1|c_state.S6     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:button1|c_state.S4    ; GPIO:uGPIO|pulse_gen:button1|c_state.S5     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S11       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw6|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S6         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S13       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S14        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw8|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw4|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw4|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw4|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S10       ; GPIO:uGPIO|pulse_gen:sw3|c_state.S11        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw3|c_state.S4        ; GPIO:uGPIO|pulse_gen:sw3|c_state.S5         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw9|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw9|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; GPIO:uGPIO|pulse_gen:sw9|c_state.S1        ; GPIO:uGPIO|pulse_gen:sw9|c_state.S2         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw7|c_state.S11       ; GPIO:uGPIO|pulse_gen:sw7|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S8        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S9         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw5|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw5|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S12       ; GPIO:uGPIO|pulse_gen:sw1|c_state.S13        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S7        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw1|c_state.S3        ; GPIO:uGPIO|pulse_gen:sw1|c_state.S4         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:button1|c_state.S6    ; GPIO:uGPIO|pulse_gen:button1|c_state.S7     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw6|c_state.S2        ; GPIO:uGPIO|pulse_gen:sw6|c_state.S3         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S11       ; GPIO:uGPIO|pulse_gen:sw2|c_state.S12        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw2|c_state.S6        ; GPIO:uGPIO|pulse_gen:sw2|c_state.S7         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; GPIO:uGPIO|pulse_gen:sw8|c_state.S7        ; GPIO:uGPIO|pulse_gen:sw8|c_state.S8         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
+-------+--------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 50.109 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.243      ; 0.476      ;
; 50.119 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.246      ; 0.489      ;
; 50.120 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[32] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.244      ; 0.488      ;
; 50.129 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[21] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 0.490      ;
; 50.281 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 0.639      ;
; 50.308 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[14] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 0.480      ;
; 50.310 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.234      ; 0.668      ;
; 50.316 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[36] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 0.495      ;
; 50.325 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[35] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.054      ; 0.503      ;
; 50.397 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[17] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.232      ; 0.753      ;
; 50.428 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[34] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 0.595      ;
; 50.464 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.231      ; 0.819      ;
; 50.528 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[27] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.230      ; 0.882      ;
; 50.534 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.237      ; 0.895      ;
; 50.578 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.225      ; 0.927      ;
; 50.578 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 0.745      ;
; 50.595 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[29] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.061      ; 0.780      ;
; 50.598 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 0.764      ;
; 50.613 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 0.787      ;
; 50.615 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 0.786      ;
; 50.630 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.242      ; 0.996      ;
; 50.637 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 0.803      ;
; 50.638 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.233      ; 0.995      ;
; 50.642 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[24] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 0.814      ;
; 50.643 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 0.811      ;
; 50.644 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 0.806      ;
; 50.644 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 0.818      ;
; 50.661 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 0.833      ;
; 50.663 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 0.832      ;
; 50.663 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.033      ; 0.820      ;
; 50.676 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[16] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 0.850      ;
; 50.678 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.230      ; 1.032      ;
; 50.679 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.228      ; 1.031      ;
; 50.695 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 0.865      ;
; 50.703 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.223      ; 1.050      ;
; 50.713 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 0.888      ;
; 50.719 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[20] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.038      ; 0.881      ;
; 50.723 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.223      ; 1.070      ;
; 50.727 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.049      ; 0.900      ;
; 50.747 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[26] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 0.917      ;
; 50.768 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 0.938      ;
; 50.769 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 0.946      ;
; 50.772 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.034      ; 0.930      ;
; 50.773 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 0.944      ;
; 50.776 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 0.951      ;
; 50.776 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.036      ; 0.936      ;
; 50.781 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.036      ; 0.941      ;
; 50.791 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 0.960      ;
; 50.794 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 0.963      ;
; 50.796 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 0.962      ;
; 50.796 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.041      ; 0.961      ;
; 50.800 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 0.980      ;
; 50.804 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.055      ; 0.983      ;
; 50.807 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.052      ; 0.983      ;
; 50.807 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.239      ; 1.170      ;
; 50.810 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.236      ; 1.170      ;
; 50.813 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 0.985      ;
; 50.828 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.002      ;
; 50.832 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.007      ;
; 50.853 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[31] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.023      ;
; 50.860 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.027      ;
; 50.863 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.031      ;
; 50.866 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.229      ; 1.219      ;
; 50.878 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.220      ; 1.222      ;
; 50.878 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.047      ;
; 50.879 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 1.050      ;
; 50.889 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.225      ; 1.238      ;
; 50.896 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 1.060      ;
; 50.898 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.073      ;
; 50.901 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.036      ; 1.061      ;
; 50.904 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[22] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.062      ; 1.090      ;
; 50.905 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.074      ;
; 50.906 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.031      ; 1.061      ;
; 50.908 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.082      ;
; 50.914 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.034      ; 1.072      ;
; 50.914 ; mips:mips_cpu|controller:c|flopr:exmem|q[4] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.228      ; 1.266      ;
; 50.919 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.088      ;
; 50.920 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 1.086      ;
; 50.923 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.051      ; 1.098      ;
; 50.930 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.053      ; 1.107      ;
; 50.938 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.042      ; 1.104      ;
; 50.974 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.228      ; 1.326      ;
; 50.990 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.056      ; 1.170      ;
; 50.993 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.049      ; 1.166      ;
; 50.995 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 1.159      ;
; 51.009 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.037      ; 1.170      ;
; 51.012 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[13] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.186      ;
; 51.017 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.046      ; 1.187      ;
; 51.018 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 1.182      ;
; 51.020 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.189      ;
; 51.022 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.031      ; 1.177      ;
; 51.071 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[25] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.062      ; 1.257      ;
; 51.090 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.050      ; 1.264      ;
; 51.098 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.040      ; 1.262      ;
; 51.106 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[15] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.238      ; 1.468      ;
; 51.115 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.047      ; 1.286      ;
; 51.124 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.043      ; 1.291      ;
; 51.129 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.044      ; 1.297      ;
; 51.133 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.048      ; 1.305      ;
; 51.145 ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; -50.000      ; 0.045      ; 1.314      ;
+--------+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 75.217 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.607      ;
; 75.225 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.615      ;
; 75.233 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 0.629      ;
; 75.236 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.626      ;
; 75.239 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.629      ;
; 75.260 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.650      ;
; 75.316 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.707      ;
; 75.340 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.731      ;
; 75.380 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.765      ;
; 75.382 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 0.764      ;
; 75.383 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 0.770      ;
; 75.390 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 0.777      ;
; 75.390 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.775      ;
; 75.396 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.781      ;
; 75.399 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.784      ;
; 75.403 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.788      ;
; 75.406 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 0.788      ;
; 75.409 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 0.796      ;
; 75.411 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 0.793      ;
; 75.428 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.813      ;
; 75.428 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.084      ; 0.636      ;
; 75.450 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.841      ;
; 75.459 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.850      ;
; 75.470 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.855      ;
; 75.482 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.867      ;
; 75.485 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 0.872      ;
; 75.495 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 0.877      ;
; 75.496 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 0.886      ;
; 75.509 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.894      ;
; 75.516 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 0.907      ;
; 75.517 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.902      ;
; 75.528 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 0.910      ;
; 75.545 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 0.930      ;
; 75.550 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.075      ; 0.749      ;
; 75.553 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 0.940      ;
; 75.593 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.073      ; 0.790      ;
; 75.638 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 1.025      ;
; 75.644 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 1.035      ;
; 75.645 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 1.030      ;
; 75.671 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.075      ; 0.870      ;
; 75.671 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.073      ; 0.868      ;
; 75.673 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.073      ; 0.870      ;
; 75.674 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.070      ; 0.868      ;
; 75.683 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 1.065      ;
; 75.684 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.081      ; 0.889      ;
; 75.714 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.079      ; 0.917      ;
; 75.720 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 1.105      ;
; 75.722 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.084      ; 0.930      ;
; 75.723 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.073      ; 0.920      ;
; 75.728 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.075      ; 0.927      ;
; 75.732 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.128      ;
; 75.734 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.127      ;
; 75.740 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.078      ; 0.942      ;
; 75.759 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.152      ;
; 75.771 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.078      ; 0.973      ;
; 75.782 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.178      ;
; 75.792 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.185      ;
; 75.792 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.267      ; 1.183      ;
; 75.809 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.258      ; 1.191      ;
; 75.814 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.079      ; 1.017      ;
; 75.817 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.261      ; 1.202      ;
; 75.824 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.266      ; 1.214      ;
; 75.826 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.263      ; 1.213      ;
; 75.849 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.084      ; 1.057      ;
; 75.852 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.079      ; 1.055      ;
; 75.853 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.078      ; 1.055      ;
; 75.866 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.081      ; 1.071      ;
; 75.867 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.073      ; 1.064      ;
; 75.869 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.262      ;
; 75.874 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.070      ; 1.068      ;
; 75.880 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.079      ; 1.083      ;
; 75.882 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.081      ; 1.087      ;
; 75.891 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.287      ;
; 75.910 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.073      ; 1.107      ;
; 75.918 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.311      ;
; 75.931 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.084      ; 1.139      ;
; 75.937 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.081      ; 1.142      ;
; 76.016 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.070      ; 1.210      ;
; 76.021 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.073      ; 1.218      ;
; 76.022 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.078      ; 1.224      ;
; 76.045 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.438      ;
; 76.138 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.075      ; 1.337      ;
; 76.216 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.269      ; 1.609      ;
; 76.247 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.070      ; 1.441      ;
; 76.248 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.073      ; 1.445      ;
; 76.299 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.695      ;
; 76.428 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 1.824      ;
; 76.658 ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; -75.000      ; 0.272      ; 2.054      ;
+--------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 97.892 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[22]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.055      ;
; 97.892 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[21]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.055      ;
; 97.893 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[72]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 2.045      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.046      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[16]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.038      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.038      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.038      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[24]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.046      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[31] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.044      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[15]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.046      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[65]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 2.035      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[66]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 2.035      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[67]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 2.035      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[57]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.038      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[56]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.040      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[60]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.038      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[53]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.038      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[61]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.038      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[54]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.040      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[62]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 2.035      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[68]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 2.035      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[4]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.046      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[7]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.038      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[6]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.038      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[2]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.038      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[0]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.038      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[5]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.046      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[2]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.046      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[3]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.046      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.046      ;
; 97.903 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.038     ; 2.046      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[59]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.044      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[29]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.046      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[31]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 2.034      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[28]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.049     ; 2.034      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[27]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.046      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[15]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.046      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:idex|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.044      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[18]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.046      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[19]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.046      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[21]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.044      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[91]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.044      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[84]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.041      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[46]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.046      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[24]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.046      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[18]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.041      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[19]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.041      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[17]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.044      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[16]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.041      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[30]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.046      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[41]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.041      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[42]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.041      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[38]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.041      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[3]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.041      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[6]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.041      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:memwb|q[2]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.041      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[9]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.041      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[10]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 2.041      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[17]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.044      ;
; 97.904 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[49]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.044      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[47]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[49]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[16]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.036      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[17]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.036      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:memwb|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[39]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[3]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[1]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:exmem|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[12]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|controller:c|flopr:memwb|q[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[1]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[13]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[10]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[11]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[7]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[5]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[37]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[14]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.905 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[3]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.044     ; 2.038      ;
; 97.906 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[28]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.040     ; 2.041      ;
; 97.907 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[15]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.041      ;
; 97.907 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[6]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.039     ; 2.041      ;
; 97.908 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[32]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.032      ;
; 97.908 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[19]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.032      ;
; 97.908 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[51]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.032      ;
; 97.908 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[50]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.047     ; 2.032      ;
; 97.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[37]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.032      ;
; 97.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[9]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.033      ;
; 97.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[26]  ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.032      ;
; 97.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[18]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 2.032      ;
; 97.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.033      ;
; 97.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.033      ;
; 97.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[2]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.033      ;
; 97.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[4]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.033      ;
; 97.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[7]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.033      ;
; 97.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[6]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.033      ;
; 97.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[8]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.033      ;
; 97.909 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[5]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.045     ; 2.033      ;
+--------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.497 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.831      ;
; 1.497 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.831      ;
; 1.498 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[79]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 1.829      ;
; 1.498 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[55]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 1.829      ;
; 1.498 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[87]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 1.829      ;
; 1.498 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 1.829      ;
; 1.498 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[23]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 1.829      ;
; 1.498 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[45]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 1.829      ;
; 1.498 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[13]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 1.829      ;
; 1.498 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[45]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 1.829      ;
; 1.501 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[56]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.833      ;
; 1.501 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.833      ;
; 1.501 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.833      ;
; 1.501 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[46]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.833      ;
; 1.501 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[14]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.833      ;
; 1.501 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.833      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[5]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.831      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[51]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.831      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[53]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.831      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[58]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.835      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[65]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.836      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[62]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.836      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.835      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[23]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.836      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[97]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.836      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[94]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.836      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[20]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.836      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.835      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[85]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.831      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.831      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[83]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.831      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[7]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.831      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[36]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.836      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[33]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.836      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[21]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.831      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[26]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.835      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[15]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.835      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[43]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.831      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[11]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.831      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[43]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.831      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[16]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.835      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 1.835      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[55]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.836      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[23]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.836      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.836      ;
; 1.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[20]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 1.836      ;
; 1.505 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[54]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.825      ;
; 1.505 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 1.835      ;
; 1.505 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.825      ;
; 1.505 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.825      ;
; 1.505 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[82]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 1.835      ;
; 1.505 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.825      ;
; 1.505 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[44]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.825      ;
; 1.505 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[12]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.825      ;
; 1.505 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[4]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 1.835      ;
; 1.505 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.825      ;
; 1.506 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[66]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.835      ;
; 1.506 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[63]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.833      ;
; 1.506 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[24]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.835      ;
; 1.506 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[98]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.835      ;
; 1.506 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[95]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.833      ;
; 1.506 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[34]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.835      ;
; 1.506 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[31]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.833      ;
; 1.506 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.833      ;
; 1.506 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[56]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.835      ;
; 1.506 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[24]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.835      ;
; 1.506 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.833      ;
; 1.506 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[21]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 1.833      ;
; 1.508 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[73]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.831      ;
; 1.508 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[75]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.831      ;
; 1.508 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[107]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.831      ;
; 1.508 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.831      ;
; 1.508 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[105]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.831      ;
; 1.508 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[31]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.831      ;
; 1.508 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[43]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.831      ;
; 1.508 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.831      ;
; 1.508 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.831      ;
; 1.508 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.831      ;
; 1.508 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[31]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.831      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[69]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.831      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[1]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[28] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[30] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.826      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[101]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.831      ;
; 1.511 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:memwb|q[27]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.831      ;
; 1.512 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[52]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.826      ;
; 1.512 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:idex|q[50]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.826      ;
; 1.512 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[14] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.828      ;
+-------+-----------+-----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mips:mips_cpu|controller:c|flopr:idex|q[0]'                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+
; 0.311 ; 0.311        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0|combout              ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|Mux32~0|datab                ;
; 0.349 ; 0.349        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|combout        ;
; 0.356 ; 0.356        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|c|ad|alucontrol[3]~2|datab          ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|inclk[0]      ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|Mux32~0clkctrl|outclk        ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[16] ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[24]|datab             ;
; 0.369 ; 0.369        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[26] ;
; 0.370 ; 0.370        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[14] ;
; 0.370 ; 0.370        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[6]  ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[16]|datac             ;
; 0.372 ; 0.372        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[0]  ;
; 0.372 ; 0.372        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[10] ;
; 0.372 ; 0.372        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[31] ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[26]|datac             ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[14]|datac             ;
; 0.373 ; 0.373        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[6]|datac              ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[18]|datad             ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[28]|datad             ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[29]|datad             ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[2]|datad              ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[30]|datad             ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[3]|datad              ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[4]|datad              ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[5]|datad              ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[0]|datac              ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[10]|datac             ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[13]|datad             ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[20]|datad             ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[21]|datad             ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[22]|datad             ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[23]|datad             ;
; 0.375 ; 0.375        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[31]|datac             ;
; 0.376 ; 0.376        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[24] ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[25]|datad             ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ;
; 0.379 ; 0.379        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[11]|datad             ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[12]|datad             ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[19]|datad             ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[1]|datad              ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[9]|datad              ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[15]|datad             ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[17]|datad             ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[27]|datad             ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[7]|datad              ;
; 0.381 ; 0.381        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ;
; 0.381 ; 0.381        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips_cpu|dp|alu|result[8]|datad              ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ;
; 0.382 ; 0.382        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[11] ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[12] ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[19] ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[1]  ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[9]  ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[15] ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[17] ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[25] ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[27] ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[7]  ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips:mips_cpu|datapath:dp|alu:alu|result[8]  ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[8]|datad              ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[13] ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[20] ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[21] ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[22] ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[23] ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[15]|datad             ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[17]|datad             ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[27]|datad             ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[7]|datad              ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[18] ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[28] ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[29] ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[2]  ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[30] ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[3]  ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[4]  ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Rise       ; mips:mips_cpu|datapath:dp|alu:alu|result[5]  ;
; 0.388 ; 0.388        ; 0.000          ; High Pulse Width ; mips:mips_cpu|controller:c|flopr:idex|q[0] ; Fall       ; mips_cpu|dp|alu|result[11]|datad             ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.748 ; 49.978       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.749 ; 49.979       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.750 ; 49.980       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.787 ; 50.017       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 49.788 ; 50.018       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28|clk0                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                                           ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28|clk0                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk0                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk0                                                              ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~porta_datain_reg0   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.751 ; 49.981       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.752 ; 49.982       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.753 ; 49.983       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.754 ; 49.984       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.782 ; 50.012       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 49.783 ; 50.013       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.784 ; 50.014       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.785 ; 50.015       ; 0.230          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28|clk1                                                             ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 49.992 ; 49.992       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 49.999 ; 49.999       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]                                                           ;
; 50.001 ; 50.001       ; 0.000          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0|clk1                                                              ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a21|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a28|clk1                                                             ;
; 50.007 ; 50.007       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a4|clk1                                                              ;
; 50.008 ; 50.008       ; 0.000          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a8|clk1                                                              ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a0~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a10~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a12~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a18~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a21~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a28~portb_we_reg       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a4~portb_we_reg        ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_datain_reg0   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; pll0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ram_block1a8~portb_we_reg        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                             ;
+--------+--------------+----------------+-----------------+--------------------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                            ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+-----------------+--------------------------------------------------+------------+-----------------------------------------------+
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[12]   ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[31]   ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[41]   ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[44]   ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[22]    ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[54]    ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[86]    ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[12]   ;
; 49.780 ; 49.964       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[44]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[0]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[14]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[20]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[33]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[39]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[46]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[48]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[52]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[53]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[5]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[63]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[7]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[101]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[105]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[107]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[15]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[26]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[31]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[43]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[4]     ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[51]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[56]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[58]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[62]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[63]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[69]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[73]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[75]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[80]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[81]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[82]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[88]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[90]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[94]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[95]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[96]    ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[14]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[16]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[20]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[21]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[27]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[31]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[33]   ;
; 49.781 ; 49.965       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[46]   ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:ifid|q[1]   ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[17] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[18] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[19] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[20] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[21] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[22] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[23] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[24] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[25] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[26] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[27] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[28] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[29] ;
; 49.782 ; 49.966       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopenr:pcreg|q[30] ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|controller:c|flopr:exmem|q[0]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[16]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[22]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[30]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[35]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[40]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[42]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[54]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[62]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[64]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[65]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[104]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[106]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[110]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[38]    ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[42]    ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[64]    ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[70]    ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[74]    ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:idex|q[78]    ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[22]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[28]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[32]   ;
; 49.783 ; 49.967       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:memwb|q[36]   ;
; 49.784 ; 49.968       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[26]   ;
; 49.784 ; 49.968       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[29]   ;
; 49.784 ; 49.968       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[34]   ;
; 49.784 ; 49.968       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[36]   ;
; 49.784 ; 49.968       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[38]   ;
; 49.784 ; 49.968       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[47]   ;
; 49.784 ; 49.968       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[51]   ;
; 49.784 ; 49.968       ; 0.184          ; Low Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mips:mips_cpu|datapath:dp|flopr:exmem|q[58]   ;
+--------+--------------+----------------+-----------------+--------------------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 2.482 ; 3.240 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 2.356 ; 3.128 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 2.471 ; 3.235 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 2.482 ; 3.240 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 2.545 ; 3.368 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 2.460 ; 3.262 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 2.545 ; 3.368 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 2.395 ; 3.192 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 2.443 ; 3.255 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 2.507 ; 3.309 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 2.472 ; 3.271 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 2.536 ; 3.360 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 2.433 ; 3.225 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 2.490 ; 3.302 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 2.447 ; 3.233 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -1.917 ; -2.667 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -1.955 ; -2.712 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -1.942 ; -2.687 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -1.917 ; -2.667 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -1.895 ; -2.648 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -2.015 ; -2.793 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.056 ; -2.855 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -1.930 ; -2.698 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -1.954 ; -2.747 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -1.961 ; -2.732 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.001 ; -2.773 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.090 ; -2.882 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -1.895 ; -2.648 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -2.034 ; -2.820 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.029 ; -2.798 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 2.528 ; 2.577 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 2.212 ; 2.219 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 2.231 ; 2.244 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 2.327 ; 2.334 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 2.229 ; 2.252 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.396 ; 2.412 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 2.528 ; 2.577 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 2.197 ; 2.222 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 2.067 ; 2.049 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.819 ; 1.778 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.827 ; 1.786 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.811 ; 1.769 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.818 ; 1.776 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.823 ; 1.781 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 2.067 ; 2.049 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.974 ; 1.941 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 2.205 ; 2.193 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 2.177 ; 2.171 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 2.098 ; 2.081 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 2.091 ; 2.076 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 2.205 ; 2.193 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 2.099 ; 2.091 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 2.144 ; 2.132 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 2.130 ; 2.127 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 2.539 ; 2.577 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.506 ; 2.537 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 2.412 ; 2.444 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.539 ; 2.577 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.353 ; 2.410 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 2.204 ; 2.228 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 2.213 ; 2.238 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 2.274 ; 2.310 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 3.955 ; 3.807 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.305 ; 2.324 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.608 ; 2.668 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 3.955 ; 3.807 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.617 ; 2.659 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 2.119 ; 2.105 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 2.127 ; 2.114 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.330 ; 2.356 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.445 ; 2.469 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.295 ; 2.298 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.443 ; 2.486 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 1.931 ; 1.949 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.946 ; 1.949 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.965 ; 1.973 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 2.057 ; 2.060 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.963 ; 1.981 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.123 ; 2.135 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 2.250 ; 2.293 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 1.931 ; 1.952 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.560 ; 1.517 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.569 ; 1.526 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.576 ; 1.534 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.560 ; 1.517 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.568 ; 1.524 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.572 ; 1.529 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.806 ; 1.785 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.717 ; 1.682 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 1.830 ; 1.812 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 1.911 ; 1.902 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 1.836 ; 1.817 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.830 ; 1.812 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.938 ; 1.924 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 1.838 ; 1.827 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 1.882 ; 1.867 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 1.867 ; 1.861 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 1.938 ; 1.958 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.229 ; 2.255 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 2.137 ; 2.165 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.261 ; 2.294 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.082 ; 2.133 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 1.938 ; 1.958 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 1.947 ; 1.968 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 2.005 ; 2.036 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 1.862 ; 1.846 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.041 ; 2.056 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.332 ; 2.386 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 3.683 ; 3.530 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.341 ; 2.378 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 1.862 ; 1.846 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 1.871 ; 1.855 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.066 ; 2.088 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.176 ; 2.197 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.033 ; 2.033 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.175 ; 2.213 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; -7.448   ; -2.271  ; 96.458   ; 1.497   ; 0.264               ;
;  CLOCK_50                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 9.425               ;
;  mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -7.448   ; -2.271  ; N/A      ; N/A     ; 0.264               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; -5.806   ; 0.090   ; 96.458   ; 1.497   ; 49.745              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 21.299   ; 75.217  ; N/A      ; N/A     ; 49.735              ;
;  pll0|altpll_component|auto_generated|pll1|clk[2] ; 41.525   ; 50.109  ; N/A      ; N/A     ; 49.746              ;
; Design-wide TNS                                   ; -331.964 ; -26.575 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  mips:mips_cpu|controller:c|flopr:idex|q[0]       ; -185.029 ; -26.575 ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; -146.935 ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[2] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; 4.328 ; 4.833 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; 4.084 ; 4.616 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; 4.313 ; 4.828 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; 4.328 ; 4.833 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; 4.428 ; 5.020 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; 4.309 ; 4.887 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; 4.428 ; 4.997 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; 4.212 ; 4.757 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; 4.327 ; 4.863 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; 4.382 ; 4.956 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; 4.314 ; 4.879 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; 4.419 ; 5.020 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; 4.250 ; 4.830 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; 4.345 ; 4.932 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; 4.245 ; 4.778 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+------------+------------+--------+--------+------------+--------------------------------------------------+
; BUTTON[*]  ; CLOCK_50   ; -1.917 ; -2.667 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[0] ; CLOCK_50   ; -1.955 ; -2.712 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[1] ; CLOCK_50   ; -1.942 ; -2.687 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  BUTTON[2] ; CLOCK_50   ; -1.917 ; -2.667 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]      ; CLOCK_50   ; -1.895 ; -2.648 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]     ; CLOCK_50   ; -2.015 ; -2.793 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]     ; CLOCK_50   ; -2.056 ; -2.855 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]     ; CLOCK_50   ; -1.930 ; -2.698 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]     ; CLOCK_50   ; -1.954 ; -2.747 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]     ; CLOCK_50   ; -1.961 ; -2.732 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]     ; CLOCK_50   ; -2.001 ; -2.773 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]     ; CLOCK_50   ; -2.090 ; -2.882 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]     ; CLOCK_50   ; -1.895 ; -2.648 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]     ; CLOCK_50   ; -2.034 ; -2.820 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[9]     ; CLOCK_50   ; -2.029 ; -2.798 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 4.246 ; 4.187 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 3.697 ; 3.605 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 3.731 ; 3.630 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 3.832 ; 3.771 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 3.671 ; 3.650 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 3.983 ; 3.886 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 4.246 ; 4.187 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 3.631 ; 3.599 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 3.448 ; 3.345 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 3.016 ; 2.898 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 3.025 ; 2.910 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 3.010 ; 2.892 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 3.020 ; 2.899 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 3.024 ; 2.904 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 3.448 ; 3.345 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 3.268 ; 3.145 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 3.681 ; 3.571 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 3.636 ; 3.532 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 3.472 ; 3.356 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 3.476 ; 3.374 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 3.681 ; 3.571 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 3.486 ; 3.376 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 3.543 ; 3.429 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 3.551 ; 3.463 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 4.239 ; 4.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 4.206 ; 4.098 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 4.022 ; 3.941 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 4.239 ; 4.120 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 3.904 ; 3.863 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 3.624 ; 3.573 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 3.648 ; 3.601 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 3.793 ; 3.728 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 6.033 ; 5.820 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 3.828 ; 3.734 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 4.378 ; 4.318 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 6.033 ; 5.820 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 4.358 ; 4.271 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 3.535 ; 3.410 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 3.557 ; 3.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 3.878 ; 3.794 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 4.039 ; 3.964 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 3.788 ; 3.702 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 4.008 ; 3.975 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+------------+------------+-------+-------+------------+--------------------------------------------------+
; HEX0_D[*]  ; CLOCK_50   ; 1.931 ; 1.949 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[0] ; CLOCK_50   ; 1.946 ; 1.949 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[1] ; CLOCK_50   ; 1.965 ; 1.973 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[2] ; CLOCK_50   ; 2.057 ; 2.060 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[3] ; CLOCK_50   ; 1.963 ; 1.981 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[4] ; CLOCK_50   ; 2.123 ; 2.135 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[5] ; CLOCK_50   ; 2.250 ; 2.293 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX0_D[6] ; CLOCK_50   ; 1.931 ; 1.952 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX1_D[*]  ; CLOCK_50   ; 1.560 ; 1.517 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[0] ; CLOCK_50   ; 1.569 ; 1.526 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[1] ; CLOCK_50   ; 1.576 ; 1.534 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[2] ; CLOCK_50   ; 1.560 ; 1.517 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[3] ; CLOCK_50   ; 1.568 ; 1.524 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[4] ; CLOCK_50   ; 1.572 ; 1.529 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[5] ; CLOCK_50   ; 1.806 ; 1.785 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX1_D[6] ; CLOCK_50   ; 1.717 ; 1.682 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX2_D[*]  ; CLOCK_50   ; 1.830 ; 1.812 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[0] ; CLOCK_50   ; 1.911 ; 1.902 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[1] ; CLOCK_50   ; 1.836 ; 1.817 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[2] ; CLOCK_50   ; 1.830 ; 1.812 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[3] ; CLOCK_50   ; 1.938 ; 1.924 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[4] ; CLOCK_50   ; 1.838 ; 1.827 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[5] ; CLOCK_50   ; 1.882 ; 1.867 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX2_D[6] ; CLOCK_50   ; 1.867 ; 1.861 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; HEX3_D[*]  ; CLOCK_50   ; 1.938 ; 1.958 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[0] ; CLOCK_50   ; 2.229 ; 2.255 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[1] ; CLOCK_50   ; 2.137 ; 2.165 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[2] ; CLOCK_50   ; 2.261 ; 2.294 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[3] ; CLOCK_50   ; 2.082 ; 2.133 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[4] ; CLOCK_50   ; 1.938 ; 1.958 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[5] ; CLOCK_50   ; 1.947 ; 1.968 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  HEX3_D[6] ; CLOCK_50   ; 2.005 ; 2.036 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]    ; CLOCK_50   ; 1.862 ; 1.846 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[0]   ; CLOCK_50   ; 2.041 ; 2.056 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]   ; CLOCK_50   ; 2.332 ; 2.386 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]   ; CLOCK_50   ; 3.683 ; 3.530 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[3]   ; CLOCK_50   ; 2.341 ; 2.378 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[4]   ; CLOCK_50   ; 1.862 ; 1.846 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[5]   ; CLOCK_50   ; 1.871 ; 1.855 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[6]   ; CLOCK_50   ; 2.066 ; 2.088 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[7]   ; CLOCK_50   ; 2.176 ; 2.197 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[8]   ; CLOCK_50   ; 2.033 ; 2.033 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[9]   ; CLOCK_50   ; 2.175 ; 2.213 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
+------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BUTTON[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BUTTON[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX3_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX3_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; LEDG[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 1382     ; 1382     ; 1382     ; 1382     ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 199344   ; 0        ; 199344   ; 0        ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 64       ; 64       ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 54179    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 88       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 584      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 1382     ; 1382     ; 1382     ; 1382     ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; 199344   ; 0        ; 199344   ; 0        ;
; mips:mips_cpu|controller:c|flopr:idex|q[0]       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 64       ; 64       ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 54179    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[2] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 88       ; 0        ; 0        ; 0        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[2] ; 584      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 339      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 339      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 181   ; 181  ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Nov 15 22:58:58 2017
Info: Command: quartus_sta MIPS_System -c MIPS_System
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[1]} {pll0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[2]} {pll0|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name mips:mips_cpu|controller:c|flopr:idex|q[0] mips:mips_cpu|controller:c|flopr:idex|q[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.448            -185.029 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):    -5.806            -146.935 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    21.299               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    41.525               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -2.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.271             -26.575 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     0.180               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.251               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.452               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 96.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.458               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.609               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.264               0.000 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     9.740               0.000 CLOCK_50 
    Info (332119):    49.735               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.746               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.754               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.902
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.902            -171.070 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):    -5.014            -124.609 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    21.674               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    42.291               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.913             -19.340 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     0.160               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.258               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.436               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 96.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    96.855               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.347               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.291               0.000 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     9.713               0.000 CLOCK_50 
    Info (332119):    49.741               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.745               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.749               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.052             -98.620 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):    -2.981             -74.439 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    22.696               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    45.071               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.537             -23.306 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     0.090               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.109               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    75.217               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 97.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.892               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.497               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 mips:mips_cpu|controller:c|flopr:idex|q[0] 
    Info (332119):     9.425               0.000 CLOCK_50 
    Info (332119):    49.748               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    49.751               0.000 pll0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.780               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 625 megabytes
    Info: Processing ended: Wed Nov 15 22:59:05 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


