KCONFIG_SEED=0x14074DDE
Generated value OTHERVAL for environment config KERNELVERSION
Generated value (null) for environment config INCLUDE_PPC32
/Users/david/product_lines/Implementacion/myKconf/systems/fiasco/Kconfig:9:warning: environment variable INCLUDE_PPC32 undefined
Generated value (null) for environment config INCLUDE_SPARC
/Users/david/product_lines/Implementacion/myKconf/systems/fiasco/Kconfig:15:warning: environment variable INCLUDE_SPARC undefined
.config:10:warning: unexpected data
.config:12:warning: unexpected data
.config:14:warning: unexpected data
.config:30:warning: unexpected data
.config:37:warning: unexpected data
.config:45:warning: unexpected data
.config:47:warning: unexpected data
.config:49:warning: unexpected data
.config:51:warning: unexpected data
.config:56:warning: unexpected data
.config:57:warning: unexpected data
.config:58:warning: unexpected data
.config:61:warning: unexpected data
.config:62:warning: unexpected data
.config:63:warning: unexpected data
.config:64:warning: unexpected data
.config:67:warning: unexpected data
.config:74:warning: unexpected data
.config:75:warning: unexpected data
.config:76:warning: unexpected data
.config:77:warning: unexpected data
.config:79:warning: unexpected data
.config:80:warning: unexpected data
.config:81:warning: unexpected data
.config:82:warning: unexpected data
.config:83:warning: unexpected data
.config:84:warning: unexpected data
.config:85:warning: unexpected data
*
* Fiasco configuration
*
*
* Target configuration
*
Architecture
> 1. Intel IA-32 processor family (IA32) (NEW)
  2. AMD64 processor family (AMD64) (NEW)
  3. ARM processor family (ARM) (NEW)
choice[1-3]: 2
Platform
> 1. PC platform (PF_PC) (NEW)
choice[1]: 1
CPU
> 1. AMD Opteron / Athlon64 (AMD64_K8) (NEW)
  2. Intel Core 2 (AMD64_CORE2) (NEW)
  3. Intel Core-i (AMD64_CORE_I) (NEW)
  4. Intel Atom (AMD64_ATOM) (NEW)
  5. AMD Barcelona (K10) (AMD64_K10) (NEW)
choice[1-5]: 5
Virtualization (CPU_VIRT) [N/y/?] y
Timer tick source
  1. Use PIT for scheduling (SCHED_PIT) (NEW)
  2. Use RTC for scheduling (SCHED_RTC) (NEW)
> 3. Use APIC timer for scheduling (SCHED_APIC) (NEW)
choice[1-3]: 2
Enables workaroud for AMD FPU security leak (WORKAROUND_AMD_FPU_LEAK) [N/y/?] n
*
* Kernel options
*
Enable multi processor support (MP) [N/y/?] n
Use RTC with 100 ticks per second (SLOW_RTC) [N/y/?] n
Use time-stamp counter for KIP and scheduling accounting (SYNC_TSC) [N/y/?] n
Fine-grained CPU time (FINE_GRAINED_CPUTIME) [N/y/?] n
Scheduler
> 1. Fixed priority scheduler (SCHED_FIXED_PRIO) (NEW)
choice[1]: 1
*
* Debugging
*
Generate inline code (INLINE) [Y/n/?] n
Do not compile assertions (NDEBUG) [N/y/?] n
Compile without frame pointer (NO_FRAME_PTR) [Y/n/?] n
Measure stack depth of threads (STACK_DEPTH) [N/y/?] y
Sanity checks in low level allocator (LIST_ALLOC_SANITY) [N/y/?] y
Sanity checks at syscall entry/exit (BEFORE_IRET_SANITY) [N/y/?] y
Display IRQ activity on VGA screen (IRQ_SPINNER) [N/y/?] y
Enable Watchdog support (WATCHDOG) [Y/n/?] n
Support for debugging over serial line (SERIAL) [Y/n/?] y
*
* JDB kernel debugger
*
JDB kernel debugger (JDB) [Y/n/?] n
Save power in getchar() (POWERSAVE_GETCHAR) [Y/n/?] n
Warn levels
  1. Do not show show any kernel warning (WARN_NONE) (NEW)
> 2. Show messages of warning level (WARN_WARNING) (NEW)
  3. Show all kernel warnings (WARN_ANY) (NEW)
choice[1-3]: Related gcc
Related g++
Related gcc
Related g++
1
*
* Compiling
*
C compiler (CC) [gcc] OTHERVAL
C++ compiler (CXX) [g++] g++
C host compiler (HOST_CC) [gcc] gcc
C++ host compiler (HOST_CXX) [g++] g++
Do additional checks at build time (MAINTAINER_MODE) [N/y/?] n
Configuration label (LABEL) [] OTHERVAL
Prompt for experimental features (EXPERIMENTAL) [N/y/?] y
*
* Restart config...
*
*
* Target configuration
*
Architecture
  1. Intel IA-32 processor family (IA32)
> 2. AMD64 processor family (AMD64)
  3. ARM processor family (ARM)
choice[1-3]: 2
Platform
> 1. PC platform (PF_PC)
choice[1]: 1
CPU
  1. AMD Opteron / Athlon64 (AMD64_K8)
  2. Intel Core 2 (AMD64_CORE2)
  3. Intel Core-i (AMD64_CORE_I)
  4. Intel Atom (AMD64_ATOM)
> 5. AMD Barcelona (K10) (AMD64_K10)
choice[1-5]: 5
Virtualization (CPU_VIRT) [Y/n/?] y
Timer tick source
  1. Use PIT for scheduling (SCHED_PIT)
> 2. Use RTC for scheduling (SCHED_RTC)
  3. Use APIC timer for scheduling (SCHED_APIC)
  4. Use HPET timer for scheduling (EXPERIMENTAL) (SCHED_HPET) (NEW)
choice[1-4]: Related 1
Related 128
Related 4
4
Enables workaroud for AMD FPU security leak (WORKAROUND_AMD_FPU_LEAK) [N/y/?] n
*
* Kernel options
*
Enable multi processor support (MP) [N/y/?] y
  Maximal supported number of CPUs (MP_MAX_CPUS) [4] 1
Use time-stamp counter for KIP and scheduling accounting (SYNC_TSC) [N/y/?] y
Fine-grained CPU time (FINE_GRAINED_CPUTIME) [N/y/?] y
Scheduler
> 1. Fixed priority scheduler (SCHED_FIXED_PRIO)
  2. Weighted fair queueing scheduler (SCHED_WFQ) (NEW)
  3. Combined fixed priority RT and WFQ scheduler (SCHED_FP_WFQ) (NEW)
choice[1-3]: Related 1
Related 128
Related 4
Related 1
Related 128
Related 4
1
No virtually mapped array for cap tables (DISABLE_VIRT_OBJ_SPACE) [N/y] n
*
* Restart config...
*
*
* Kernel options
*
Enable multi processor support (MP) [Y/n/?] y
  Maximal supported number of CPUs (MP_MAX_CPUS) [1] OTHERVAL
  Maximal supported number of CPUs (MP_MAX_CPUS) [1] 128
Use scheduling timer in one-shot mode (ONE_SHOT) [N/y/?] n
Use time-stamp counter for KIP and scheduling accounting (SYNC_TSC) [Y/n/?] n
Fine-grained CPU time (FINE_GRAINED_CPUTIME) [Y/n/?] y
Scheduler
> 1. Fixed priority scheduler (SCHED_FIXED_PRIO)
  2. Weighted fair queueing scheduler (SCHED_WFQ)
  3. Combined fixed priority RT and WFQ scheduler (SCHED_FP_WFQ)
choice[1-3]: 1
No virtually mapped array for cap tables (DISABLE_VIRT_OBJ_SPACE) [N/y] n
#
# configuration written to .config
#
Logic2BDD -base fiasco.1721 -min-nodes 1000000 -cudd -constraint-reorder minspan /Users/david/product_lines/Implementacion/myKconf/orderings/fiasco.var fiasco.1721.exp 
Read 397 expressions
There are 397 expressions 
Simplify Constraints.There are 397 constraints to simplify
2 We set var                                           PERF_CNT from                                                     PERF_CNT to false  expression (1) not PERF_CNT
2 We set var                                              BIT32 from                                                        BIT32 to false  expression (2) not BIT32
1 We set var                                 MP_MAX_CPUS_EQ_128 from                                           MP_MAX_CPUS_EQ_128 to true  expression (3) MP_MAX_CPUS_EQ_128
1 We set var                                              BIT64 from                                                        BIT64 to true  expression (4) BIT64
1 We set var                                       EXPERIMENTAL from                                                 EXPERIMENTAL to true  expression (5) EXPERIMENTAL
2 We set var                                      ARM_CORTEX_A9 from                                                ARM_CORTEX_A9 to false  expression (6) not ARM_CORTEX_A9
2 We set var                            WORKAROUND_AMD_FPU_LEAK from                                      WORKAROUND_AMD_FPU_LEAK to false  expression (7) not WORKAROUND_AMD_FPU_LEAK
2 We set var                                           REGPARM3 from                                                     REGPARM3 to false  expression (8) not REGPARM3
2 We set var                             CAN_ARM_CPU_CORTEX_A15 from                                       CAN_ARM_CPU_CORTEX_A15 to false  expression (9) not CAN_ARM_CPU_CORTEX_A15
2 We set var                                   ARM_CACHE_L2CXX0 from                                             ARM_CACHE_L2CXX0 to false  expression (10) not ARM_CACHE_L2CXX0
2 We set var                                         SCHED_HPET from                                                   SCHED_HPET to false  expression (11) not SCHED_HPET
2 We set var                               CAN_ARM_CACHE_L2CXX0 from                                         CAN_ARM_CACHE_L2CXX0 to false  expression (12) not CAN_ARM_CACHE_L2CXX0
1 We set var                                         SCHED_APIC from                                                   SCHED_APIC to true  expression (13) SCHED_APIC
1 We set var                                          ABI_EQ_vf from                                                    ABI_EQ_vf to true  expression (14) ABI_EQ_vf
2 We set var                                            IA32_K7 from                                                      IA32_K7 to false  expression (15) not IA32_K7
1 We set var                                         CXX_EQ_g++ from                                                   CXX_EQ_g++ to true  expression (16) CXX_EQ_g++
2 We set var                                             UX_NET from                                                       UX_NET to false  expression (17) not UX_NET
2 We set var                                        IA32_CORE_I from                                                  IA32_CORE_I to false  expression (18) not IA32_CORE_I
1 We set var                                  LABEL_EQ_OTHERVAL from                                            LABEL_EQ_OTHERVAL to true  expression (19) LABEL_EQ_OTHERVAL
2 We set var                              CAN_ARM_CPU_CORTEX_A9 from                                        CAN_ARM_CPU_CORTEX_A9 to false  expression (20) not CAN_ARM_CPU_CORTEX_A9
2 We set var                                            IA32_P2 from                                                      IA32_P2 to false  expression (21) not IA32_P2
2 We set var                                         BIG_ENDIAN from                                                   BIG_ENDIAN to false  expression (22) not BIG_ENDIAN
2 We set var                                          SCHED_PIT from                                                    SCHED_PIT to false  expression (23) not SCHED_PIT
2 We set var                                          ARM_EM_TZ from                                                    ARM_EM_TZ to false  expression (24) not ARM_EM_TZ
2 We set var                                         PPC32_603e from                                                   PPC32_603e to false  expression (25) not PPC32_603e
2 We set var                                     ARM_ENABLE_SWP from                                               ARM_ENABLE_SWP to false  expression (26) not ARM_ENABLE_SWP
2 We set var                                             ARM_V7 from                                                       ARM_V7 to false  expression (28) not ARM_V7
2 We set var                                                ARM from                                                          ARM to false  expression (29) not ARM
2 We set var                                                JDB from                                                          JDB to false  expression (30) not JDB
2 We set var                                                FPU from                                                          FPU to false  expression (31) not FPU
2 We set var                                           SLOW_RTC from                                                     SLOW_RTC to false  expression (32) not SLOW_RTC
2 We set var                                          SCHED_RTC from                                                    SCHED_RTC to false  expression (33) not SCHED_RTC
2 We set var                                       WARN_WARNING from                                                 WARN_WARNING to false  expression (34) not WARN_WARNING
2 We set var                                      INCLUDE_SPARC from                                                INCLUDE_SPARC to false  expression (35) not INCLUDE_SPARC
2 We set var                                           JDB_GZIP from                                                     JDB_GZIP to false  expression (36) not JDB_GZIP
2 We set var                                         AMD64_ATOM from                                                   AMD64_ATOM to false  expression (37) not AMD64_ATOM
2 We set var                                           IA32_686 from                                                     IA32_686 to false  expression (38) not IA32_686
2 We set var                                             GSTABS from                                                       GSTABS to false  expression (39) not GSTABS
1 We set var                                              PF_PC from                                                        PF_PC to true  expression (40) PF_PC
1 We set var                                   SCHED_FIXED_PRIO from                                             SCHED_FIXED_PRIO to true  expression (41) SCHED_FIXED_PRIO
2 We set var                              CAN_ARM_CPU_CORTEX_A7 from                                        CAN_ARM_CPU_CORTEX_A7 to false  expression (42) not CAN_ARM_CPU_CORTEX_A7
2 We set var                                            IA32_P4 from                                                      IA32_P4 to false  expression (43) not IA32_P4
1 We set var                                              AMD64 from                                                        AMD64 to true  expression (44) AMD64
2 We set var                                     ARM_CORTEX_A15 from                                               ARM_CORTEX_A15 to false  expression (45) not ARM_CORTEX_A15
2 We set var                                         CONTEXT_4K from                                                   CONTEXT_4K to false  expression (46) not CONTEXT_4K
2 We set var                                 CAN_ARM_CPU_MPCORE from                                           CAN_ARM_CPU_MPCORE to false  expression (47) not CAN_ARM_CPU_MPCORE
2 We set var                                           AMD64_K8 from                                                     AMD64_K8 to false  expression (48) not AMD64_K8
1 We set var                                     HOST_CC_EQ_gcc from                                               HOST_CC_EQ_gcc to true  expression (49) HOST_CC_EQ_gcc
1 We set var                                                 MP from                                                           MP to true  expression (50) MP
2 We set var                                   CAN_ARM_CPU_920T from                                             CAN_ARM_CPU_920T to false  expression (51) not CAN_ARM_CPU_920T
2 We set var                                       AMD64_CORE_I from                                                 AMD64_CORE_I to false  expression (52) not AMD64_CORE_I
2 We set var                                         IA32_CORE2 from                                                   IA32_CORE2 to false  expression (53) not IA32_CORE2
2 We set var                                      ARM_CORTEX_A8 from                                                ARM_CORTEX_A8 to false  expression (54) not ARM_CORTEX_A8
1 We set var                                             ABI_VF from                                                       ABI_VF to true  expression (55) ABI_VF
2 We set var                                       NO_FRAME_PTR from                                                 NO_FRAME_PTR to false  expression (56) not NO_FRAME_PTR
2 We set var                                           IA32_486 from                                                     IA32_486 to false  expression (57) not IA32_486
1 We set var                                        STACK_DEPTH from                                                  STACK_DEPTH to true  expression (58) STACK_DEPTH
2 We set var                                          IA32_ATOM from                                                    IA32_ATOM to false  expression (59) not IA32_ATOM
2 We set var                                      ARM_CORTEX_A5 from                                                ARM_CORTEX_A5 to false  expression (60) not ARM_CORTEX_A5
2 We set var                                           ONE_SHOT from                                                     ONE_SHOT to false  expression (61) not ONE_SHOT
2 We set var                              CAN_ARM_CPU_CORTEX_A8 from                                        CAN_ARM_CPU_CORTEX_A8 to false  expression (62) not CAN_ARM_CPU_CORTEX_A8
1 We set var                                          WARN_NONE from                                                    WARN_NONE to true  expression (63) WARN_NONE
2 We set var                                          ARM_EM_NS from                                                    ARM_EM_NS to false  expression (64) not ARM_EM_NS
2 We set var                           DEBUG_KERNEL_PAGE_FAULTS from                                     DEBUG_KERNEL_PAGE_FAULTS to false  expression (65) not DEBUG_KERNEL_PAGE_FAULTS
2 We set var                                        AMD64_CORE2 from                                                  AMD64_CORE2 to false  expression (66) not AMD64_CORE2
2 We set var                                         ARM_V6PLUS from                                                   ARM_V6PLUS to false  expression (67) not ARM_V6PLUS
2 We set var                                    CAN_ARM_CPU_926 from                                              CAN_ARM_CPU_926 to false  expression (68) not CAN_ARM_CPU_926
2 We set var                                      INCLUDE_PPC32 from                                                INCLUDE_PPC32 to false  expression (69) not INCLUDE_PPC32
2 We set var                                           WATCHDOG from                                                     WATCHDOG to false  expression (70) not WATCHDOG
2 We set var                                           WARN_ANY from                                                     WARN_ANY to false  expression (71) not WARN_ANY
2 We set var                                            ARM_PXA from                                                      ARM_PXA to false  expression (72) not ARM_PXA
2 We set var                                       SCHED_FP_WFQ from                                                 SCHED_FP_WFQ to false  expression (73) not SCHED_FP_WFQ
2 We set var                                    VMEM_ALLOC_TEST from                                              VMEM_ALLOC_TEST to false  expression (74) not VMEM_ALLOC_TEST
2 We set var                                          SCHED_WFQ from                                                    SCHED_WFQ to false  expression (75) not SCHED_WFQ
2 We set var                                 CAN_ARM_CPU_SA1100 from                                           CAN_ARM_CPU_SA1100 to false  expression (76) not CAN_ARM_CPU_SA1100
2 We set var                                            IA32_PM from                                                      IA32_PM to false  expression (77) not IA32_PM
2 We set var                                              PPC32 from                                                        PPC32 to false  expression (78) not PPC32
2 We set var                                             NDEBUG from                                                       NDEBUG to false  expression (79) not NDEBUG
2 We set var                                             INLINE from                                                       INLINE to false  expression (80) not INLINE
2 We set var                                         ARM_MPCORE from                                                   ARM_MPCORE to false  expression (81) not ARM_MPCORE
2 We set var                                           IA32_586 from                                                     IA32_586 to false  expression (82) not IA32_586
2 We set var                                           JDB_MISC from                                                     JDB_MISC to false  expression (83) not JDB_MISC
1 We set var                                             SERIAL from                                                       SERIAL to true  expression (84) SERIAL
2 We set var                                              LEON3 from                                                        LEON3 to false  expression (85) not LEON3
2 We set var                                           ARM_920T from                                                     ARM_920T to false  expression (86) not ARM_920T
1 We set var                          KERNELVERSION_EQ_OTHERVAL from                                    KERNELVERSION_EQ_OTHERVAL to true  expression (87) KERNELVERSION_EQ_OTHERVAL
2 We set var                                           ARM_LPAE from                                                     ARM_LPAE to false  expression (88) not ARM_LPAE
2 We set var                                    MAINTAINER_MODE from                                              MAINTAINER_MODE to false  expression (89) not MAINTAINER_MODE
2 We set var                                  POWERSAVE_GETCHAR from                                            POWERSAVE_GETCHAR to false  expression (90) not POWERSAVE_GETCHAR
1 We set var                         IA32_TARGET_EQ_AMD_Opteron from                                   IA32_TARGET_EQ_AMD_Opteron to true  expression (91) IA32_TARGET_EQ_AMD_Opteron
1 We set var                                  LIST_ALLOC_SANITY from                                            LIST_ALLOC_SANITY to true  expression (92) LIST_ALLOC_SANITY
1 We set var                                         CONTEXT_8K from                                                   CONTEXT_8K to true  expression (93) CONTEXT_8K
2 We set var                                  PF_ARM_MP_CAPABLE from                                            PF_ARM_MP_CAPABLE to false  expression (94) not PF_ARM_MP_CAPABLE
1 We set var                                           CPU_VIRT from                                                     CPU_VIRT to true  expression (95) CPU_VIRT
1 We set var                                 BEFORE_IRET_SANITY from                                           BEFORE_IRET_SANITY to true  expression (96) BEFORE_IRET_SANITY
1 We set var                               FINE_GRAINED_CPUTIME from                                         FINE_GRAINED_CPUTIME to true  expression (97) FINE_GRAINED_CPUTIME
2 We set var                                         JDB_DISASM from                                                   JDB_DISASM to false  expression (98) not JDB_DISASM
2 We set var                                            IA32_K6 from                                                      IA32_K6 to false  expression (99) not IA32_K6
2 We set var                                               IA32 from                                                         IA32 to false  expression (100) not IA32
2 We set var                                            ARM_926 from                                                      ARM_926 to false  expression (101) not ARM_926
2 We set var                                      ARM_CORTEX_A7 from                                                ARM_CORTEX_A7 to false  expression (102) not ARM_CORTEX_A7
2 We set var                                              PF_UX from                                                        PF_UX to false  expression (103) not PF_UX
2 We set var                                            IA32_P3 from                                                      IA32_P3 to false  expression (104) not IA32_P3
2 We set var                                             ARM_SA from                                                       ARM_SA to false  expression (105) not ARM_SA
2 We set var                                            IA32_K8 from                                                      IA32_K8 to false  expression (106) not IA32_K8
2 We set var                                              SPARC from                                                        SPARC to false  expression (107) not SPARC
2 We set var                                    ARM_SECMONIF_TL from                                              ARM_SECMONIF_TL to false  expression (108) not ARM_SECMONIF_TL
2 We set var                                  ARM_SECMONIF_NONE from                                            ARM_SECMONIF_NONE to false  expression (109) not ARM_SECMONIF_NONE
1 We set var                                     XARCH_EQ_amd64 from                                               XARCH_EQ_amd64 to true  expression (110) XARCH_EQ_amd64
2 We set var                                             ARM_V6 from                                                       ARM_V6 to false  expression (111) not ARM_V6
1 We set var                                     CC_EQ_OTHERVAL from                                               CC_EQ_OTHERVAL to true  expression (112) CC_EQ_OTHERVAL
2 We set var                                             UX_CON from                                                       UX_CON to false  expression (113) not UX_CON
1 We set var                                    HOST_CXX_EQ_g++ from                                              HOST_CXX_EQ_g++ to true  expression (114) HOST_CXX_EQ_g++
2 We set var                                        JDB_LOGGING from                                                  JDB_LOGGING to false  expression (115) not JDB_LOGGING
2 We set var                                     ARM_CPU_ERRATA from                                               ARM_CPU_ERRATA to false  expression (116) not ARM_CPU_ERRATA
2 We set var                              CAN_ARM_CPU_CORTEX_A5 from                                        CAN_ARM_CPU_CORTEX_A5 to false  expression (117) not CAN_ARM_CPU_CORTEX_A5
2 We set var                                           SYNC_TSC from                                                     SYNC_TSC to false  expression (118) not SYNC_TSC
2 We set var                                           ARM_1176 from                                                     ARM_1176 to false  expression (119) not ARM_1176
1 We set var                                    WARN_LEVEL_EQ_0 from                                              WARN_LEVEL_EQ_0 to true  expression (120) WARN_LEVEL_EQ_0
2 We set var                                     JDB_ACCOUNTING from                                               JDB_ACCOUNTING to false  expression (121) not JDB_ACCOUNTING
2 We set var                             DISABLE_VIRT_OBJ_SPACE from                                       DISABLE_VIRT_OBJ_SPACE to false  expression (122) not DISABLE_VIRT_OBJ_SPACE
2 We set var                                ARM_ALIGNMENT_CHECK from                                          ARM_ALIGNMENT_CHECK to false  expression (123) not ARM_ALIGNMENT_CHECK
2 We set var                                 CAN_ARM_CPU_XSCALE from                                           CAN_ARM_CPU_XSCALE to false  expression (124) not CAN_ARM_CPU_XSCALE
2 We set var                                   CAN_ARM_CPU_1176 from                                             CAN_ARM_CPU_1176 to false  expression (125) not CAN_ARM_CPU_1176
2 We set var                                           IA32_K10 from                                                     IA32_K10 to false  expression (126) not IA32_K10
2 We set var                                           ARM_1136 from                                                     ARM_1136 to false  expression (127) not ARM_1136
1 We set var                                     VIRT_OBJ_SPACE from                                               VIRT_OBJ_SPACE to true  expression (128) VIRT_OBJ_SPACE
2 We set var                                   CAN_ARM_CPU_1136 from                                             CAN_ARM_CPU_1136 to false  expression (129) not CAN_ARM_CPU_1136
1 We set var                                          AMD64_K10 from                                                    AMD64_K10 to true  expression (130) AMD64_K10
2 We set var                                    ARM_SECMONIF_MC from                                              ARM_SECMONIF_MC to false  expression (131) not ARM_SECMONIF_MC
2 We set var                                         ARM_EM_STD from                                                   ARM_EM_STD to false  expression (132) not ARM_EM_STD
2 We set var                           ARM_1176_CACHE_ALIAS_FIX from                                     ARM_1176_CACHE_ALIAS_FIX to false  expression (133) not ARM_1176_CACHE_ALIAS_FIX
1 We set var                                        IRQ_SPINNER from                                                  IRQ_SPINNER to true  expression (134) IRQ_SPINNER
1 We set var                                      KERNELVERSION from                                                KERNELVERSION to true  expression (135) KERNELVERSION
1 We set var                                                 CC from                                                           CC to true  expression (252) CC
1 We set var                                                CXX from                                                          CXX to true  expression (255) CXX
1 We set var                                            HOST_CC from                                                      HOST_CC to true  expression (258) HOST_CC
1 We set var                                           HOST_CXX from                                                     HOST_CXX to true  expression (261) HOST_CXX
1 We set var                                              LABEL from                                                        LABEL to true  expression (264) LABEL
1 We set var                                                ABI from                                                          ABI to true  expression (397) ABI
1 We set var                                        MP_MAX_CPUS from                                                  MP_MAX_CPUS to true  expression (169) MP_MAX_CPUS
2 We set var                                   MP_MAX_CPUS_EQ_1 from                                             MP_MAX_CPUS_EQ_1 to false  expression (174) not MP_MAX_CPUS_EQ_1
2 We set var                                   MP_MAX_CPUS_EQ_4 from                                             MP_MAX_CPUS_EQ_4 to false  expression (176) not MP_MAX_CPUS_EQ_4
2 We set var                            MP_MAX_CPUS_EQ_OTHERVAL from                                      MP_MAX_CPUS_EQ_OTHERVAL to false  expression (178) not MP_MAX_CPUS_EQ_OTHERVAL
2 We set var                                          CC_EQ_gcc from                                                    CC_EQ_gcc to false  expression (182) not CC_EQ_gcc
2 We set var                                    CXX_EQ_OTHERVAL from                                              CXX_EQ_OTHERVAL to false  expression (184) not CXX_EQ_OTHERVAL
2 We set var                                HOST_CC_EQ_OTHERVAL from                                          HOST_CC_EQ_OTHERVAL to false  expression (186) not HOST_CC_EQ_OTHERVAL
2 We set var                               HOST_CXX_EQ_OTHERVAL from                                         HOST_CXX_EQ_OTHERVAL to false  expression (188) not HOST_CXX_EQ_OTHERVAL
1 We set var                                         WARN_LEVEL from                                                   WARN_LEVEL to true  expression (194) WARN_LEVEL
2 We set var                                    WARN_LEVEL_EQ_1 from                                              WARN_LEVEL_EQ_1 to false  expression (197) not WARN_LEVEL_EQ_1
2 We set var                                    WARN_LEVEL_EQ_2 from                                              WARN_LEVEL_EQ_2 to false  expression (198) not WARN_LEVEL_EQ_2
1 We set var                                              XARCH from                                                        XARCH to true  expression (200) XARCH
2 We set var                                       XARCH_EQ_arm from                                                 XARCH_EQ_arm to false  expression (206) not XARCH_EQ_arm
2 We set var                                      XARCH_EQ_ia32 from                                                XARCH_EQ_ia32 to false  expression (207) not XARCH_EQ_ia32
2 We set var                                     XARCH_EQ_ppc32 from                                               XARCH_EQ_ppc32 to false  expression (209) not XARCH_EQ_ppc32
2 We set var                                     XARCH_EQ_sparc from                                               XARCH_EQ_sparc to false  expression (212) not XARCH_EQ_sparc
2 We set var                                        XARCH_EQ_ux from                                                  XARCH_EQ_ux to false  expression (216) not XARCH_EQ_ux
1 We set var                                        IA32_TARGET from                                                  IA32_TARGET to true  expression (223) IA32_TARGET
2 We set var                          IA32_TARGET_EQ_AMD_Athlon from                                    IA32_TARGET_EQ_AMD_Athlon to false  expression (235) not IA32_TARGET_EQ_AMD_Athlon
2 We set var                              IA32_TARGET_EQ_AMD_K6 from                                        IA32_TARGET_EQ_AMD_K6 to false  expression (236) not IA32_TARGET_EQ_AMD_K6
2 We set var                         IA32_TARGET_EQ_Intel_80486 from                                   IA32_TARGET_EQ_Intel_80486 to false  expression (239) not IA32_TARGET_EQ_Intel_80486
2 We set var                          IA32_TARGET_EQ_Intel_Atom from                                    IA32_TARGET_EQ_Intel_Atom to false  expression (242) not IA32_TARGET_EQ_Intel_Atom
2 We set var                        IA32_TARGET_EQ_Intel_Core-i from                                  IA32_TARGET_EQ_Intel_Core-i to false  expression (246) not IA32_TARGET_EQ_Intel_Core-i
2 We set var                         IA32_TARGET_EQ_Intel_Core2 from                                   IA32_TARGET_EQ_Intel_Core2 to false  expression (251) not IA32_TARGET_EQ_Intel_Core2
2 We set var                       IA32_TARGET_EQ_Intel_Pentium from                                 IA32_TARGET_EQ_Intel_Pentium to false  expression (257) not IA32_TARGET_EQ_Intel_Pentium
2 We set var                     IA32_TARGET_EQ_Intel_Pentium_4 from                               IA32_TARGET_EQ_Intel_Pentium_4 to false  expression (264) not IA32_TARGET_EQ_Intel_Pentium_4
2 We set var                    IA32_TARGET_EQ_Intel_Pentium_II from                              IA32_TARGET_EQ_Intel_Pentium_II to false  expression (272) not IA32_TARGET_EQ_Intel_Pentium_II
2 We set var                   IA32_TARGET_EQ_Intel_Pentium_III from                             IA32_TARGET_EQ_Intel_Pentium_III to false  expression (281) not IA32_TARGET_EQ_Intel_Pentium_III
2 We set var                   IA32_TARGET_EQ_Intel_Pentium_Pro from                             IA32_TARGET_EQ_Intel_Pentium_Pro to false  expression (291) not IA32_TARGET_EQ_Intel_Pentium_Pro
2 We set var                           IA32_TARGET_EQ_Pentium_M from                                     IA32_TARGET_EQ_Pentium_M to false  expression (302) not IA32_TARGET_EQ_Pentium_M
211 constraints 
And now there are 211 expressions 
170 components. Biggest 1 number of variables 170
[22:36:20] Cnstr #     1   0% [    0  170    1]: KERNELVERSION                                                Nodes        2           1 ms. total           1 ms.
[22:36:20] Cnstr #     2   0% [    0  170    1]: not INCLUDE_PPC32                                            Nodes        3           0 ms. total           1 ms.
[22:36:20] Cnstr #     3   1% [    0  170    1]: not INCLUDE_SPARC                                            Nodes        4           0 ms. total           1 ms.
[22:36:20] Cnstr #     4   1% [    0  170    1]: not IA32                                                     Nodes        5           0 ms. total           1 ms.
[22:36:20] Cnstr #     5   2% [    0  170    1]: AMD64                                                        Nodes        6           0 ms. total           1 ms.
[22:36:20] Cnstr #     6   2% [    0  170    1]: not PPC32                                                    Nodes        7           0 ms. total           1 ms.
[22:36:20] Cnstr #     7   3% [    0  170    1]: not SPARC                                                    Nodes        8           1 ms. total           2 ms.
[22:36:20] Cnstr #     8   3% [    0  170    1]: not ARM                                                      Nodes        9           0 ms. total           2 ms.
[22:36:20] Cnstr #     9   4% [    0  170    1]: not BIG_ENDIAN                                               Nodes       10           0 ms. total           2 ms.
[22:36:20] Cnstr #    10   4% [    0  170    1]: PF_PC                                                        Nodes       11           0 ms. total           2 ms.
[22:36:20] Cnstr #    11   5% [    0  170    1]: not PF_UX                                                    Nodes       12           0 ms. total           2 ms.
[22:36:20] Cnstr #    12   5% [    0  170    1]: ABI_VF                                                       Nodes       13           0 ms. total           2 ms.
[22:36:20] Cnstr #    13   6% [    0  170    1]: ABI_VF                                                       Nodes       13           0 ms. total           2 ms.
[22:36:20] Cnstr #    14   6% [    0  170    1]: not PF_ARM_MP_CAPABLE                                        Nodes       14           0 ms. total           2 ms.
[22:36:20] Cnstr #    15   7% [    0  170    1]: not PF_ARM_MP_CAPABLE                                        Nodes       14           0 ms. total           2 ms.
[22:36:20] Cnstr #    16   7% [    0  170    1]: not CAN_ARM_CPU_SA1100                                       Nodes       15           0 ms. total           2 ms.
[22:36:20] Cnstr #    17   8% [    0  170    1]: not CAN_ARM_CPU_SA1100                                       Nodes       15           0 ms. total           2 ms.
[22:36:20] Cnstr #    18   8% [    0  170    1]: not CAN_ARM_CPU_XSCALE                                       Nodes       16           0 ms. total           2 ms.
[22:36:20] Cnstr #    19   9% [    0  170    1]: not CAN_ARM_CPU_XSCALE                                       Nodes       16           0 ms. total           2 ms.
[22:36:20] Cnstr #    20   9% [    0  170    1]: not CAN_ARM_CPU_920T                                         Nodes       17           0 ms. total           2 ms.
[22:36:20] Cnstr #    21   9% [    0  170    1]: not CAN_ARM_CPU_920T                                         Nodes       17           0 ms. total           2 ms.
[22:36:20] Cnstr #    22  10% [    0  170    1]: not CAN_ARM_CPU_926                                          Nodes       18           1 ms. total           3 ms.
[22:36:20] Cnstr #    23  10% [    0  170    1]: not CAN_ARM_CPU_926                                          Nodes       18           0 ms. total           3 ms.
[22:36:20] Cnstr #    24  11% [    0  170    1]: not CAN_ARM_CPU_1136                                         Nodes       19           0 ms. total           3 ms.
[22:36:20] Cnstr #    25  11% [    0  170    1]: not CAN_ARM_CPU_1136                                         Nodes       19           0 ms. total           3 ms.
[22:36:20] Cnstr #    26  12% [    0  170    1]: not CAN_ARM_CPU_1176                                         Nodes       20           0 ms. total           3 ms.
[22:36:20] Cnstr #    27  12% [    0  170    1]: not CAN_ARM_CPU_1176                                         Nodes       20           0 ms. total           3 ms.
[22:36:20] Cnstr #    28  13% [    0  170    1]: not CAN_ARM_CPU_MPCORE                                       Nodes       21           0 ms. total           3 ms.
[22:36:20] Cnstr #    29  13% [    0  170    1]: not CAN_ARM_CPU_MPCORE                                       Nodes       21           0 ms. total           3 ms.
[22:36:20] Cnstr #    30  14% [    0  170    1]: not CAN_ARM_CPU_CORTEX_A5                                    Nodes       22           0 ms. total           3 ms.
[22:36:20] Cnstr #    31  14% [    0  170    1]: not CAN_ARM_CPU_CORTEX_A5                                    Nodes       22           0 ms. total           3 ms.
[22:36:20] Cnstr #    32  15% [    0  170    1]: not CAN_ARM_CPU_CORTEX_A7                                    Nodes       23           0 ms. total           3 ms.
[22:36:20] Cnstr #    33  15% [    0  170    1]: not CAN_ARM_CPU_CORTEX_A7                                    Nodes       23           0 ms. total           3 ms.
[22:36:20] Cnstr #    34  16% [    0  170    1]: not CAN_ARM_CPU_CORTEX_A8                                    Nodes       24           0 ms. total           3 ms.
[22:36:20] Cnstr #    35  16% [    0  170    1]: not CAN_ARM_CPU_CORTEX_A8                                    Nodes       24           0 ms. total           3 ms.
[22:36:20] Cnstr #    36  17% [    0  170    1]: not CAN_ARM_CPU_CORTEX_A9                                    Nodes       25           1 ms. total           4 ms.
[22:36:20] Cnstr #    37  17% [    0  170    1]: not CAN_ARM_CPU_CORTEX_A9                                    Nodes       25           0 ms. total           4 ms.
[22:36:20] Cnstr #    38  18% [    0  170    1]: not CAN_ARM_CPU_CORTEX_A15                                   Nodes       26           0 ms. total           4 ms.
[22:36:20] Cnstr #    39  18% [    0  170    1]: not CAN_ARM_CPU_CORTEX_A15                                   Nodes       26           0 ms. total           4 ms.
[22:36:20] Cnstr #    40  18% [    0  170    1]: not CAN_ARM_CACHE_L2CXX0                                     Nodes       27           0 ms. total           4 ms.
[22:36:20] Cnstr #    41  19% [    0  170    1]: not CAN_ARM_CACHE_L2CXX0                                     Nodes       27           0 ms. total           4 ms.
[22:36:20] Cnstr #    42  19% [    0  170    1]: not ARM_PXA                                                  Nodes       28           0 ms. total           4 ms.
[22:36:20] Cnstr #    43  20% [    0  170    1]: not ARM_PXA                                                  Nodes       28           0 ms. total           4 ms.
[22:36:20] Cnstr #    44  20% [    0  170    1]: not ARM_SA                                                   Nodes       29           0 ms. total           4 ms.
[22:36:20] Cnstr #    45  21% [    0  170    1]: not ARM_SA                                                   Nodes       29           0 ms. total           4 ms.
[22:36:20] Cnstr #    46  21% [    0  170    1]: not ARM_920T                                                 Nodes       30           0 ms. total           4 ms.
[22:36:20] Cnstr #    47  22% [    0  170    1]: not ARM_920T                                                 Nodes       30           0 ms. total           4 ms.
[22:36:20] Cnstr #    48  22% [    0  170    1]: not ARM_926                                                  Nodes       31           0 ms. total           4 ms.
[22:36:20] Cnstr #    49  23% [    0  170    1]: not ARM_926                                                  Nodes       31           0 ms. total           4 ms.
[22:36:20] Cnstr #    50  23% [    0  170    1]: not ARM_1136                                                 Nodes       32           0 ms. total           4 ms.
[22:36:20] Cnstr #    51  24% [    0  170    1]: not ARM_1136                                                 Nodes       32           0 ms. total           4 ms.
[22:36:20] Cnstr #    52  24% [    0  170    1]: not ARM_1176                                                 Nodes       33           0 ms. total           4 ms.
[22:36:20] Cnstr #    53  25% [    0  170    1]: not ARM_1176                                                 Nodes       33           0 ms. total           4 ms.
[22:36:20] Cnstr #    54  25% [    0  170    1]: not ARM_MPCORE                                               Nodes       34           1 ms. total           5 ms.
[22:36:20] Cnstr #    55  26% [    0  170    1]: not ARM_MPCORE                                               Nodes       34           0 ms. total           5 ms.
[22:36:20] Cnstr #    56  26% [    0  170    1]: not ARM_CORTEX_A5                                            Nodes       35           0 ms. total           5 ms.
[22:36:20] Cnstr #    57  27% [    0  170    1]: not ARM_CORTEX_A5                                            Nodes       35           0 ms. total           5 ms.
[22:36:20] Cnstr #    58  27% [    0  170    1]: not ARM_CORTEX_A7                                            Nodes       36           0 ms. total           5 ms.
[22:36:20] Cnstr #    59  27% [    0  170    1]: not ARM_CORTEX_A7                                            Nodes       36           0 ms. total           5 ms.
[22:36:20] Cnstr #    60  28% [    0  170    1]: not ARM_CORTEX_A8                                            Nodes       37           0 ms. total           5 ms.
[22:36:20] Cnstr #    61  28% [    0  170    1]: not ARM_CORTEX_A8                                            Nodes       37           0 ms. total           5 ms.
[22:36:20] Cnstr #    62  29% [    0  170    1]: not ARM_CORTEX_A9                                            Nodes       38           0 ms. total           5 ms.
[22:36:20] Cnstr #    63  29% [    0  170    1]: not ARM_CORTEX_A9                                            Nodes       38           0 ms. total           5 ms.
[22:36:20] Cnstr #    64  30% [    0  170    1]: not ARM_CORTEX_A15                                           Nodes       39           0 ms. total           5 ms.
[22:36:20] Cnstr #    65  30% [    0  170    1]: not ARM_CORTEX_A15                                           Nodes       39           0 ms. total           5 ms.
[22:36:20] Cnstr #    66  31% [    0  170    1]: not IA32_486                                                 Nodes       40           0 ms. total           5 ms.
[22:36:20] Cnstr #    67  31% [    0  170    1]: not IA32_586                                                 Nodes       41           0 ms. total           5 ms.
[22:36:20] Cnstr #    68  32% [    0  170    1]: not IA32_686                                                 Nodes       42           0 ms. total           5 ms.
[22:36:20] Cnstr #    69  32% [    0  170    1]: not IA32_P2                                                  Nodes       43           0 ms. total           5 ms.
[22:36:20] Cnstr #    70  33% [    0  170    1]: not IA32_P3                                                  Nodes       44           0 ms. total           5 ms.
[22:36:20] Cnstr #    71  33% [    0  170    1]: not IA32_P4                                                  Nodes       45           1 ms. total           6 ms.
[22:36:20] Cnstr #    72  34% [    0  170    1]: not IA32_PM                                                  Nodes       46           0 ms. total           6 ms.
[22:36:20] Cnstr #    73  34% [    0  170    1]: not IA32_CORE2                                               Nodes       47           0 ms. total           6 ms.
[22:36:20] Cnstr #    74  35% [    0  170    1]: not IA32_CORE_I                                              Nodes       48           0 ms. total           6 ms.
[22:36:20] Cnstr #    75  35% [    0  170    1]: not IA32_ATOM                                                Nodes       49           0 ms. total           6 ms.
[22:36:20] Cnstr #    76  36% [    0  170    1]: not IA32_K6                                                  Nodes       50           0 ms. total           6 ms.
[22:36:20] Cnstr #    77  36% [    0  170    1]: not IA32_K7                                                  Nodes       51           0 ms. total           6 ms.
[22:36:20] Cnstr #    78  36% [    0  170    1]: not IA32_K8                                                  Nodes       52           0 ms. total           6 ms.
[22:36:20] Cnstr #    79  37% [    0  170    1]: not IA32_K10                                                 Nodes       53           1 ms. total           7 ms.
[22:36:20] Cnstr #    80  37% [    0  170    1]: not AMD64_K8                                                 Nodes       54           0 ms. total           7 ms.
[22:36:20] Cnstr #    81  38% [    0  170    1]: not AMD64_CORE2                                              Nodes       55           0 ms. total           7 ms.
[22:36:20] Cnstr #    82  38% [    0  170    1]: not AMD64_CORE_I                                             Nodes       56           0 ms. total           7 ms.
[22:36:20] Cnstr #    83  39% [    0  170    1]: not AMD64_ATOM                                               Nodes       57           0 ms. total           7 ms.
[22:36:20] Cnstr #    84  39% [    0  170    1]: AMD64_K10                                                    Nodes       58           0 ms. total           7 ms.
[22:36:20] Cnstr #    85  40% [    0  170    1]: not PPC32_603e                                               Nodes       59           0 ms. total           7 ms.
[22:36:20] Cnstr #    86  40% [    0  170    1]: not LEON3                                                    Nodes       60           0 ms. total           7 ms.
[22:36:20] Cnstr #    87  41% [    0  170    1]: CPU_VIRT                                                     Nodes       61           0 ms. total           7 ms.
[22:36:20] Cnstr #    88  41% [    0  170    1]: not ARM_ALIGNMENT_CHECK                                      Nodes       62           0 ms. total           7 ms.
[22:36:20] Cnstr #    89  42% [    0  170    1]: not ARM_EM_STD                                               Nodes       63           0 ms. total           7 ms.
[22:36:20] Cnstr #    90  42% [    0  170    1]: not ARM_EM_TZ                                                Nodes       64           0 ms. total           7 ms.
[22:36:20] Cnstr #    91  43% [    0  170    1]: not ARM_EM_TZ                                                Nodes       64           0 ms. total           7 ms.
[22:36:20] Cnstr #    92  43% [    0  170    1]: not ARM_EM_NS                                                Nodes       65           0 ms. total           7 ms.
[22:36:20] Cnstr #    93  44% [    0  170    1]: not ARM_EM_NS                                                Nodes       65           0 ms. total           7 ms.
[22:36:20] Cnstr #    94  44% [    0  170    1]: not ARM_SECMONIF_NONE                                        Nodes       66           1 ms. total           8 ms.
[22:36:20] Cnstr #    95  45% [    0  170    1]: not ARM_SECMONIF_MC                                          Nodes       67           0 ms. total           8 ms.
[22:36:20] Cnstr #    96  45% [    0  170    1]: not ARM_SECMONIF_TL                                          Nodes       68           0 ms. total           8 ms.
[22:36:20] Cnstr #    97  45% [    0  170    1]: not ARM_ENABLE_SWP                                           Nodes       69           0 ms. total           8 ms.
[22:36:20] Cnstr #    98  46% [    0  170    1]: not ARM_ENABLE_SWP                                           Nodes       69           0 ms. total           8 ms.
[22:36:20] Cnstr #    99  46% [    0  170    1]: not ARM_LPAE                                                 Nodes       70           0 ms. total           8 ms.
[22:36:20] Cnstr #   100  47% [    0  170    1]: not ARM_LPAE                                                 Nodes       70           0 ms. total           8 ms.
[22:36:20] Cnstr #   101  47% [    0  170    1]: not ARM_CACHE_L2CXX0                                         Nodes       71           0 ms. total           8 ms.
[22:36:20] Cnstr #   102  48% [    0  170    1]: not ARM_CACHE_L2CXX0                                         Nodes       71           0 ms. total           8 ms.
[22:36:20] Cnstr #   103  48% [    0  170    1]: not SCHED_PIT                                                Nodes       72           0 ms. total           8 ms.
[22:36:20] Cnstr #   104  49% [    0  170    1]: not SCHED_RTC                                                Nodes       73           0 ms. total           8 ms.
[22:36:20] Cnstr #   105  49% [    0  170    1]: SCHED_APIC                                                   Nodes       74           0 ms. total           8 ms.
[22:36:20] Cnstr #   106  50% [    0  170    1]: not SCHED_HPET                                               Nodes       75           0 ms. total           8 ms.
[22:36:20] Cnstr #   107  50% [    0  170    1]: not WORKAROUND_AMD_FPU_LEAK                                  Nodes       76           0 ms. total           8 ms.
[22:36:20] Cnstr #   108  51% [    0  170    1]: not REGPARM3                                                 Nodes       77           1 ms. total           9 ms.
[22:36:20] Cnstr #   109  51% [    0  170    1]: not FPU                                                      Nodes       78           0 ms. total           9 ms.
[22:36:20] Cnstr #   110  52% [    0  170    1]: not ARM_1176_CACHE_ALIAS_FIX                                 Nodes       79           0 ms. total           9 ms.
[22:36:20] Cnstr #   111  52% [    0  170    1]: not ARM_1176_CACHE_ALIAS_FIX                                 Nodes       79           0 ms. total           9 ms.
[22:36:20] Cnstr #   112  53% [    0  170    1]: not ARM_CPU_ERRATA                                           Nodes       80           0 ms. total           9 ms.
[22:36:20] Cnstr #   113  53% [    0  170    1]: MP                                                           Nodes       81           0 ms. total           9 ms.
[22:36:20] Cnstr #   114  54% [    0  170    1]: MP_MAX_CPUS                                                  Nodes       82           0 ms. total           9 ms.
[22:36:20] Cnstr #   115  54% [    0  170    1]: MP_MAX_CPUS                                                  Nodes       82           0 ms. total           9 ms.
[22:36:20] Cnstr #   116  54% [    0  170    1]: CONTEXT_8K                                                   Nodes       83           0 ms. total           9 ms.
[22:36:20] Cnstr #   117  55% [    0  170    1]: not CONTEXT_4K                                               Nodes       84           0 ms. total           9 ms.
[22:36:20] Cnstr #   118  55% [    0  170    1]: not SLOW_RTC                                                 Nodes       85           0 ms. total           9 ms.
[22:36:20] Cnstr #   119  56% [    0  170    1]: not ONE_SHOT                                                 Nodes       86           0 ms. total           9 ms.
[22:36:20] Cnstr #   120  56% [    0  170    1]: not SYNC_TSC                                                 Nodes       87           0 ms. total           9 ms.
[22:36:20] Cnstr #   121  57% [    0  170    1]: FINE_GRAINED_CPUTIME                                         Nodes       88           1 ms. total          10 ms.
[22:36:20] Cnstr #   122  57% [    0  170    1]: not UX_CON                                                   Nodes       89           0 ms. total          10 ms.
[22:36:20] Cnstr #   123  58% [    0  170    1]: not UX_NET                                                   Nodes       90           0 ms. total          10 ms.
[22:36:20] Cnstr #   124  58% [    0  170    1]: SCHED_FIXED_PRIO                                             Nodes       91           0 ms. total          10 ms.
[22:36:20] Cnstr #   125  59% [    0  170    1]: not SCHED_WFQ                                                Nodes       92           0 ms. total          10 ms.
