$date
	Sun Oct 23 06:44:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#767935
b101 !
1"
#767938
b101 &
b101 %
1$
#767939
0"
#767942
b10000 &
b10000 %
#767946
b1000 &
b1000 %
#767950
b100 &
b100 %
#767954
b10 &
b10 %
#767958
b1 &
1#
b1 %
#767962
b0 &
b0 %
0#
0$
#1800528
b10010 !
1"
#1800530
b10010 &
b10010 %
1$
#1800531
0"
#1800534
b1001 &
b1001 %
#1800538
b11100 &
b11100 %
#1800542
b1110 &
b1110 %
#1800546
b111 &
b111 %
#1800550
b10110 &
b10110 %
#1800554
b1011 &
b1011 %
#1800558
b100010 &
b100010 %
#1800562
b10001 &
b10001 %
#1800566
b110100 &
b110100 %
#1800570
b11010 &
b11010 %
#1800574
b1101 &
b1101 %
#1800578
b101000 &
b101000 %
#1800582
b10100 &
b10100 %
#1800586
b1010 &
b1010 %
#1800590
b101 &
b101 %
#1800594
b10000 &
b10000 %
#1800598
b1000 &
b1000 %
#1800602
b100 &
b100 %
#1800606
b10 &
b10 %
#1800610
b1 &
b1 %
1#
#1800614
b0 &
0#
b0 %
0$
#2741655
b100 !
1"
#2741658
b100 &
b100 %
1$
#2741659
0"
#2741662
b10 &
b10 %
#2741666
b1 &
b1 %
1#
#2741670
b0 &
0#
b0 %
0$
#4500012
