INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remyv/Documents/Vivado/3320_Project1/3320_Project1.srcs/sources_1/new/Source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Source
INFO: [VRFC 10-311] analyzing module fsmTester
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remyv/Documents/Vivado/3320_Project1/3320_Project1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
