strict digraph "" {
	node [label="\N"];
	"187:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe536c99e10>",
		def_var="['stop_bit']",
		fillcolor=deepskyblue,
		label="187:AS
stop_bit = bit[7:0] == 8'b00101111;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['bit']"];
}
