

================================================================
== Vitis HLS Report for 'float_safe_softmax3_64_Pipeline_step_loop69'
================================================================
* Date:           Thu Oct 23 18:55:57 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      389|      389|  3.890 us|  3.890 us|  389|  389|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- step_loop  |      387|      387|        36|         32|          1|    12|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 32, D = 36, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 39 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%exp_x_27_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_27_load_11"   --->   Operation 40 'read' 'exp_x_27_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%exp_x_26_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_26_load_11"   --->   Operation 41 'read' 'exp_x_26_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%exp_x_25_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_25_load_11"   --->   Operation 42 'read' 'exp_x_25_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%exp_x_24_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_24_load_11"   --->   Operation 43 'read' 'exp_x_24_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%exp_x_23_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_23_load_11"   --->   Operation 44 'read' 'exp_x_23_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%exp_x_22_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_22_load_11"   --->   Operation 45 'read' 'exp_x_22_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%exp_x_21_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_21_load_11"   --->   Operation 46 'read' 'exp_x_21_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%exp_x_20_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_20_load_11"   --->   Operation 47 'read' 'exp_x_20_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%exp_x_19_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_19_load_11"   --->   Operation 48 'read' 'exp_x_19_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%exp_x_18_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_18_load_11"   --->   Operation 49 'read' 'exp_x_18_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%exp_x_17_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_17_load_11"   --->   Operation 50 'read' 'exp_x_17_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%exp_x_16_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_16_load_11"   --->   Operation 51 'read' 'exp_x_16_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%exp_x_43_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_43_load_10"   --->   Operation 52 'read' 'exp_x_43_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%exp_x_42_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_42_load_10"   --->   Operation 53 'read' 'exp_x_42_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%exp_x_41_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_41_load_10"   --->   Operation 54 'read' 'exp_x_41_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%exp_x_40_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_40_load_10"   --->   Operation 55 'read' 'exp_x_40_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%exp_x_39_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_39_load_10"   --->   Operation 56 'read' 'exp_x_39_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%exp_x_38_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_38_load_10"   --->   Operation 57 'read' 'exp_x_38_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%exp_x_37_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_37_load_10"   --->   Operation 58 'read' 'exp_x_37_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%exp_x_36_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_36_load_10"   --->   Operation 59 'read' 'exp_x_36_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%exp_x_35_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_35_load_10"   --->   Operation 60 'read' 'exp_x_35_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%exp_x_34_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_34_load_10"   --->   Operation 61 'read' 'exp_x_34_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%exp_x_33_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_33_load_10"   --->   Operation 62 'read' 'exp_x_33_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%exp_x_32_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_32_load_10"   --->   Operation 63 'read' 'exp_x_32_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%exp_x_59_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_59_load_9"   --->   Operation 64 'read' 'exp_x_59_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%exp_x_58_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_58_load_9"   --->   Operation 65 'read' 'exp_x_58_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%exp_x_57_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_57_load_9"   --->   Operation 66 'read' 'exp_x_57_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%exp_x_56_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_56_load_9"   --->   Operation 67 'read' 'exp_x_56_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%exp_x_55_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_55_load_9"   --->   Operation 68 'read' 'exp_x_55_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%exp_x_54_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_54_load_9"   --->   Operation 69 'read' 'exp_x_54_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%exp_x_53_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_53_load_9"   --->   Operation 70 'read' 'exp_x_53_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%exp_x_52_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_52_load_9"   --->   Operation 71 'read' 'exp_x_52_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%exp_x_51_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_51_load_9"   --->   Operation 72 'read' 'exp_x_51_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%exp_x_50_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_50_load_9"   --->   Operation 73 'read' 'exp_x_50_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%exp_x_49_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_49_load_9"   --->   Operation 74 'read' 'exp_x_49_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%exp_x_48_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_48_load_9"   --->   Operation 75 'read' 'exp_x_48_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%exp_x_11_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_11_load_3"   --->   Operation 76 'read' 'exp_x_11_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%exp_x_10_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_10_load_3"   --->   Operation 77 'read' 'exp_x_10_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%exp_x_9_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_9_load_3"   --->   Operation 78 'read' 'exp_x_9_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%exp_x_8_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_8_load_3"   --->   Operation 79 'read' 'exp_x_8_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%exp_x_7_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_7_load_3"   --->   Operation 80 'read' 'exp_x_7_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%exp_x_6_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_6_load_3"   --->   Operation 81 'read' 'exp_x_6_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%exp_x_5_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_5_load_3"   --->   Operation 82 'read' 'exp_x_5_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%exp_x_4_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_4_load_3"   --->   Operation 83 'read' 'exp_x_4_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%exp_x_3_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_3_load_3"   --->   Operation 84 'read' 'exp_x_3_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%exp_x_2_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_2_load_3"   --->   Operation 85 'read' 'exp_x_2_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%exp_x_1_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_1_load_3"   --->   Operation 86 'read' 'exp_x_1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%exp_x_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_load_3"   --->   Operation 87 'read' 'exp_x_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%exp_x_27_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_27_load_8"   --->   Operation 88 'read' 'exp_x_27_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%exp_x_26_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_26_load_8"   --->   Operation 89 'read' 'exp_x_26_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%exp_x_25_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_25_load_8"   --->   Operation 90 'read' 'exp_x_25_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%exp_x_24_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_24_load_8"   --->   Operation 91 'read' 'exp_x_24_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%exp_x_23_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_23_load_8"   --->   Operation 92 'read' 'exp_x_23_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%exp_x_22_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_22_load_8"   --->   Operation 93 'read' 'exp_x_22_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%exp_x_21_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_21_load_8"   --->   Operation 94 'read' 'exp_x_21_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%exp_x_20_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_20_load_8"   --->   Operation 95 'read' 'exp_x_20_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%exp_x_19_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_19_load_8"   --->   Operation 96 'read' 'exp_x_19_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%exp_x_18_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_18_load_8"   --->   Operation 97 'read' 'exp_x_18_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%exp_x_17_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_17_load_8"   --->   Operation 98 'read' 'exp_x_17_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%exp_x_16_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_16_load_8"   --->   Operation 99 'read' 'exp_x_16_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%exp_x_43_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_43_load_7"   --->   Operation 100 'read' 'exp_x_43_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%exp_x_42_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_42_load_7"   --->   Operation 101 'read' 'exp_x_42_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%exp_x_41_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_41_load_7"   --->   Operation 102 'read' 'exp_x_41_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%exp_x_40_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_40_load_7"   --->   Operation 103 'read' 'exp_x_40_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%exp_x_39_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_39_load_7"   --->   Operation 104 'read' 'exp_x_39_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%exp_x_38_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_38_load_7"   --->   Operation 105 'read' 'exp_x_38_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%exp_x_37_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_37_load_7"   --->   Operation 106 'read' 'exp_x_37_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%exp_x_36_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_36_load_7"   --->   Operation 107 'read' 'exp_x_36_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%exp_x_35_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_35_load_7"   --->   Operation 108 'read' 'exp_x_35_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%exp_x_34_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_34_load_7"   --->   Operation 109 'read' 'exp_x_34_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%exp_x_33_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_33_load_7"   --->   Operation 110 'read' 'exp_x_33_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%exp_x_32_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_32_load_7"   --->   Operation 111 'read' 'exp_x_32_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%exp_x_59_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_59_load_6"   --->   Operation 112 'read' 'exp_x_59_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%exp_x_58_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_58_load_6"   --->   Operation 113 'read' 'exp_x_58_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%exp_x_57_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_57_load_6"   --->   Operation 114 'read' 'exp_x_57_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%exp_x_56_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_56_load_6"   --->   Operation 115 'read' 'exp_x_56_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%exp_x_55_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_55_load_6"   --->   Operation 116 'read' 'exp_x_55_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%exp_x_54_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_54_load_6"   --->   Operation 117 'read' 'exp_x_54_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%exp_x_53_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_53_load_6"   --->   Operation 118 'read' 'exp_x_53_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%exp_x_52_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_52_load_6"   --->   Operation 119 'read' 'exp_x_52_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%exp_x_51_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_51_load_6"   --->   Operation 120 'read' 'exp_x_51_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%exp_x_50_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_50_load_6"   --->   Operation 121 'read' 'exp_x_50_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%exp_x_49_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_49_load_6"   --->   Operation 122 'read' 'exp_x_49_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%exp_x_48_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_48_load_6"   --->   Operation 123 'read' 'exp_x_48_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%exp_x_11_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_11_load_2"   --->   Operation 124 'read' 'exp_x_11_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%exp_x_10_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_10_load_2"   --->   Operation 125 'read' 'exp_x_10_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%exp_x_9_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_9_load_2"   --->   Operation 126 'read' 'exp_x_9_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%exp_x_8_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_8_load_2"   --->   Operation 127 'read' 'exp_x_8_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%exp_x_7_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_7_load_2"   --->   Operation 128 'read' 'exp_x_7_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%exp_x_6_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_6_load_2"   --->   Operation 129 'read' 'exp_x_6_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%exp_x_5_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_5_load_2"   --->   Operation 130 'read' 'exp_x_5_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%exp_x_4_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_4_load_2"   --->   Operation 131 'read' 'exp_x_4_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%exp_x_3_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_3_load_2"   --->   Operation 132 'read' 'exp_x_3_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%exp_x_2_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_2_load_2"   --->   Operation 133 'read' 'exp_x_2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%exp_x_1_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_1_load_2"   --->   Operation 134 'read' 'exp_x_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%exp_x_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_load_2"   --->   Operation 135 'read' 'exp_x_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%exp_x_27_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_27_load_5"   --->   Operation 136 'read' 'exp_x_27_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%exp_x_26_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_26_load_5"   --->   Operation 137 'read' 'exp_x_26_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%exp_x_25_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_25_load_5"   --->   Operation 138 'read' 'exp_x_25_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%exp_x_24_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_24_load_5"   --->   Operation 139 'read' 'exp_x_24_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%exp_x_23_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_23_load_5"   --->   Operation 140 'read' 'exp_x_23_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%exp_x_22_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_22_load_5"   --->   Operation 141 'read' 'exp_x_22_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%exp_x_21_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_21_load_5"   --->   Operation 142 'read' 'exp_x_21_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%exp_x_20_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_20_load_5"   --->   Operation 143 'read' 'exp_x_20_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%exp_x_19_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_19_load_5"   --->   Operation 144 'read' 'exp_x_19_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%exp_x_18_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_18_load_5"   --->   Operation 145 'read' 'exp_x_18_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%exp_x_17_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_17_load_5"   --->   Operation 146 'read' 'exp_x_17_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%exp_x_16_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_16_load_5"   --->   Operation 147 'read' 'exp_x_16_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%exp_x_43_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_43_load_4"   --->   Operation 148 'read' 'exp_x_43_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%exp_x_42_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_42_load_4"   --->   Operation 149 'read' 'exp_x_42_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%exp_x_41_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_41_load_4"   --->   Operation 150 'read' 'exp_x_41_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%exp_x_40_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_40_load_4"   --->   Operation 151 'read' 'exp_x_40_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%exp_x_39_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_39_load_4"   --->   Operation 152 'read' 'exp_x_39_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%exp_x_38_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_38_load_4"   --->   Operation 153 'read' 'exp_x_38_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%exp_x_37_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_37_load_4"   --->   Operation 154 'read' 'exp_x_37_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%exp_x_36_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_36_load_4"   --->   Operation 155 'read' 'exp_x_36_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%exp_x_35_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_35_load_4"   --->   Operation 156 'read' 'exp_x_35_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%exp_x_34_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_34_load_4"   --->   Operation 157 'read' 'exp_x_34_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%exp_x_33_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_33_load_4"   --->   Operation 158 'read' 'exp_x_33_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%exp_x_32_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_32_load_4"   --->   Operation 159 'read' 'exp_x_32_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%exp_x_59_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_59_load_3"   --->   Operation 160 'read' 'exp_x_59_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%exp_x_58_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_58_load_3"   --->   Operation 161 'read' 'exp_x_58_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%exp_x_57_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_57_load_3"   --->   Operation 162 'read' 'exp_x_57_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%exp_x_56_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_56_load_3"   --->   Operation 163 'read' 'exp_x_56_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%exp_x_55_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_55_load_3"   --->   Operation 164 'read' 'exp_x_55_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%exp_x_54_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_54_load_3"   --->   Operation 165 'read' 'exp_x_54_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%exp_x_53_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_53_load_3"   --->   Operation 166 'read' 'exp_x_53_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%exp_x_52_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_52_load_3"   --->   Operation 167 'read' 'exp_x_52_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%exp_x_51_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_51_load_3"   --->   Operation 168 'read' 'exp_x_51_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%exp_x_50_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_50_load_3"   --->   Operation 169 'read' 'exp_x_50_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%exp_x_49_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_49_load_3"   --->   Operation 170 'read' 'exp_x_49_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%exp_x_48_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_48_load_3"   --->   Operation 171 'read' 'exp_x_48_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%exp_x_11_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_11_load_1"   --->   Operation 172 'read' 'exp_x_11_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%exp_x_10_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_10_load_1"   --->   Operation 173 'read' 'exp_x_10_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%exp_x_9_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_9_load_1"   --->   Operation 174 'read' 'exp_x_9_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%exp_x_8_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_8_load_1"   --->   Operation 175 'read' 'exp_x_8_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%exp_x_7_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_7_load_1"   --->   Operation 176 'read' 'exp_x_7_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%exp_x_6_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_6_load_1"   --->   Operation 177 'read' 'exp_x_6_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%exp_x_5_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_5_load_1"   --->   Operation 178 'read' 'exp_x_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%exp_x_4_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_4_load_1"   --->   Operation 179 'read' 'exp_x_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%exp_x_3_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_3_load_1"   --->   Operation 180 'read' 'exp_x_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%exp_x_2_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_2_load_1"   --->   Operation 181 'read' 'exp_x_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%exp_x_1_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_1_load_1"   --->   Operation 182 'read' 'exp_x_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%exp_x_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_load_1"   --->   Operation 183 'read' 'exp_x_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%exp_x_27_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_27_load_2"   --->   Operation 184 'read' 'exp_x_27_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%exp_x_26_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_26_load_2"   --->   Operation 185 'read' 'exp_x_26_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%exp_x_25_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_25_load_2"   --->   Operation 186 'read' 'exp_x_25_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%exp_x_24_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_24_load_2"   --->   Operation 187 'read' 'exp_x_24_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%exp_x_23_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_23_load_2"   --->   Operation 188 'read' 'exp_x_23_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%exp_x_22_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_22_load_2"   --->   Operation 189 'read' 'exp_x_22_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%exp_x_21_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_21_load_2"   --->   Operation 190 'read' 'exp_x_21_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%exp_x_20_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_20_load_2"   --->   Operation 191 'read' 'exp_x_20_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%exp_x_19_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_19_load_2"   --->   Operation 192 'read' 'exp_x_19_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%exp_x_18_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_18_load_2"   --->   Operation 193 'read' 'exp_x_18_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%exp_x_17_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_17_load_2"   --->   Operation 194 'read' 'exp_x_17_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%exp_x_16_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_16_load_2"   --->   Operation 195 'read' 'exp_x_16_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%exp_x_43_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_43_load_1"   --->   Operation 196 'read' 'exp_x_43_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%exp_x_42_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_42_load_1"   --->   Operation 197 'read' 'exp_x_42_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%exp_x_41_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_41_load_1"   --->   Operation 198 'read' 'exp_x_41_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%exp_x_40_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_40_load_1"   --->   Operation 199 'read' 'exp_x_40_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%exp_x_39_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_39_load_1"   --->   Operation 200 'read' 'exp_x_39_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%exp_x_38_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_38_load_1"   --->   Operation 201 'read' 'exp_x_38_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%exp_x_37_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_37_load_1"   --->   Operation 202 'read' 'exp_x_37_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%exp_x_36_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_36_load_1"   --->   Operation 203 'read' 'exp_x_36_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%exp_x_35_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_35_load_1"   --->   Operation 204 'read' 'exp_x_35_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%exp_x_34_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_34_load_1"   --->   Operation 205 'read' 'exp_x_34_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%exp_x_33_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_33_load_1"   --->   Operation 206 'read' 'exp_x_33_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%exp_x_32_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_32_load_1"   --->   Operation 207 'read' 'exp_x_32_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%exp_x_59_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_59_load"   --->   Operation 208 'read' 'exp_x_59_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%exp_x_58_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_58_load"   --->   Operation 209 'read' 'exp_x_58_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%exp_x_57_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_57_load"   --->   Operation 210 'read' 'exp_x_57_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%exp_x_56_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_56_load"   --->   Operation 211 'read' 'exp_x_56_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%exp_x_55_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_55_load"   --->   Operation 212 'read' 'exp_x_55_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%exp_x_54_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_54_load"   --->   Operation 213 'read' 'exp_x_54_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%exp_x_53_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_53_load"   --->   Operation 214 'read' 'exp_x_53_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%exp_x_52_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_52_load"   --->   Operation 215 'read' 'exp_x_52_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%exp_x_51_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_51_load"   --->   Operation 216 'read' 'exp_x_51_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%exp_x_50_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_50_load"   --->   Operation 217 'read' 'exp_x_50_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%exp_x_49_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_49_load"   --->   Operation 218 'read' 'exp_x_49_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%exp_x_48_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_48_load"   --->   Operation 219 'read' 'exp_x_48_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%exp_x_47_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_47_load"   --->   Operation 220 'read' 'exp_x_47_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%exp_x_46_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_46_load"   --->   Operation 221 'read' 'exp_x_46_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%exp_x_45_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_45_load"   --->   Operation 222 'read' 'exp_x_45_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%exp_x_44_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_44_load"   --->   Operation 223 'read' 'exp_x_44_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%exp_x_43_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_43_load"   --->   Operation 224 'read' 'exp_x_43_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%exp_x_42_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_42_load"   --->   Operation 225 'read' 'exp_x_42_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%exp_x_41_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_41_load"   --->   Operation 226 'read' 'exp_x_41_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%exp_x_40_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_40_load"   --->   Operation 227 'read' 'exp_x_40_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%exp_x_39_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_39_load"   --->   Operation 228 'read' 'exp_x_39_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%exp_x_38_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_38_load"   --->   Operation 229 'read' 'exp_x_38_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%exp_x_37_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_37_load"   --->   Operation 230 'read' 'exp_x_37_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%exp_x_36_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_36_load"   --->   Operation 231 'read' 'exp_x_36_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%exp_x_35_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_35_load"   --->   Operation 232 'read' 'exp_x_35_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%exp_x_34_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_34_load"   --->   Operation 233 'read' 'exp_x_34_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%exp_x_33_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_33_load"   --->   Operation 234 'read' 'exp_x_33_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%exp_x_32_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_32_load"   --->   Operation 235 'read' 'exp_x_32_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%exp_x_31_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_31_load"   --->   Operation 236 'read' 'exp_x_31_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%exp_x_30_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_30_load"   --->   Operation 237 'read' 'exp_x_30_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%exp_x_29_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_29_load"   --->   Operation 238 'read' 'exp_x_29_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%exp_x_28_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_28_load"   --->   Operation 239 'read' 'exp_x_28_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%exp_x_27_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_27_load"   --->   Operation 240 'read' 'exp_x_27_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%exp_x_26_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_26_load"   --->   Operation 241 'read' 'exp_x_26_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%exp_x_25_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_25_load"   --->   Operation 242 'read' 'exp_x_25_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%exp_x_24_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_24_load"   --->   Operation 243 'read' 'exp_x_24_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%exp_x_23_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_23_load"   --->   Operation 244 'read' 'exp_x_23_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%exp_x_22_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_22_load"   --->   Operation 245 'read' 'exp_x_22_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%exp_x_21_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_21_load"   --->   Operation 246 'read' 'exp_x_21_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%exp_x_20_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_20_load"   --->   Operation 247 'read' 'exp_x_20_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%exp_x_19_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_19_load"   --->   Operation 248 'read' 'exp_x_19_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%exp_x_18_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_18_load"   --->   Operation 249 'read' 'exp_x_18_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%exp_x_17_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_17_load"   --->   Operation 250 'read' 'exp_x_17_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%exp_x_16_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_16_load"   --->   Operation 251 'read' 'exp_x_16_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%exp_x_15_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_15_load"   --->   Operation 252 'read' 'exp_x_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%exp_x_14_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_14_load"   --->   Operation 253 'read' 'exp_x_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%exp_x_13_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_13_load"   --->   Operation 254 'read' 'exp_x_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%exp_x_12_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_12_load"   --->   Operation 255 'read' 'exp_x_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%inv_sum_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %inv_sum"   --->   Operation 256 'read' 'inv_sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%exp_x_11_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_11_load"   --->   Operation 257 'read' 'exp_x_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%exp_x_10_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_10_load"   --->   Operation 258 'read' 'exp_x_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%exp_x_9_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_9_load"   --->   Operation 259 'read' 'exp_x_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%exp_x_8_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_8_load"   --->   Operation 260 'read' 'exp_x_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%exp_x_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_7_load"   --->   Operation 261 'read' 'exp_x_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%exp_x_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_6_load"   --->   Operation 262 'read' 'exp_x_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%exp_x_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_5_load"   --->   Operation 263 'read' 'exp_x_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%exp_x_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_4_load"   --->   Operation 264 'read' 'exp_x_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%exp_x_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_3_load"   --->   Operation 265 'read' 'exp_x_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%exp_x_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_2_load"   --->   Operation 266 'read' 'exp_x_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%exp_x_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_1_load"   --->   Operation 267 'read' 'exp_x_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%exp_x_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_x_load"   --->   Operation 268 'read' 'exp_x_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %idx"   --->   Operation 269 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end13.i.63"   --->   Operation 270 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%i = load i4 %idx" [activation_accelerator.cpp:1200]   --->   Operation 271 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 272 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.72ns)   --->   "%icmp_ln1200 = icmp_eq  i4 %i, i4 12" [activation_accelerator.cpp:1200]   --->   Operation 273 'icmp' 'icmp_ln1200' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 274 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.79ns)   --->   "%add_ln1200 = add i4 %i, i4 1" [activation_accelerator.cpp:1200]   --->   Operation 275 'add' 'add_ln1200' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln1200 = br i1 %icmp_ln1200, void %if.end13.i.63.split, void %_ZL18row_norm_store_hlsILi64EEvPKffPti.exit.exitStub" [activation_accelerator.cpp:1200]   --->   Operation 276 'br' 'br_ln1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln1207_cast92 = zext i4 %i" [activation_accelerator.cpp:1200]   --->   Operation 277 'zext' 'trunc_ln1207_cast92' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln1207_cast85 = zext i4 %i" [activation_accelerator.cpp:1200]   --->   Operation 278 'zext' 'trunc_ln1207_cast85' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.72ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_load_read, i32 %exp_x_1_load_read, i32 %exp_x_2_load_read, i32 %exp_x_3_load_read, i32 %exp_x_4_load_read, i32 %exp_x_5_load_read, i32 %exp_x_6_load_read, i32 %exp_x_7_load_read, i32 %exp_x_8_load_read, i32 %exp_x_9_load_read, i32 %exp_x_10_load_read, i32 %exp_x_11_load_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 279 'mux' 'tmp_s' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.72ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_12_load_read, i32 %exp_x_13_load_read, i32 %exp_x_14_load_read, i32 %exp_x_15_load_read, i32 %exp_x_16_load_read, i32 %exp_x_17_load_read, i32 %exp_x_18_load_read, i32 %exp_x_19_load_read, i32 %exp_x_20_load_read, i32 %exp_x_21_load_read, i32 %exp_x_22_load_read, i32 %exp_x_23_load_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 280 'mux' 'tmp_2' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.72ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_24_load_read, i32 %exp_x_25_load_read, i32 %exp_x_26_load_read, i32 %exp_x_27_load_read, i32 %exp_x_28_load_read, i32 %exp_x_29_load_read, i32 %exp_x_30_load_read, i32 %exp_x_31_load_read, i32 %exp_x_32_load_read, i32 %exp_x_33_load_read, i32 %exp_x_34_load_read, i32 %exp_x_35_load_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 281 'mux' 'tmp_4' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.72ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_36_load_read, i32 %exp_x_37_load_read, i32 %exp_x_38_load_read, i32 %exp_x_39_load_read, i32 %exp_x_40_load_read, i32 %exp_x_41_load_read, i32 %exp_x_42_load_read, i32 %exp_x_43_load_read, i32 %exp_x_44_load_read, i32 %exp_x_45_load_read, i32 %exp_x_46_load_read, i32 %exp_x_47_load_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 282 'mux' 'tmp_6' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.72ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_48_load_read, i32 %exp_x_49_load_read, i32 %exp_x_50_load_read, i32 %exp_x_51_load_read, i32 %exp_x_52_load_read, i32 %exp_x_53_load_read, i32 %exp_x_54_load_read, i32 %exp_x_55_load_read, i32 %exp_x_56_load_read, i32 %exp_x_57_load_read, i32 %exp_x_58_load_read, i32 %exp_x_59_load_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 283 'mux' 'tmp_8' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.77ns)   --->   "%add_ln1205_3 = add i7 %trunc_ln1207_cast92, i7 60" [activation_accelerator.cpp:1205]   --->   Operation 284 'add' 'add_ln1205_3' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln1205_3, i32 6" [activation_accelerator.cpp:1207]   --->   Operation 285 'bitselect' 'tmp' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln1207_5 = zext i1 %tmp" [activation_accelerator.cpp:1207]   --->   Operation 286 'zext' 'zext_ln1207_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 287 'getelementptr' 'exp_x_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%exp_x_1_addr = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 288 'getelementptr' 'exp_x_1_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%exp_x_2_addr = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 289 'getelementptr' 'exp_x_2_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%exp_x_3_addr = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 290 'getelementptr' 'exp_x_3_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%exp_x_4_addr = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 291 'getelementptr' 'exp_x_4_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%exp_x_5_addr = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 292 'getelementptr' 'exp_x_5_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%exp_x_6_addr = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 293 'getelementptr' 'exp_x_6_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%exp_x_7_addr = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 294 'getelementptr' 'exp_x_7_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%exp_x_60_addr = getelementptr i32 %exp_x_60, i64 0, i64 %zext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 295 'getelementptr' 'exp_x_60_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%exp_x_61_addr = getelementptr i32 %exp_x_61, i64 0, i64 %zext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 296 'getelementptr' 'exp_x_61_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%exp_x_62_addr = getelementptr i32 %exp_x_62, i64 0, i64 %zext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 297 'getelementptr' 'exp_x_62_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%exp_x_63_addr = getelementptr i32 %exp_x_63, i64 0, i64 %zext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 298 'getelementptr' 'exp_x_63_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 299 [2/2] (1.23ns)   --->   "%exp_x_load_4 = load i10 %exp_x_addr" [activation_accelerator.cpp:1207]   --->   Operation 299 'load' 'exp_x_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 300 [2/2] (1.23ns)   --->   "%exp_x_1_load_4 = load i10 %exp_x_1_addr" [activation_accelerator.cpp:1207]   --->   Operation 300 'load' 'exp_x_1_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 301 [2/2] (1.23ns)   --->   "%exp_x_2_load_4 = load i10 %exp_x_2_addr" [activation_accelerator.cpp:1207]   --->   Operation 301 'load' 'exp_x_2_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 302 [2/2] (1.23ns)   --->   "%exp_x_3_load_4 = load i10 %exp_x_3_addr" [activation_accelerator.cpp:1207]   --->   Operation 302 'load' 'exp_x_3_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 303 [2/2] (1.23ns)   --->   "%exp_x_4_load_4 = load i10 %exp_x_4_addr" [activation_accelerator.cpp:1207]   --->   Operation 303 'load' 'exp_x_4_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 304 [2/2] (1.23ns)   --->   "%exp_x_5_load_4 = load i10 %exp_x_5_addr" [activation_accelerator.cpp:1207]   --->   Operation 304 'load' 'exp_x_5_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 305 [2/2] (1.23ns)   --->   "%exp_x_6_load_4 = load i10 %exp_x_6_addr" [activation_accelerator.cpp:1207]   --->   Operation 305 'load' 'exp_x_6_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 306 [2/2] (1.23ns)   --->   "%exp_x_7_load_4 = load i10 %exp_x_7_addr" [activation_accelerator.cpp:1207]   --->   Operation 306 'load' 'exp_x_7_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 307 [2/2] (1.23ns)   --->   "%exp_x_60_load = load i10 %exp_x_60_addr" [activation_accelerator.cpp:1207]   --->   Operation 307 'load' 'exp_x_60_load' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 308 [2/2] (1.23ns)   --->   "%exp_x_61_load = load i10 %exp_x_61_addr" [activation_accelerator.cpp:1207]   --->   Operation 308 'load' 'exp_x_61_load' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 309 [2/2] (1.23ns)   --->   "%exp_x_62_load = load i10 %exp_x_62_addr" [activation_accelerator.cpp:1207]   --->   Operation 309 'load' 'exp_x_62_load' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 310 [2/2] (1.23ns)   --->   "%exp_x_63_load = load i10 %exp_x_63_addr" [activation_accelerator.cpp:1207]   --->   Operation 310 'load' 'exp_x_63_load' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%exp_x_8_addr = getelementptr i32 %exp_x_8, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 311 'getelementptr' 'exp_x_8_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%exp_x_9_addr = getelementptr i32 %exp_x_9, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 312 'getelementptr' 'exp_x_9_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%exp_x_10_addr = getelementptr i32 %exp_x_10, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 313 'getelementptr' 'exp_x_10_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%exp_x_11_addr = getelementptr i32 %exp_x_11, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 314 'getelementptr' 'exp_x_11_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%exp_x_12_addr = getelementptr i32 %exp_x_12, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 315 'getelementptr' 'exp_x_12_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%exp_x_13_addr = getelementptr i32 %exp_x_13, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 316 'getelementptr' 'exp_x_13_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%exp_x_14_addr = getelementptr i32 %exp_x_14, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 317 'getelementptr' 'exp_x_14_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%exp_x_15_addr = getelementptr i32 %exp_x_15, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 318 'getelementptr' 'exp_x_15_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%exp_x_16_addr = getelementptr i32 %exp_x_16, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 319 'getelementptr' 'exp_x_16_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%exp_x_17_addr = getelementptr i32 %exp_x_17, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 320 'getelementptr' 'exp_x_17_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%exp_x_18_addr = getelementptr i32 %exp_x_18, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 321 'getelementptr' 'exp_x_18_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%exp_x_19_addr = getelementptr i32 %exp_x_19, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 322 'getelementptr' 'exp_x_19_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 323 [2/2] (1.23ns)   --->   "%exp_x_8_load_4 = load i10 %exp_x_8_addr" [activation_accelerator.cpp:1207]   --->   Operation 323 'load' 'exp_x_8_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 324 [2/2] (1.23ns)   --->   "%exp_x_9_load_4 = load i10 %exp_x_9_addr" [activation_accelerator.cpp:1207]   --->   Operation 324 'load' 'exp_x_9_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 325 [2/2] (1.23ns)   --->   "%exp_x_10_load_4 = load i10 %exp_x_10_addr" [activation_accelerator.cpp:1207]   --->   Operation 325 'load' 'exp_x_10_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 326 [2/2] (1.23ns)   --->   "%exp_x_11_load_4 = load i10 %exp_x_11_addr" [activation_accelerator.cpp:1207]   --->   Operation 326 'load' 'exp_x_11_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 327 [2/2] (1.23ns)   --->   "%exp_x_12_load_1 = load i10 %exp_x_12_addr" [activation_accelerator.cpp:1207]   --->   Operation 327 'load' 'exp_x_12_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 328 [2/2] (1.23ns)   --->   "%exp_x_13_load_1 = load i10 %exp_x_13_addr" [activation_accelerator.cpp:1207]   --->   Operation 328 'load' 'exp_x_13_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 329 [2/2] (1.23ns)   --->   "%exp_x_14_load_1 = load i10 %exp_x_14_addr" [activation_accelerator.cpp:1207]   --->   Operation 329 'load' 'exp_x_14_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 330 [2/2] (1.23ns)   --->   "%exp_x_15_load_1 = load i10 %exp_x_15_addr" [activation_accelerator.cpp:1207]   --->   Operation 330 'load' 'exp_x_15_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 331 [2/2] (1.23ns)   --->   "%exp_x_16_load_1 = load i10 %exp_x_16_addr" [activation_accelerator.cpp:1207]   --->   Operation 331 'load' 'exp_x_16_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 332 [2/2] (1.23ns)   --->   "%exp_x_17_load_1 = load i10 %exp_x_17_addr" [activation_accelerator.cpp:1207]   --->   Operation 332 'load' 'exp_x_17_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 333 [2/2] (1.23ns)   --->   "%exp_x_18_load_1 = load i10 %exp_x_18_addr" [activation_accelerator.cpp:1207]   --->   Operation 333 'load' 'exp_x_18_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 334 [2/2] (1.23ns)   --->   "%exp_x_19_load_1 = load i10 %exp_x_19_addr" [activation_accelerator.cpp:1207]   --->   Operation 334 'load' 'exp_x_19_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%exp_x_20_addr = getelementptr i32 %exp_x_20, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 335 'getelementptr' 'exp_x_20_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%exp_x_21_addr = getelementptr i32 %exp_x_21, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 336 'getelementptr' 'exp_x_21_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%exp_x_22_addr = getelementptr i32 %exp_x_22, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 337 'getelementptr' 'exp_x_22_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%exp_x_23_addr = getelementptr i32 %exp_x_23, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 338 'getelementptr' 'exp_x_23_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%exp_x_24_addr = getelementptr i32 %exp_x_24, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 339 'getelementptr' 'exp_x_24_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%exp_x_25_addr = getelementptr i32 %exp_x_25, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 340 'getelementptr' 'exp_x_25_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%exp_x_26_addr = getelementptr i32 %exp_x_26, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 341 'getelementptr' 'exp_x_26_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%exp_x_27_addr = getelementptr i32 %exp_x_27, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 342 'getelementptr' 'exp_x_27_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%exp_x_28_addr = getelementptr i32 %exp_x_28, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 343 'getelementptr' 'exp_x_28_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%exp_x_29_addr = getelementptr i32 %exp_x_29, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 344 'getelementptr' 'exp_x_29_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%exp_x_30_addr = getelementptr i32 %exp_x_30, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 345 'getelementptr' 'exp_x_30_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%exp_x_31_addr = getelementptr i32 %exp_x_31, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 346 'getelementptr' 'exp_x_31_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 347 [2/2] (1.23ns)   --->   "%exp_x_20_load_1 = load i10 %exp_x_20_addr" [activation_accelerator.cpp:1207]   --->   Operation 347 'load' 'exp_x_20_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 348 [2/2] (1.23ns)   --->   "%exp_x_21_load_1 = load i10 %exp_x_21_addr" [activation_accelerator.cpp:1207]   --->   Operation 348 'load' 'exp_x_21_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 349 [2/2] (1.23ns)   --->   "%exp_x_22_load_1 = load i10 %exp_x_22_addr" [activation_accelerator.cpp:1207]   --->   Operation 349 'load' 'exp_x_22_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 350 [2/2] (1.23ns)   --->   "%exp_x_23_load_1 = load i10 %exp_x_23_addr" [activation_accelerator.cpp:1207]   --->   Operation 350 'load' 'exp_x_23_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 351 [2/2] (1.23ns)   --->   "%exp_x_24_load_1 = load i10 %exp_x_24_addr" [activation_accelerator.cpp:1207]   --->   Operation 351 'load' 'exp_x_24_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 352 [2/2] (1.23ns)   --->   "%exp_x_25_load_1 = load i10 %exp_x_25_addr" [activation_accelerator.cpp:1207]   --->   Operation 352 'load' 'exp_x_25_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 353 [2/2] (1.23ns)   --->   "%exp_x_26_load_1 = load i10 %exp_x_26_addr" [activation_accelerator.cpp:1207]   --->   Operation 353 'load' 'exp_x_26_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 354 [2/2] (1.23ns)   --->   "%exp_x_27_load_1 = load i10 %exp_x_27_addr" [activation_accelerator.cpp:1207]   --->   Operation 354 'load' 'exp_x_27_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 355 [2/2] (1.23ns)   --->   "%exp_x_28_load_1 = load i10 %exp_x_28_addr" [activation_accelerator.cpp:1207]   --->   Operation 355 'load' 'exp_x_28_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 356 [2/2] (1.23ns)   --->   "%exp_x_29_load_1 = load i10 %exp_x_29_addr" [activation_accelerator.cpp:1207]   --->   Operation 356 'load' 'exp_x_29_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 357 [2/2] (1.23ns)   --->   "%exp_x_30_load_1 = load i10 %exp_x_30_addr" [activation_accelerator.cpp:1207]   --->   Operation 357 'load' 'exp_x_30_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 358 [2/2] (1.23ns)   --->   "%exp_x_31_load_1 = load i10 %exp_x_31_addr" [activation_accelerator.cpp:1207]   --->   Operation 358 'load' 'exp_x_31_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 359 [1/1] (0.72ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_32_load_1_read, i32 %exp_x_33_load_1_read, i32 %exp_x_34_load_1_read, i32 %exp_x_35_load_1_read, i32 %exp_x_36_load_1_read, i32 %exp_x_37_load_1_read, i32 %exp_x_38_load_1_read, i32 %exp_x_39_load_1_read, i32 %exp_x_40_load_1_read, i32 %exp_x_41_load_1_read, i32 %exp_x_42_load_1_read, i32 %exp_x_43_load_1_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 359 'mux' 'tmp_16' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%exp_x_44_addr = getelementptr i32 %exp_x_44, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 360 'getelementptr' 'exp_x_44_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%exp_x_45_addr = getelementptr i32 %exp_x_45, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 361 'getelementptr' 'exp_x_45_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%exp_x_46_addr = getelementptr i32 %exp_x_46, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 362 'getelementptr' 'exp_x_46_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%exp_x_47_addr = getelementptr i32 %exp_x_47, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 363 'getelementptr' 'exp_x_47_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%exp_x_48_addr = getelementptr i32 %exp_x_48, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 364 'getelementptr' 'exp_x_48_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%exp_x_49_addr = getelementptr i32 %exp_x_49, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 365 'getelementptr' 'exp_x_49_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%exp_x_50_addr = getelementptr i32 %exp_x_50, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 366 'getelementptr' 'exp_x_50_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%exp_x_51_addr = getelementptr i32 %exp_x_51, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 367 'getelementptr' 'exp_x_51_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%exp_x_52_addr = getelementptr i32 %exp_x_52, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 368 'getelementptr' 'exp_x_52_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%exp_x_53_addr = getelementptr i32 %exp_x_53, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 369 'getelementptr' 'exp_x_53_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%exp_x_54_addr = getelementptr i32 %exp_x_54, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 370 'getelementptr' 'exp_x_54_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%exp_x_55_addr = getelementptr i32 %exp_x_55, i64 0, i64 1" [activation_accelerator.cpp:1207]   --->   Operation 371 'getelementptr' 'exp_x_55_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 372 [2/2] (1.23ns)   --->   "%exp_x_44_load_1 = load i10 %exp_x_44_addr" [activation_accelerator.cpp:1207]   --->   Operation 372 'load' 'exp_x_44_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 373 [2/2] (1.23ns)   --->   "%exp_x_45_load_1 = load i10 %exp_x_45_addr" [activation_accelerator.cpp:1207]   --->   Operation 373 'load' 'exp_x_45_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 374 [2/2] (1.23ns)   --->   "%exp_x_46_load_1 = load i10 %exp_x_46_addr" [activation_accelerator.cpp:1207]   --->   Operation 374 'load' 'exp_x_46_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 375 [2/2] (1.23ns)   --->   "%exp_x_47_load_1 = load i10 %exp_x_47_addr" [activation_accelerator.cpp:1207]   --->   Operation 375 'load' 'exp_x_47_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 376 [2/2] (1.23ns)   --->   "%exp_x_48_load_1 = load i10 %exp_x_48_addr" [activation_accelerator.cpp:1207]   --->   Operation 376 'load' 'exp_x_48_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 377 [2/2] (1.23ns)   --->   "%exp_x_49_load_1 = load i10 %exp_x_49_addr" [activation_accelerator.cpp:1207]   --->   Operation 377 'load' 'exp_x_49_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 378 [2/2] (1.23ns)   --->   "%exp_x_50_load_1 = load i10 %exp_x_50_addr" [activation_accelerator.cpp:1207]   --->   Operation 378 'load' 'exp_x_50_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 379 [2/2] (1.23ns)   --->   "%exp_x_51_load_1 = load i10 %exp_x_51_addr" [activation_accelerator.cpp:1207]   --->   Operation 379 'load' 'exp_x_51_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 380 [2/2] (1.23ns)   --->   "%exp_x_52_load_1 = load i10 %exp_x_52_addr" [activation_accelerator.cpp:1207]   --->   Operation 380 'load' 'exp_x_52_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 381 [2/2] (1.23ns)   --->   "%exp_x_53_load_1 = load i10 %exp_x_53_addr" [activation_accelerator.cpp:1207]   --->   Operation 381 'load' 'exp_x_53_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 382 [2/2] (1.23ns)   --->   "%exp_x_54_load_1 = load i10 %exp_x_54_addr" [activation_accelerator.cpp:1207]   --->   Operation 382 'load' 'exp_x_54_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 383 [2/2] (1.23ns)   --->   "%exp_x_55_load_1 = load i10 %exp_x_55_addr" [activation_accelerator.cpp:1207]   --->   Operation 383 'load' 'exp_x_55_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 384 [1/1] (0.76ns)   --->   "%add_ln1205_7 = add i8 %trunc_ln1207_cast85, i8 120" [activation_accelerator.cpp:1205]   --->   Operation 384 'add' 'add_ln1205_7' <Predicate = (!icmp_ln1200)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%lshr_ln1207_4 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %add_ln1205_7, i32 6, i32 7" [activation_accelerator.cpp:1207]   --->   Operation 385 'partselect' 'lshr_ln1207_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln1207_11 = zext i2 %lshr_ln1207_4" [activation_accelerator.cpp:1207]   --->   Operation 386 'zext' 'zext_ln1207_11' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%exp_x_addr_1 = getelementptr i32 %exp_x, i64 0, i64 %zext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 387 'getelementptr' 'exp_x_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%exp_x_1_addr_1 = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 388 'getelementptr' 'exp_x_1_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%exp_x_2_addr_1 = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 389 'getelementptr' 'exp_x_2_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%exp_x_3_addr_1 = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 390 'getelementptr' 'exp_x_3_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%exp_x_56_addr = getelementptr i32 %exp_x_56, i64 0, i64 %zext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 391 'getelementptr' 'exp_x_56_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%exp_x_57_addr = getelementptr i32 %exp_x_57, i64 0, i64 %zext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 392 'getelementptr' 'exp_x_57_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%exp_x_58_addr = getelementptr i32 %exp_x_58, i64 0, i64 %zext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 393 'getelementptr' 'exp_x_58_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%exp_x_59_addr = getelementptr i32 %exp_x_59, i64 0, i64 %zext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 394 'getelementptr' 'exp_x_59_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%exp_x_60_addr_1 = getelementptr i32 %exp_x_60, i64 0, i64 %zext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 395 'getelementptr' 'exp_x_60_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%exp_x_61_addr_1 = getelementptr i32 %exp_x_61, i64 0, i64 %zext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 396 'getelementptr' 'exp_x_61_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%exp_x_62_addr_1 = getelementptr i32 %exp_x_62, i64 0, i64 %zext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 397 'getelementptr' 'exp_x_62_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%exp_x_63_addr_1 = getelementptr i32 %exp_x_63, i64 0, i64 %zext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 398 'getelementptr' 'exp_x_63_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 399 [2/2] (1.23ns)   --->   "%exp_x_load_5 = load i10 %exp_x_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 399 'load' 'exp_x_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 400 [2/2] (1.23ns)   --->   "%exp_x_1_load_5 = load i10 %exp_x_1_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 400 'load' 'exp_x_1_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 401 [2/2] (1.23ns)   --->   "%exp_x_2_load_5 = load i10 %exp_x_2_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 401 'load' 'exp_x_2_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 402 [2/2] (1.23ns)   --->   "%exp_x_3_load_5 = load i10 %exp_x_3_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 402 'load' 'exp_x_3_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 403 [2/2] (1.23ns)   --->   "%exp_x_56_load_1 = load i10 %exp_x_56_addr" [activation_accelerator.cpp:1207]   --->   Operation 403 'load' 'exp_x_56_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 404 [2/2] (1.23ns)   --->   "%exp_x_57_load_1 = load i10 %exp_x_57_addr" [activation_accelerator.cpp:1207]   --->   Operation 404 'load' 'exp_x_57_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 405 [2/2] (1.23ns)   --->   "%exp_x_58_load_1 = load i10 %exp_x_58_addr" [activation_accelerator.cpp:1207]   --->   Operation 405 'load' 'exp_x_58_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 406 [2/2] (1.23ns)   --->   "%exp_x_59_load_1 = load i10 %exp_x_59_addr" [activation_accelerator.cpp:1207]   --->   Operation 406 'load' 'exp_x_59_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 407 [2/2] (1.23ns)   --->   "%exp_x_60_load_1 = load i10 %exp_x_60_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 407 'load' 'exp_x_60_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 408 [2/2] (1.23ns)   --->   "%exp_x_61_load_1 = load i10 %exp_x_61_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 408 'load' 'exp_x_61_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 409 [2/2] (1.23ns)   --->   "%exp_x_62_load_1 = load i10 %exp_x_62_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 409 'load' 'exp_x_62_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 410 [2/2] (1.23ns)   --->   "%exp_x_63_load_1 = load i10 %exp_x_63_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 410 'load' 'exp_x_63_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 411 [1/1] (0.76ns)   --->   "%add_ln1205_8 = add i8 %trunc_ln1207_cast85, i8 132" [activation_accelerator.cpp:1205]   --->   Operation 411 'add' 'add_ln1205_8' <Predicate = (!icmp_ln1200)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%lshr_ln1207_5 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %add_ln1205_8, i32 6, i32 7" [activation_accelerator.cpp:1207]   --->   Operation 412 'partselect' 'lshr_ln1207_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1207_13 = zext i2 %lshr_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 413 'zext' 'zext_ln1207_13' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%exp_x_4_addr_1 = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 414 'getelementptr' 'exp_x_4_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%exp_x_5_addr_1 = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 415 'getelementptr' 'exp_x_5_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%exp_x_6_addr_1 = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 416 'getelementptr' 'exp_x_6_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%exp_x_7_addr_1 = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 417 'getelementptr' 'exp_x_7_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%exp_x_8_addr_1 = getelementptr i32 %exp_x_8, i64 0, i64 %zext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 418 'getelementptr' 'exp_x_8_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%exp_x_9_addr_1 = getelementptr i32 %exp_x_9, i64 0, i64 %zext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 419 'getelementptr' 'exp_x_9_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%exp_x_10_addr_1 = getelementptr i32 %exp_x_10, i64 0, i64 %zext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 420 'getelementptr' 'exp_x_10_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%exp_x_11_addr_1 = getelementptr i32 %exp_x_11, i64 0, i64 %zext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 421 'getelementptr' 'exp_x_11_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%exp_x_12_addr_1 = getelementptr i32 %exp_x_12, i64 0, i64 %zext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 422 'getelementptr' 'exp_x_12_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%exp_x_13_addr_1 = getelementptr i32 %exp_x_13, i64 0, i64 %zext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 423 'getelementptr' 'exp_x_13_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%exp_x_14_addr_1 = getelementptr i32 %exp_x_14, i64 0, i64 %zext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 424 'getelementptr' 'exp_x_14_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%exp_x_15_addr_1 = getelementptr i32 %exp_x_15, i64 0, i64 %zext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 425 'getelementptr' 'exp_x_15_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 426 [2/2] (1.23ns)   --->   "%exp_x_4_load_5 = load i10 %exp_x_4_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 426 'load' 'exp_x_4_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 427 [2/2] (1.23ns)   --->   "%exp_x_5_load_5 = load i10 %exp_x_5_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 427 'load' 'exp_x_5_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 428 [2/2] (1.23ns)   --->   "%exp_x_6_load_5 = load i10 %exp_x_6_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 428 'load' 'exp_x_6_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 429 [2/2] (1.23ns)   --->   "%exp_x_7_load_5 = load i10 %exp_x_7_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 429 'load' 'exp_x_7_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 430 [2/2] (1.23ns)   --->   "%exp_x_8_load_5 = load i10 %exp_x_8_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 430 'load' 'exp_x_8_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 431 [2/2] (1.23ns)   --->   "%exp_x_9_load_5 = load i10 %exp_x_9_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 431 'load' 'exp_x_9_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 432 [2/2] (1.23ns)   --->   "%exp_x_10_load_5 = load i10 %exp_x_10_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 432 'load' 'exp_x_10_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 433 [2/2] (1.23ns)   --->   "%exp_x_11_load_5 = load i10 %exp_x_11_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 433 'load' 'exp_x_11_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 434 [2/2] (1.23ns)   --->   "%exp_x_12_load_2 = load i10 %exp_x_12_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 434 'load' 'exp_x_12_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 435 [2/2] (1.23ns)   --->   "%exp_x_13_load_2 = load i10 %exp_x_13_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 435 'load' 'exp_x_13_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 436 [2/2] (1.23ns)   --->   "%exp_x_14_load_2 = load i10 %exp_x_14_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 436 'load' 'exp_x_14_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 437 [2/2] (1.23ns)   --->   "%exp_x_15_load_2 = load i10 %exp_x_15_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 437 'load' 'exp_x_15_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 438 [1/1] (0.72ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_16_load_2_read, i32 %exp_x_17_load_2_read, i32 %exp_x_18_load_2_read, i32 %exp_x_19_load_2_read, i32 %exp_x_20_load_2_read, i32 %exp_x_21_load_2_read, i32 %exp_x_22_load_2_read, i32 %exp_x_23_load_2_read, i32 %exp_x_24_load_2_read, i32 %exp_x_25_load_2_read, i32 %exp_x_26_load_2_read, i32 %exp_x_27_load_2_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 438 'mux' 'tmp_24' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.76ns)   --->   "%add_ln1205_9 = add i8 %trunc_ln1207_cast85, i8 156" [activation_accelerator.cpp:1205]   --->   Operation 439 'add' 'add_ln1205_9' <Predicate = (!icmp_ln1200)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%lshr_ln1207_6 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %add_ln1205_9, i32 6, i32 7" [activation_accelerator.cpp:1207]   --->   Operation 440 'partselect' 'lshr_ln1207_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln1207_16 = zext i2 %lshr_ln1207_6" [activation_accelerator.cpp:1207]   --->   Operation 441 'zext' 'zext_ln1207_16' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%exp_x_28_addr_1 = getelementptr i32 %exp_x_28, i64 0, i64 %zext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 442 'getelementptr' 'exp_x_28_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%exp_x_29_addr_1 = getelementptr i32 %exp_x_29, i64 0, i64 %zext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 443 'getelementptr' 'exp_x_29_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%exp_x_30_addr_1 = getelementptr i32 %exp_x_30, i64 0, i64 %zext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 444 'getelementptr' 'exp_x_30_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%exp_x_31_addr_1 = getelementptr i32 %exp_x_31, i64 0, i64 %zext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 445 'getelementptr' 'exp_x_31_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%exp_x_32_addr = getelementptr i32 %exp_x_32, i64 0, i64 %zext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 446 'getelementptr' 'exp_x_32_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%exp_x_33_addr = getelementptr i32 %exp_x_33, i64 0, i64 %zext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 447 'getelementptr' 'exp_x_33_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%exp_x_34_addr = getelementptr i32 %exp_x_34, i64 0, i64 %zext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 448 'getelementptr' 'exp_x_34_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%exp_x_35_addr = getelementptr i32 %exp_x_35, i64 0, i64 %zext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 449 'getelementptr' 'exp_x_35_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%exp_x_36_addr = getelementptr i32 %exp_x_36, i64 0, i64 %zext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 450 'getelementptr' 'exp_x_36_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%exp_x_37_addr = getelementptr i32 %exp_x_37, i64 0, i64 %zext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 451 'getelementptr' 'exp_x_37_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%exp_x_38_addr = getelementptr i32 %exp_x_38, i64 0, i64 %zext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 452 'getelementptr' 'exp_x_38_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%exp_x_39_addr = getelementptr i32 %exp_x_39, i64 0, i64 %zext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 453 'getelementptr' 'exp_x_39_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 454 [2/2] (1.23ns)   --->   "%exp_x_28_load_2 = load i10 %exp_x_28_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 454 'load' 'exp_x_28_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 455 [2/2] (1.23ns)   --->   "%exp_x_29_load_2 = load i10 %exp_x_29_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 455 'load' 'exp_x_29_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 456 [2/2] (1.23ns)   --->   "%exp_x_30_load_2 = load i10 %exp_x_30_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 456 'load' 'exp_x_30_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 457 [2/2] (1.23ns)   --->   "%exp_x_31_load_2 = load i10 %exp_x_31_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 457 'load' 'exp_x_31_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 458 [2/2] (1.23ns)   --->   "%exp_x_32_load_2 = load i10 %exp_x_32_addr" [activation_accelerator.cpp:1207]   --->   Operation 458 'load' 'exp_x_32_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 459 [2/2] (1.23ns)   --->   "%exp_x_33_load_2 = load i10 %exp_x_33_addr" [activation_accelerator.cpp:1207]   --->   Operation 459 'load' 'exp_x_33_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 460 [2/2] (1.23ns)   --->   "%exp_x_34_load_2 = load i10 %exp_x_34_addr" [activation_accelerator.cpp:1207]   --->   Operation 460 'load' 'exp_x_34_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 461 [2/2] (1.23ns)   --->   "%exp_x_35_load_2 = load i10 %exp_x_35_addr" [activation_accelerator.cpp:1207]   --->   Operation 461 'load' 'exp_x_35_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 462 [2/2] (1.23ns)   --->   "%exp_x_36_load_2 = load i10 %exp_x_36_addr" [activation_accelerator.cpp:1207]   --->   Operation 462 'load' 'exp_x_36_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 463 [2/2] (1.23ns)   --->   "%exp_x_37_load_2 = load i10 %exp_x_37_addr" [activation_accelerator.cpp:1207]   --->   Operation 463 'load' 'exp_x_37_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 464 [2/2] (1.23ns)   --->   "%exp_x_38_load_2 = load i10 %exp_x_38_addr" [activation_accelerator.cpp:1207]   --->   Operation 464 'load' 'exp_x_38_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 465 [2/2] (1.23ns)   --->   "%exp_x_39_load_2 = load i10 %exp_x_39_addr" [activation_accelerator.cpp:1207]   --->   Operation 465 'load' 'exp_x_39_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 466 [1/1] (0.76ns)   --->   "%add_ln1205_10 = add i8 %trunc_ln1207_cast85, i8 168" [activation_accelerator.cpp:1205]   --->   Operation 466 'add' 'add_ln1205_10' <Predicate = (!icmp_ln1200)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%lshr_ln1207_7 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %add_ln1205_10, i32 6, i32 7" [activation_accelerator.cpp:1207]   --->   Operation 467 'partselect' 'lshr_ln1207_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln1207_18 = zext i2 %lshr_ln1207_7" [activation_accelerator.cpp:1207]   --->   Operation 468 'zext' 'zext_ln1207_18' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%exp_x_40_addr = getelementptr i32 %exp_x_40, i64 0, i64 %zext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 469 'getelementptr' 'exp_x_40_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%exp_x_41_addr = getelementptr i32 %exp_x_41, i64 0, i64 %zext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 470 'getelementptr' 'exp_x_41_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%exp_x_42_addr = getelementptr i32 %exp_x_42, i64 0, i64 %zext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 471 'getelementptr' 'exp_x_42_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%exp_x_43_addr = getelementptr i32 %exp_x_43, i64 0, i64 %zext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 472 'getelementptr' 'exp_x_43_addr' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%exp_x_44_addr_1 = getelementptr i32 %exp_x_44, i64 0, i64 %zext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 473 'getelementptr' 'exp_x_44_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%exp_x_45_addr_1 = getelementptr i32 %exp_x_45, i64 0, i64 %zext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 474 'getelementptr' 'exp_x_45_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%exp_x_46_addr_1 = getelementptr i32 %exp_x_46, i64 0, i64 %zext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 475 'getelementptr' 'exp_x_46_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%exp_x_47_addr_1 = getelementptr i32 %exp_x_47, i64 0, i64 %zext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 476 'getelementptr' 'exp_x_47_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%exp_x_48_addr_1 = getelementptr i32 %exp_x_48, i64 0, i64 %zext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 477 'getelementptr' 'exp_x_48_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%exp_x_49_addr_1 = getelementptr i32 %exp_x_49, i64 0, i64 %zext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 478 'getelementptr' 'exp_x_49_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%exp_x_50_addr_1 = getelementptr i32 %exp_x_50, i64 0, i64 %zext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 479 'getelementptr' 'exp_x_50_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%exp_x_51_addr_1 = getelementptr i32 %exp_x_51, i64 0, i64 %zext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 480 'getelementptr' 'exp_x_51_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 481 [2/2] (1.23ns)   --->   "%exp_x_40_load_2 = load i10 %exp_x_40_addr" [activation_accelerator.cpp:1207]   --->   Operation 481 'load' 'exp_x_40_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 482 [2/2] (1.23ns)   --->   "%exp_x_41_load_2 = load i10 %exp_x_41_addr" [activation_accelerator.cpp:1207]   --->   Operation 482 'load' 'exp_x_41_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 483 [2/2] (1.23ns)   --->   "%exp_x_42_load_2 = load i10 %exp_x_42_addr" [activation_accelerator.cpp:1207]   --->   Operation 483 'load' 'exp_x_42_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 484 [2/2] (1.23ns)   --->   "%exp_x_43_load_2 = load i10 %exp_x_43_addr" [activation_accelerator.cpp:1207]   --->   Operation 484 'load' 'exp_x_43_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 485 [2/2] (1.23ns)   --->   "%exp_x_44_load_2 = load i10 %exp_x_44_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 485 'load' 'exp_x_44_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 486 [2/2] (1.23ns)   --->   "%exp_x_45_load_2 = load i10 %exp_x_45_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 486 'load' 'exp_x_45_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 487 [2/2] (1.23ns)   --->   "%exp_x_46_load_2 = load i10 %exp_x_46_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 487 'load' 'exp_x_46_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 488 [2/2] (1.23ns)   --->   "%exp_x_47_load_2 = load i10 %exp_x_47_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 488 'load' 'exp_x_47_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 489 [2/2] (1.23ns)   --->   "%exp_x_48_load_2 = load i10 %exp_x_48_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 489 'load' 'exp_x_48_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 490 [2/2] (1.23ns)   --->   "%exp_x_49_load_2 = load i10 %exp_x_49_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 490 'load' 'exp_x_49_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 491 [2/2] (1.23ns)   --->   "%exp_x_50_load_2 = load i10 %exp_x_50_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 491 'load' 'exp_x_50_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 492 [2/2] (1.23ns)   --->   "%exp_x_51_load_2 = load i10 %exp_x_51_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 492 'load' 'exp_x_51_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 493 [1/1] (0.76ns)   --->   "%add_ln1205_11 = add i8 %trunc_ln1207_cast85, i8 180" [activation_accelerator.cpp:1205]   --->   Operation 493 'add' 'add_ln1205_11' <Predicate = (!icmp_ln1200)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%lshr_ln1207_8 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %add_ln1205_11, i32 6, i32 7" [activation_accelerator.cpp:1207]   --->   Operation 494 'partselect' 'lshr_ln1207_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln1207_20 = zext i2 %lshr_ln1207_8" [activation_accelerator.cpp:1207]   --->   Operation 495 'zext' 'zext_ln1207_20' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%exp_x_52_addr_1 = getelementptr i32 %exp_x_52, i64 0, i64 %zext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 496 'getelementptr' 'exp_x_52_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%exp_x_53_addr_1 = getelementptr i32 %exp_x_53, i64 0, i64 %zext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 497 'getelementptr' 'exp_x_53_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%exp_x_54_addr_1 = getelementptr i32 %exp_x_54, i64 0, i64 %zext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 498 'getelementptr' 'exp_x_54_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%exp_x_55_addr_1 = getelementptr i32 %exp_x_55, i64 0, i64 %zext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 499 'getelementptr' 'exp_x_55_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%exp_x_56_addr_1 = getelementptr i32 %exp_x_56, i64 0, i64 %zext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 500 'getelementptr' 'exp_x_56_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%exp_x_57_addr_1 = getelementptr i32 %exp_x_57, i64 0, i64 %zext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 501 'getelementptr' 'exp_x_57_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%exp_x_58_addr_1 = getelementptr i32 %exp_x_58, i64 0, i64 %zext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 502 'getelementptr' 'exp_x_58_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%exp_x_59_addr_1 = getelementptr i32 %exp_x_59, i64 0, i64 %zext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 503 'getelementptr' 'exp_x_59_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 504 [2/2] (1.23ns)   --->   "%exp_x_52_load_2 = load i10 %exp_x_52_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 504 'load' 'exp_x_52_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 505 [2/2] (1.23ns)   --->   "%exp_x_53_load_2 = load i10 %exp_x_53_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 505 'load' 'exp_x_53_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 506 [2/2] (1.23ns)   --->   "%exp_x_54_load_2 = load i10 %exp_x_54_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 506 'load' 'exp_x_54_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 507 [2/2] (1.23ns)   --->   "%exp_x_55_load_2 = load i10 %exp_x_55_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 507 'load' 'exp_x_55_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 508 [2/2] (1.23ns)   --->   "%exp_x_56_load_2 = load i10 %exp_x_56_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 508 'load' 'exp_x_56_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 509 [2/2] (1.23ns)   --->   "%exp_x_57_load_2 = load i10 %exp_x_57_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 509 'load' 'exp_x_57_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 510 [2/2] (1.23ns)   --->   "%exp_x_58_load_2 = load i10 %exp_x_58_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 510 'load' 'exp_x_58_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 511 [2/2] (1.23ns)   --->   "%exp_x_59_load_2 = load i10 %exp_x_59_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 511 'load' 'exp_x_59_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 512 [1/1] (0.72ns)   --->   "%tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_load_1_read, i32 %exp_x_1_load_1_read, i32 %exp_x_2_load_1_read, i32 %exp_x_3_load_1_read, i32 %exp_x_4_load_1_read, i32 %exp_x_5_load_1_read, i32 %exp_x_6_load_1_read, i32 %exp_x_7_load_1_read, i32 %exp_x_8_load_1_read, i32 %exp_x_9_load_1_read, i32 %exp_x_10_load_1_read, i32 %exp_x_11_load_1_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 512 'mux' 'tmp_32' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%exp_x_16_addr_1 = getelementptr i32 %exp_x_16, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 513 'getelementptr' 'exp_x_16_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%exp_x_17_addr_1 = getelementptr i32 %exp_x_17, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 514 'getelementptr' 'exp_x_17_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%exp_x_18_addr_1 = getelementptr i32 %exp_x_18, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 515 'getelementptr' 'exp_x_18_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%exp_x_19_addr_1 = getelementptr i32 %exp_x_19, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 516 'getelementptr' 'exp_x_19_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%exp_x_20_addr_1 = getelementptr i32 %exp_x_20, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 517 'getelementptr' 'exp_x_20_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%exp_x_21_addr_1 = getelementptr i32 %exp_x_21, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 518 'getelementptr' 'exp_x_21_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%exp_x_22_addr_1 = getelementptr i32 %exp_x_22, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 519 'getelementptr' 'exp_x_22_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%exp_x_23_addr_1 = getelementptr i32 %exp_x_23, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 520 'getelementptr' 'exp_x_23_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 521 [2/2] (1.23ns)   --->   "%exp_x_16_load_3 = load i10 %exp_x_16_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 521 'load' 'exp_x_16_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 522 [2/2] (1.23ns)   --->   "%exp_x_17_load_3 = load i10 %exp_x_17_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 522 'load' 'exp_x_17_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 523 [2/2] (1.23ns)   --->   "%exp_x_18_load_3 = load i10 %exp_x_18_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 523 'load' 'exp_x_18_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 524 [2/2] (1.23ns)   --->   "%exp_x_19_load_3 = load i10 %exp_x_19_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 524 'load' 'exp_x_19_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 525 [2/2] (1.23ns)   --->   "%exp_x_20_load_3 = load i10 %exp_x_20_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 525 'load' 'exp_x_20_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 526 [2/2] (1.23ns)   --->   "%exp_x_21_load_3 = load i10 %exp_x_21_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 526 'load' 'exp_x_21_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 527 [2/2] (1.23ns)   --->   "%exp_x_22_load_3 = load i10 %exp_x_22_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 527 'load' 'exp_x_22_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 528 [2/2] (1.23ns)   --->   "%exp_x_23_load_3 = load i10 %exp_x_23_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 528 'load' 'exp_x_23_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%exp_x_24_addr_1 = getelementptr i32 %exp_x_24, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 529 'getelementptr' 'exp_x_24_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%exp_x_25_addr_1 = getelementptr i32 %exp_x_25, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 530 'getelementptr' 'exp_x_25_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%exp_x_26_addr_1 = getelementptr i32 %exp_x_26, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 531 'getelementptr' 'exp_x_26_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%exp_x_27_addr_1 = getelementptr i32 %exp_x_27, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 532 'getelementptr' 'exp_x_27_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%exp_x_32_addr_1 = getelementptr i32 %exp_x_32, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 533 'getelementptr' 'exp_x_32_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%exp_x_33_addr_1 = getelementptr i32 %exp_x_33, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 534 'getelementptr' 'exp_x_33_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%exp_x_34_addr_1 = getelementptr i32 %exp_x_34, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 535 'getelementptr' 'exp_x_34_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%exp_x_35_addr_1 = getelementptr i32 %exp_x_35, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 536 'getelementptr' 'exp_x_35_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 537 [2/2] (1.23ns)   --->   "%exp_x_24_load_3 = load i10 %exp_x_24_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 537 'load' 'exp_x_24_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 538 [2/2] (1.23ns)   --->   "%exp_x_25_load_3 = load i10 %exp_x_25_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 538 'load' 'exp_x_25_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 539 [2/2] (1.23ns)   --->   "%exp_x_26_load_3 = load i10 %exp_x_26_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 539 'load' 'exp_x_26_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 540 [2/2] (1.23ns)   --->   "%exp_x_27_load_3 = load i10 %exp_x_27_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 540 'load' 'exp_x_27_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 541 [2/2] (1.23ns)   --->   "%exp_x_32_load_3 = load i10 %exp_x_32_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 541 'load' 'exp_x_32_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 542 [2/2] (1.23ns)   --->   "%exp_x_33_load_3 = load i10 %exp_x_33_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 542 'load' 'exp_x_33_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 543 [2/2] (1.23ns)   --->   "%exp_x_34_load_3 = load i10 %exp_x_34_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 543 'load' 'exp_x_34_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 544 [2/2] (1.23ns)   --->   "%exp_x_35_load_3 = load i10 %exp_x_35_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 544 'load' 'exp_x_35_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%exp_x_36_addr_1 = getelementptr i32 %exp_x_36, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 545 'getelementptr' 'exp_x_36_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%exp_x_37_addr_1 = getelementptr i32 %exp_x_37, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 546 'getelementptr' 'exp_x_37_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%exp_x_38_addr_1 = getelementptr i32 %exp_x_38, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 547 'getelementptr' 'exp_x_38_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%exp_x_39_addr_1 = getelementptr i32 %exp_x_39, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 548 'getelementptr' 'exp_x_39_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%exp_x_40_addr_1 = getelementptr i32 %exp_x_40, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 549 'getelementptr' 'exp_x_40_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%exp_x_41_addr_1 = getelementptr i32 %exp_x_41, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 550 'getelementptr' 'exp_x_41_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%exp_x_42_addr_1 = getelementptr i32 %exp_x_42, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 551 'getelementptr' 'exp_x_42_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%exp_x_43_addr_1 = getelementptr i32 %exp_x_43, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 552 'getelementptr' 'exp_x_43_addr_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_1 : Operation 553 [2/2] (1.23ns)   --->   "%exp_x_36_load_3 = load i10 %exp_x_36_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 553 'load' 'exp_x_36_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 554 [2/2] (1.23ns)   --->   "%exp_x_37_load_3 = load i10 %exp_x_37_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 554 'load' 'exp_x_37_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 555 [2/2] (1.23ns)   --->   "%exp_x_38_load_3 = load i10 %exp_x_38_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 555 'load' 'exp_x_38_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 556 [2/2] (1.23ns)   --->   "%exp_x_39_load_3 = load i10 %exp_x_39_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 556 'load' 'exp_x_39_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 557 [2/2] (1.23ns)   --->   "%exp_x_40_load_3 = load i10 %exp_x_40_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 557 'load' 'exp_x_40_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 558 [2/2] (1.23ns)   --->   "%exp_x_41_load_3 = load i10 %exp_x_41_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 558 'load' 'exp_x_41_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 559 [2/2] (1.23ns)   --->   "%exp_x_42_load_3 = load i10 %exp_x_42_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 559 'load' 'exp_x_42_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 560 [2/2] (1.23ns)   --->   "%exp_x_43_load_3 = load i10 %exp_x_43_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 560 'load' 'exp_x_43_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 561 [1/1] (0.72ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_48_load_3_read, i32 %exp_x_49_load_3_read, i32 %exp_x_50_load_3_read, i32 %exp_x_51_load_3_read, i32 %exp_x_52_load_3_read, i32 %exp_x_53_load_3_read, i32 %exp_x_54_load_3_read, i32 %exp_x_55_load_3_read, i32 %exp_x_56_load_3_read, i32 %exp_x_57_load_3_read, i32 %exp_x_58_load_3_read, i32 %exp_x_59_load_3_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 561 'mux' 'tmp_40' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.72ns)   --->   "%tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_32_load_4_read, i32 %exp_x_33_load_4_read, i32 %exp_x_34_load_4_read, i32 %exp_x_35_load_4_read, i32 %exp_x_36_load_4_read, i32 %exp_x_37_load_4_read, i32 %exp_x_38_load_4_read, i32 %exp_x_39_load_4_read, i32 %exp_x_40_load_4_read, i32 %exp_x_41_load_4_read, i32 %exp_x_42_load_4_read, i32 %exp_x_43_load_4_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 562 'mux' 'tmp_48' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.72ns)   --->   "%tmp_56 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_16_load_5_read, i32 %exp_x_17_load_5_read, i32 %exp_x_18_load_5_read, i32 %exp_x_19_load_5_read, i32 %exp_x_20_load_5_read, i32 %exp_x_21_load_5_read, i32 %exp_x_22_load_5_read, i32 %exp_x_23_load_5_read, i32 %exp_x_24_load_5_read, i32 %exp_x_25_load_5_read, i32 %exp_x_26_load_5_read, i32 %exp_x_27_load_5_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 563 'mux' 'tmp_56' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (0.72ns)   --->   "%tmp_64 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_load_2_read, i32 %exp_x_1_load_2_read, i32 %exp_x_2_load_2_read, i32 %exp_x_3_load_2_read, i32 %exp_x_4_load_2_read, i32 %exp_x_5_load_2_read, i32 %exp_x_6_load_2_read, i32 %exp_x_7_load_2_read, i32 %exp_x_8_load_2_read, i32 %exp_x_9_load_2_read, i32 %exp_x_10_load_2_read, i32 %exp_x_11_load_2_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 564 'mux' 'tmp_64' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (0.72ns)   --->   "%tmp_72 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_48_load_6_read, i32 %exp_x_49_load_6_read, i32 %exp_x_50_load_6_read, i32 %exp_x_51_load_6_read, i32 %exp_x_52_load_6_read, i32 %exp_x_53_load_6_read, i32 %exp_x_54_load_6_read, i32 %exp_x_55_load_6_read, i32 %exp_x_56_load_6_read, i32 %exp_x_57_load_6_read, i32 %exp_x_58_load_6_read, i32 %exp_x_59_load_6_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 565 'mux' 'tmp_72' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.72ns)   --->   "%tmp_80 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_32_load_7_read, i32 %exp_x_33_load_7_read, i32 %exp_x_34_load_7_read, i32 %exp_x_35_load_7_read, i32 %exp_x_36_load_7_read, i32 %exp_x_37_load_7_read, i32 %exp_x_38_load_7_read, i32 %exp_x_39_load_7_read, i32 %exp_x_40_load_7_read, i32 %exp_x_41_load_7_read, i32 %exp_x_42_load_7_read, i32 %exp_x_43_load_7_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 566 'mux' 'tmp_80' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.72ns)   --->   "%tmp_88 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_16_load_8_read, i32 %exp_x_17_load_8_read, i32 %exp_x_18_load_8_read, i32 %exp_x_19_load_8_read, i32 %exp_x_20_load_8_read, i32 %exp_x_21_load_8_read, i32 %exp_x_22_load_8_read, i32 %exp_x_23_load_8_read, i32 %exp_x_24_load_8_read, i32 %exp_x_25_load_8_read, i32 %exp_x_26_load_8_read, i32 %exp_x_27_load_8_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 567 'mux' 'tmp_88' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.72ns)   --->   "%tmp_96 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_load_3_read, i32 %exp_x_1_load_3_read, i32 %exp_x_2_load_3_read, i32 %exp_x_3_load_3_read, i32 %exp_x_4_load_3_read, i32 %exp_x_5_load_3_read, i32 %exp_x_6_load_3_read, i32 %exp_x_7_load_3_read, i32 %exp_x_8_load_3_read, i32 %exp_x_9_load_3_read, i32 %exp_x_10_load_3_read, i32 %exp_x_11_load_3_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 568 'mux' 'tmp_96' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.72ns)   --->   "%tmp_104 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_48_load_9_read, i32 %exp_x_49_load_9_read, i32 %exp_x_50_load_9_read, i32 %exp_x_51_load_9_read, i32 %exp_x_52_load_9_read, i32 %exp_x_53_load_9_read, i32 %exp_x_54_load_9_read, i32 %exp_x_55_load_9_read, i32 %exp_x_56_load_9_read, i32 %exp_x_57_load_9_read, i32 %exp_x_58_load_9_read, i32 %exp_x_59_load_9_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 569 'mux' 'tmp_104' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.72ns)   --->   "%tmp_112 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_32_load_10_read, i32 %exp_x_33_load_10_read, i32 %exp_x_34_load_10_read, i32 %exp_x_35_load_10_read, i32 %exp_x_36_load_10_read, i32 %exp_x_37_load_10_read, i32 %exp_x_38_load_10_read, i32 %exp_x_39_load_10_read, i32 %exp_x_40_load_10_read, i32 %exp_x_41_load_10_read, i32 %exp_x_42_load_10_read, i32 %exp_x_43_load_10_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 570 'mux' 'tmp_112' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.72ns)   --->   "%tmp_120 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_16_load_11_read, i32 %exp_x_17_load_11_read, i32 %exp_x_18_load_11_read, i32 %exp_x_19_load_11_read, i32 %exp_x_20_load_11_read, i32 %exp_x_21_load_11_read, i32 %exp_x_22_load_11_read, i32 %exp_x_23_load_11_read, i32 %exp_x_24_load_11_read, i32 %exp_x_25_load_11_read, i32 %exp_x_26_load_11_read, i32 %exp_x_27_load_11_read, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 571 'mux' 'tmp_120' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.42ns)   --->   "%store_ln1200 = store i4 %add_ln1200, i4 %idx" [activation_accelerator.cpp:1200]   --->   Operation 572 'store' 'store_ln1200' <Predicate = (!icmp_ln1200)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln1207_cast14 = zext i4 %i" [activation_accelerator.cpp:1200]   --->   Operation 573 'zext' 'trunc_ln1207_cast14' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 574 [3/3] (7.01ns)   --->   "%y_3 = fmul i32 %tmp_6, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 574 'fmul' 'y_3' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [3/3] (7.01ns)   --->   "%y_4 = fmul i32 %tmp_8, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 575 'fmul' 'y_4' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/2] (1.23ns)   --->   "%exp_x_load_4 = load i10 %exp_x_addr" [activation_accelerator.cpp:1207]   --->   Operation 576 'load' 'exp_x_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 577 [1/2] (1.23ns)   --->   "%exp_x_1_load_4 = load i10 %exp_x_1_addr" [activation_accelerator.cpp:1207]   --->   Operation 577 'load' 'exp_x_1_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 578 [1/2] (1.23ns)   --->   "%exp_x_2_load_4 = load i10 %exp_x_2_addr" [activation_accelerator.cpp:1207]   --->   Operation 578 'load' 'exp_x_2_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 579 [1/2] (1.23ns)   --->   "%exp_x_3_load_4 = load i10 %exp_x_3_addr" [activation_accelerator.cpp:1207]   --->   Operation 579 'load' 'exp_x_3_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 580 [1/2] (1.23ns)   --->   "%exp_x_4_load_4 = load i10 %exp_x_4_addr" [activation_accelerator.cpp:1207]   --->   Operation 580 'load' 'exp_x_4_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 581 [1/2] (1.23ns)   --->   "%exp_x_5_load_4 = load i10 %exp_x_5_addr" [activation_accelerator.cpp:1207]   --->   Operation 581 'load' 'exp_x_5_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 582 [1/2] (1.23ns)   --->   "%exp_x_6_load_4 = load i10 %exp_x_6_addr" [activation_accelerator.cpp:1207]   --->   Operation 582 'load' 'exp_x_6_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 583 [1/2] (1.23ns)   --->   "%exp_x_7_load_4 = load i10 %exp_x_7_addr" [activation_accelerator.cpp:1207]   --->   Operation 583 'load' 'exp_x_7_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 584 [1/2] (1.23ns)   --->   "%exp_x_60_load = load i10 %exp_x_60_addr" [activation_accelerator.cpp:1207]   --->   Operation 584 'load' 'exp_x_60_load' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 585 [1/2] (1.23ns)   --->   "%exp_x_61_load = load i10 %exp_x_61_addr" [activation_accelerator.cpp:1207]   --->   Operation 585 'load' 'exp_x_61_load' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 586 [1/2] (1.23ns)   --->   "%exp_x_62_load = load i10 %exp_x_62_addr" [activation_accelerator.cpp:1207]   --->   Operation 586 'load' 'exp_x_62_load' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 587 [1/2] (1.23ns)   --->   "%exp_x_63_load = load i10 %exp_x_63_addr" [activation_accelerator.cpp:1207]   --->   Operation 587 'load' 'exp_x_63_load' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 588 [1/1] (0.72ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_60_load, i32 %exp_x_61_load, i32 %exp_x_62_load, i32 %exp_x_63_load, i32 %exp_x_load_4, i32 %exp_x_1_load_4, i32 %exp_x_2_load_4, i32 %exp_x_3_load_4, i32 %exp_x_4_load_4, i32 %exp_x_5_load_4, i32 %exp_x_6_load_4, i32 %exp_x_7_load_4, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 588 'mux' 'tmp_10' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/2] (1.23ns)   --->   "%exp_x_8_load_4 = load i10 %exp_x_8_addr" [activation_accelerator.cpp:1207]   --->   Operation 589 'load' 'exp_x_8_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 590 [1/2] (1.23ns)   --->   "%exp_x_9_load_4 = load i10 %exp_x_9_addr" [activation_accelerator.cpp:1207]   --->   Operation 590 'load' 'exp_x_9_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 591 [1/2] (1.23ns)   --->   "%exp_x_10_load_4 = load i10 %exp_x_10_addr" [activation_accelerator.cpp:1207]   --->   Operation 591 'load' 'exp_x_10_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 592 [1/2] (1.23ns)   --->   "%exp_x_11_load_4 = load i10 %exp_x_11_addr" [activation_accelerator.cpp:1207]   --->   Operation 592 'load' 'exp_x_11_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 593 [1/2] (1.23ns)   --->   "%exp_x_12_load_1 = load i10 %exp_x_12_addr" [activation_accelerator.cpp:1207]   --->   Operation 593 'load' 'exp_x_12_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 594 [1/2] (1.23ns)   --->   "%exp_x_13_load_1 = load i10 %exp_x_13_addr" [activation_accelerator.cpp:1207]   --->   Operation 594 'load' 'exp_x_13_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 595 [1/2] (1.23ns)   --->   "%exp_x_14_load_1 = load i10 %exp_x_14_addr" [activation_accelerator.cpp:1207]   --->   Operation 595 'load' 'exp_x_14_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 596 [1/2] (1.23ns)   --->   "%exp_x_15_load_1 = load i10 %exp_x_15_addr" [activation_accelerator.cpp:1207]   --->   Operation 596 'load' 'exp_x_15_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 597 [1/2] (1.23ns)   --->   "%exp_x_16_load_1 = load i10 %exp_x_16_addr" [activation_accelerator.cpp:1207]   --->   Operation 597 'load' 'exp_x_16_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 598 [1/2] (1.23ns)   --->   "%exp_x_17_load_1 = load i10 %exp_x_17_addr" [activation_accelerator.cpp:1207]   --->   Operation 598 'load' 'exp_x_17_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 599 [1/2] (1.23ns)   --->   "%exp_x_18_load_1 = load i10 %exp_x_18_addr" [activation_accelerator.cpp:1207]   --->   Operation 599 'load' 'exp_x_18_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 600 [1/2] (1.23ns)   --->   "%exp_x_19_load_1 = load i10 %exp_x_19_addr" [activation_accelerator.cpp:1207]   --->   Operation 600 'load' 'exp_x_19_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 601 [1/1] (0.72ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_8_load_4, i32 %exp_x_9_load_4, i32 %exp_x_10_load_4, i32 %exp_x_11_load_4, i32 %exp_x_12_load_1, i32 %exp_x_13_load_1, i32 %exp_x_14_load_1, i32 %exp_x_15_load_1, i32 %exp_x_16_load_1, i32 %exp_x_17_load_1, i32 %exp_x_18_load_1, i32 %exp_x_19_load_1, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 601 'mux' 'tmp_12' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/2] (1.23ns)   --->   "%exp_x_20_load_1 = load i10 %exp_x_20_addr" [activation_accelerator.cpp:1207]   --->   Operation 602 'load' 'exp_x_20_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 603 [1/2] (1.23ns)   --->   "%exp_x_21_load_1 = load i10 %exp_x_21_addr" [activation_accelerator.cpp:1207]   --->   Operation 603 'load' 'exp_x_21_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 604 [1/2] (1.23ns)   --->   "%exp_x_22_load_1 = load i10 %exp_x_22_addr" [activation_accelerator.cpp:1207]   --->   Operation 604 'load' 'exp_x_22_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 605 [1/2] (1.23ns)   --->   "%exp_x_23_load_1 = load i10 %exp_x_23_addr" [activation_accelerator.cpp:1207]   --->   Operation 605 'load' 'exp_x_23_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 606 [1/2] (1.23ns)   --->   "%exp_x_24_load_1 = load i10 %exp_x_24_addr" [activation_accelerator.cpp:1207]   --->   Operation 606 'load' 'exp_x_24_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 607 [1/2] (1.23ns)   --->   "%exp_x_25_load_1 = load i10 %exp_x_25_addr" [activation_accelerator.cpp:1207]   --->   Operation 607 'load' 'exp_x_25_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 608 [1/2] (1.23ns)   --->   "%exp_x_26_load_1 = load i10 %exp_x_26_addr" [activation_accelerator.cpp:1207]   --->   Operation 608 'load' 'exp_x_26_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 609 [1/2] (1.23ns)   --->   "%exp_x_27_load_1 = load i10 %exp_x_27_addr" [activation_accelerator.cpp:1207]   --->   Operation 609 'load' 'exp_x_27_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 610 [1/2] (1.23ns)   --->   "%exp_x_28_load_1 = load i10 %exp_x_28_addr" [activation_accelerator.cpp:1207]   --->   Operation 610 'load' 'exp_x_28_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 611 [1/2] (1.23ns)   --->   "%exp_x_29_load_1 = load i10 %exp_x_29_addr" [activation_accelerator.cpp:1207]   --->   Operation 611 'load' 'exp_x_29_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 612 [1/2] (1.23ns)   --->   "%exp_x_30_load_1 = load i10 %exp_x_30_addr" [activation_accelerator.cpp:1207]   --->   Operation 612 'load' 'exp_x_30_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 613 [1/2] (1.23ns)   --->   "%exp_x_31_load_1 = load i10 %exp_x_31_addr" [activation_accelerator.cpp:1207]   --->   Operation 613 'load' 'exp_x_31_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 614 [1/1] (0.72ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_20_load_1, i32 %exp_x_21_load_1, i32 %exp_x_22_load_1, i32 %exp_x_23_load_1, i32 %exp_x_24_load_1, i32 %exp_x_25_load_1, i32 %exp_x_26_load_1, i32 %exp_x_27_load_1, i32 %exp_x_28_load_1, i32 %exp_x_29_load_1, i32 %exp_x_30_load_1, i32 %exp_x_31_load_1, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 614 'mux' 'tmp_14' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/2] (1.23ns)   --->   "%exp_x_44_load_1 = load i10 %exp_x_44_addr" [activation_accelerator.cpp:1207]   --->   Operation 615 'load' 'exp_x_44_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 616 [1/2] (1.23ns)   --->   "%exp_x_45_load_1 = load i10 %exp_x_45_addr" [activation_accelerator.cpp:1207]   --->   Operation 616 'load' 'exp_x_45_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 617 [1/2] (1.23ns)   --->   "%exp_x_46_load_1 = load i10 %exp_x_46_addr" [activation_accelerator.cpp:1207]   --->   Operation 617 'load' 'exp_x_46_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 618 [1/2] (1.23ns)   --->   "%exp_x_47_load_1 = load i10 %exp_x_47_addr" [activation_accelerator.cpp:1207]   --->   Operation 618 'load' 'exp_x_47_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 619 [1/2] (1.23ns)   --->   "%exp_x_48_load_1 = load i10 %exp_x_48_addr" [activation_accelerator.cpp:1207]   --->   Operation 619 'load' 'exp_x_48_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 620 [1/2] (1.23ns)   --->   "%exp_x_49_load_1 = load i10 %exp_x_49_addr" [activation_accelerator.cpp:1207]   --->   Operation 620 'load' 'exp_x_49_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 621 [1/2] (1.23ns)   --->   "%exp_x_50_load_1 = load i10 %exp_x_50_addr" [activation_accelerator.cpp:1207]   --->   Operation 621 'load' 'exp_x_50_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 622 [1/2] (1.23ns)   --->   "%exp_x_51_load_1 = load i10 %exp_x_51_addr" [activation_accelerator.cpp:1207]   --->   Operation 622 'load' 'exp_x_51_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 623 [1/2] (1.23ns)   --->   "%exp_x_52_load_1 = load i10 %exp_x_52_addr" [activation_accelerator.cpp:1207]   --->   Operation 623 'load' 'exp_x_52_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 624 [1/2] (1.23ns)   --->   "%exp_x_53_load_1 = load i10 %exp_x_53_addr" [activation_accelerator.cpp:1207]   --->   Operation 624 'load' 'exp_x_53_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 625 [1/2] (1.23ns)   --->   "%exp_x_54_load_1 = load i10 %exp_x_54_addr" [activation_accelerator.cpp:1207]   --->   Operation 625 'load' 'exp_x_54_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 626 [1/2] (1.23ns)   --->   "%exp_x_55_load_1 = load i10 %exp_x_55_addr" [activation_accelerator.cpp:1207]   --->   Operation 626 'load' 'exp_x_55_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 627 [1/1] (0.72ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_44_load_1, i32 %exp_x_45_load_1, i32 %exp_x_46_load_1, i32 %exp_x_47_load_1, i32 %exp_x_48_load_1, i32 %exp_x_49_load_1, i32 %exp_x_50_load_1, i32 %exp_x_51_load_1, i32 %exp_x_52_load_1, i32 %exp_x_53_load_1, i32 %exp_x_54_load_1, i32 %exp_x_55_load_1, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 627 'mux' 'tmp_18' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/2] (1.23ns)   --->   "%exp_x_load_5 = load i10 %exp_x_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 628 'load' 'exp_x_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 629 [1/2] (1.23ns)   --->   "%exp_x_1_load_5 = load i10 %exp_x_1_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 629 'load' 'exp_x_1_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 630 [1/2] (1.23ns)   --->   "%exp_x_2_load_5 = load i10 %exp_x_2_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 630 'load' 'exp_x_2_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 631 [1/2] (1.23ns)   --->   "%exp_x_3_load_5 = load i10 %exp_x_3_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 631 'load' 'exp_x_3_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 632 [1/2] (1.23ns)   --->   "%exp_x_56_load_1 = load i10 %exp_x_56_addr" [activation_accelerator.cpp:1207]   --->   Operation 632 'load' 'exp_x_56_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 633 [1/2] (1.23ns)   --->   "%exp_x_57_load_1 = load i10 %exp_x_57_addr" [activation_accelerator.cpp:1207]   --->   Operation 633 'load' 'exp_x_57_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 634 [1/2] (1.23ns)   --->   "%exp_x_58_load_1 = load i10 %exp_x_58_addr" [activation_accelerator.cpp:1207]   --->   Operation 634 'load' 'exp_x_58_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 635 [1/2] (1.23ns)   --->   "%exp_x_59_load_1 = load i10 %exp_x_59_addr" [activation_accelerator.cpp:1207]   --->   Operation 635 'load' 'exp_x_59_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 636 [1/2] (1.23ns)   --->   "%exp_x_60_load_1 = load i10 %exp_x_60_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 636 'load' 'exp_x_60_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 637 [1/2] (1.23ns)   --->   "%exp_x_61_load_1 = load i10 %exp_x_61_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 637 'load' 'exp_x_61_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 638 [1/2] (1.23ns)   --->   "%exp_x_62_load_1 = load i10 %exp_x_62_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 638 'load' 'exp_x_62_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 639 [1/2] (1.23ns)   --->   "%exp_x_63_load_1 = load i10 %exp_x_63_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 639 'load' 'exp_x_63_load_1' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 640 [1/1] (0.72ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_56_load_1, i32 %exp_x_57_load_1, i32 %exp_x_58_load_1, i32 %exp_x_59_load_1, i32 %exp_x_60_load_1, i32 %exp_x_61_load_1, i32 %exp_x_62_load_1, i32 %exp_x_63_load_1, i32 %exp_x_load_5, i32 %exp_x_1_load_5, i32 %exp_x_2_load_5, i32 %exp_x_3_load_5, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 640 'mux' 'tmp_20' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/2] (1.23ns)   --->   "%exp_x_4_load_5 = load i10 %exp_x_4_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 641 'load' 'exp_x_4_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 642 [1/2] (1.23ns)   --->   "%exp_x_5_load_5 = load i10 %exp_x_5_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 642 'load' 'exp_x_5_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 643 [1/2] (1.23ns)   --->   "%exp_x_6_load_5 = load i10 %exp_x_6_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 643 'load' 'exp_x_6_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 644 [1/2] (1.23ns)   --->   "%exp_x_7_load_5 = load i10 %exp_x_7_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 644 'load' 'exp_x_7_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 645 [1/2] (1.23ns)   --->   "%exp_x_8_load_5 = load i10 %exp_x_8_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 645 'load' 'exp_x_8_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 646 [1/2] (1.23ns)   --->   "%exp_x_9_load_5 = load i10 %exp_x_9_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 646 'load' 'exp_x_9_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 647 [1/2] (1.23ns)   --->   "%exp_x_10_load_5 = load i10 %exp_x_10_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 647 'load' 'exp_x_10_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 648 [1/2] (1.23ns)   --->   "%exp_x_11_load_5 = load i10 %exp_x_11_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 648 'load' 'exp_x_11_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 649 [1/2] (1.23ns)   --->   "%exp_x_12_load_2 = load i10 %exp_x_12_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 649 'load' 'exp_x_12_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 650 [1/2] (1.23ns)   --->   "%exp_x_13_load_2 = load i10 %exp_x_13_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 650 'load' 'exp_x_13_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 651 [1/2] (1.23ns)   --->   "%exp_x_14_load_2 = load i10 %exp_x_14_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 651 'load' 'exp_x_14_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 652 [1/2] (1.23ns)   --->   "%exp_x_15_load_2 = load i10 %exp_x_15_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 652 'load' 'exp_x_15_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 653 [1/1] (0.72ns)   --->   "%tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_4_load_5, i32 %exp_x_5_load_5, i32 %exp_x_6_load_5, i32 %exp_x_7_load_5, i32 %exp_x_8_load_5, i32 %exp_x_9_load_5, i32 %exp_x_10_load_5, i32 %exp_x_11_load_5, i32 %exp_x_12_load_2, i32 %exp_x_13_load_2, i32 %exp_x_14_load_2, i32 %exp_x_15_load_2, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 653 'mux' 'tmp_22' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/2] (1.23ns)   --->   "%exp_x_28_load_2 = load i10 %exp_x_28_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 654 'load' 'exp_x_28_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 655 [1/2] (1.23ns)   --->   "%exp_x_29_load_2 = load i10 %exp_x_29_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 655 'load' 'exp_x_29_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 656 [1/2] (1.23ns)   --->   "%exp_x_30_load_2 = load i10 %exp_x_30_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 656 'load' 'exp_x_30_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 657 [1/2] (1.23ns)   --->   "%exp_x_31_load_2 = load i10 %exp_x_31_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 657 'load' 'exp_x_31_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 658 [1/2] (1.23ns)   --->   "%exp_x_32_load_2 = load i10 %exp_x_32_addr" [activation_accelerator.cpp:1207]   --->   Operation 658 'load' 'exp_x_32_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 659 [1/2] (1.23ns)   --->   "%exp_x_33_load_2 = load i10 %exp_x_33_addr" [activation_accelerator.cpp:1207]   --->   Operation 659 'load' 'exp_x_33_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 660 [1/2] (1.23ns)   --->   "%exp_x_34_load_2 = load i10 %exp_x_34_addr" [activation_accelerator.cpp:1207]   --->   Operation 660 'load' 'exp_x_34_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 661 [1/2] (1.23ns)   --->   "%exp_x_35_load_2 = load i10 %exp_x_35_addr" [activation_accelerator.cpp:1207]   --->   Operation 661 'load' 'exp_x_35_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 662 [1/2] (1.23ns)   --->   "%exp_x_36_load_2 = load i10 %exp_x_36_addr" [activation_accelerator.cpp:1207]   --->   Operation 662 'load' 'exp_x_36_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 663 [1/2] (1.23ns)   --->   "%exp_x_37_load_2 = load i10 %exp_x_37_addr" [activation_accelerator.cpp:1207]   --->   Operation 663 'load' 'exp_x_37_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 664 [1/2] (1.23ns)   --->   "%exp_x_38_load_2 = load i10 %exp_x_38_addr" [activation_accelerator.cpp:1207]   --->   Operation 664 'load' 'exp_x_38_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 665 [1/2] (1.23ns)   --->   "%exp_x_39_load_2 = load i10 %exp_x_39_addr" [activation_accelerator.cpp:1207]   --->   Operation 665 'load' 'exp_x_39_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 666 [1/1] (0.72ns)   --->   "%tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_28_load_2, i32 %exp_x_29_load_2, i32 %exp_x_30_load_2, i32 %exp_x_31_load_2, i32 %exp_x_32_load_2, i32 %exp_x_33_load_2, i32 %exp_x_34_load_2, i32 %exp_x_35_load_2, i32 %exp_x_36_load_2, i32 %exp_x_37_load_2, i32 %exp_x_38_load_2, i32 %exp_x_39_load_2, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 666 'mux' 'tmp_26' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/2] (1.23ns)   --->   "%exp_x_40_load_2 = load i10 %exp_x_40_addr" [activation_accelerator.cpp:1207]   --->   Operation 667 'load' 'exp_x_40_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 668 [1/2] (1.23ns)   --->   "%exp_x_41_load_2 = load i10 %exp_x_41_addr" [activation_accelerator.cpp:1207]   --->   Operation 668 'load' 'exp_x_41_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 669 [1/2] (1.23ns)   --->   "%exp_x_42_load_2 = load i10 %exp_x_42_addr" [activation_accelerator.cpp:1207]   --->   Operation 669 'load' 'exp_x_42_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 670 [1/2] (1.23ns)   --->   "%exp_x_43_load_2 = load i10 %exp_x_43_addr" [activation_accelerator.cpp:1207]   --->   Operation 670 'load' 'exp_x_43_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 671 [1/2] (1.23ns)   --->   "%exp_x_44_load_2 = load i10 %exp_x_44_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 671 'load' 'exp_x_44_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 672 [1/2] (1.23ns)   --->   "%exp_x_45_load_2 = load i10 %exp_x_45_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 672 'load' 'exp_x_45_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 673 [1/2] (1.23ns)   --->   "%exp_x_46_load_2 = load i10 %exp_x_46_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 673 'load' 'exp_x_46_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 674 [1/2] (1.23ns)   --->   "%exp_x_47_load_2 = load i10 %exp_x_47_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 674 'load' 'exp_x_47_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 675 [1/2] (1.23ns)   --->   "%exp_x_48_load_2 = load i10 %exp_x_48_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 675 'load' 'exp_x_48_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 676 [1/2] (1.23ns)   --->   "%exp_x_49_load_2 = load i10 %exp_x_49_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 676 'load' 'exp_x_49_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 677 [1/2] (1.23ns)   --->   "%exp_x_50_load_2 = load i10 %exp_x_50_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 677 'load' 'exp_x_50_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 678 [1/2] (1.23ns)   --->   "%exp_x_51_load_2 = load i10 %exp_x_51_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 678 'load' 'exp_x_51_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 679 [1/1] (0.72ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_40_load_2, i32 %exp_x_41_load_2, i32 %exp_x_42_load_2, i32 %exp_x_43_load_2, i32 %exp_x_44_load_2, i32 %exp_x_45_load_2, i32 %exp_x_46_load_2, i32 %exp_x_47_load_2, i32 %exp_x_48_load_2, i32 %exp_x_49_load_2, i32 %exp_x_50_load_2, i32 %exp_x_51_load_2, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 679 'mux' 'tmp_28' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%exp_x_60_addr_2 = getelementptr i32 %exp_x_60, i64 0, i64 %zext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 680 'getelementptr' 'exp_x_60_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%exp_x_61_addr_2 = getelementptr i32 %exp_x_61, i64 0, i64 %zext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 681 'getelementptr' 'exp_x_61_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%exp_x_62_addr_2 = getelementptr i32 %exp_x_62, i64 0, i64 %zext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 682 'getelementptr' 'exp_x_62_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%exp_x_63_addr_2 = getelementptr i32 %exp_x_63, i64 0, i64 %zext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 683 'getelementptr' 'exp_x_63_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 684 [1/2] (1.23ns)   --->   "%exp_x_52_load_2 = load i10 %exp_x_52_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 684 'load' 'exp_x_52_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 685 [1/2] (1.23ns)   --->   "%exp_x_53_load_2 = load i10 %exp_x_53_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 685 'load' 'exp_x_53_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 686 [1/2] (1.23ns)   --->   "%exp_x_54_load_2 = load i10 %exp_x_54_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 686 'load' 'exp_x_54_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 687 [1/2] (1.23ns)   --->   "%exp_x_55_load_2 = load i10 %exp_x_55_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 687 'load' 'exp_x_55_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 688 [1/2] (1.23ns)   --->   "%exp_x_56_load_2 = load i10 %exp_x_56_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 688 'load' 'exp_x_56_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 689 [1/2] (1.23ns)   --->   "%exp_x_57_load_2 = load i10 %exp_x_57_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 689 'load' 'exp_x_57_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 690 [1/2] (1.23ns)   --->   "%exp_x_58_load_2 = load i10 %exp_x_58_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 690 'load' 'exp_x_58_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 691 [1/2] (1.23ns)   --->   "%exp_x_59_load_2 = load i10 %exp_x_59_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 691 'load' 'exp_x_59_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 692 [2/2] (1.23ns)   --->   "%exp_x_60_load_2 = load i10 %exp_x_60_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 692 'load' 'exp_x_60_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 693 [2/2] (1.23ns)   --->   "%exp_x_61_load_2 = load i10 %exp_x_61_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 693 'load' 'exp_x_61_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 694 [2/2] (1.23ns)   --->   "%exp_x_62_load_2 = load i10 %exp_x_62_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 694 'load' 'exp_x_62_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 695 [2/2] (1.23ns)   --->   "%exp_x_63_load_2 = load i10 %exp_x_63_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 695 'load' 'exp_x_63_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%exp_x_12_addr_2 = getelementptr i32 %exp_x_12, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 696 'getelementptr' 'exp_x_12_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%exp_x_13_addr_2 = getelementptr i32 %exp_x_13, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 697 'getelementptr' 'exp_x_13_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%exp_x_14_addr_2 = getelementptr i32 %exp_x_14, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 698 'getelementptr' 'exp_x_14_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%exp_x_15_addr_2 = getelementptr i32 %exp_x_15, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 699 'getelementptr' 'exp_x_15_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 700 [2/2] (1.23ns)   --->   "%exp_x_12_load_3 = load i10 %exp_x_12_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 700 'load' 'exp_x_12_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 701 [2/2] (1.23ns)   --->   "%exp_x_13_load_3 = load i10 %exp_x_13_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 701 'load' 'exp_x_13_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 702 [2/2] (1.23ns)   --->   "%exp_x_14_load_3 = load i10 %exp_x_14_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 702 'load' 'exp_x_14_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 703 [2/2] (1.23ns)   --->   "%exp_x_15_load_3 = load i10 %exp_x_15_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 703 'load' 'exp_x_15_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 704 [1/2] (1.23ns)   --->   "%exp_x_16_load_3 = load i10 %exp_x_16_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 704 'load' 'exp_x_16_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 705 [1/2] (1.23ns)   --->   "%exp_x_17_load_3 = load i10 %exp_x_17_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 705 'load' 'exp_x_17_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 706 [1/2] (1.23ns)   --->   "%exp_x_18_load_3 = load i10 %exp_x_18_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 706 'load' 'exp_x_18_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 707 [1/2] (1.23ns)   --->   "%exp_x_19_load_3 = load i10 %exp_x_19_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 707 'load' 'exp_x_19_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 708 [1/2] (1.23ns)   --->   "%exp_x_20_load_3 = load i10 %exp_x_20_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 708 'load' 'exp_x_20_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 709 [1/2] (1.23ns)   --->   "%exp_x_21_load_3 = load i10 %exp_x_21_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 709 'load' 'exp_x_21_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 710 [1/2] (1.23ns)   --->   "%exp_x_22_load_3 = load i10 %exp_x_22_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 710 'load' 'exp_x_22_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 711 [1/2] (1.23ns)   --->   "%exp_x_23_load_3 = load i10 %exp_x_23_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 711 'load' 'exp_x_23_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%exp_x_28_addr_2 = getelementptr i32 %exp_x_28, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 712 'getelementptr' 'exp_x_28_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%exp_x_29_addr_2 = getelementptr i32 %exp_x_29, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 713 'getelementptr' 'exp_x_29_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%exp_x_30_addr_2 = getelementptr i32 %exp_x_30, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 714 'getelementptr' 'exp_x_30_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%exp_x_31_addr_2 = getelementptr i32 %exp_x_31, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 715 'getelementptr' 'exp_x_31_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 716 [1/2] (1.23ns)   --->   "%exp_x_24_load_3 = load i10 %exp_x_24_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 716 'load' 'exp_x_24_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 717 [1/2] (1.23ns)   --->   "%exp_x_25_load_3 = load i10 %exp_x_25_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 717 'load' 'exp_x_25_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 718 [1/2] (1.23ns)   --->   "%exp_x_26_load_3 = load i10 %exp_x_26_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 718 'load' 'exp_x_26_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 719 [1/2] (1.23ns)   --->   "%exp_x_27_load_3 = load i10 %exp_x_27_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 719 'load' 'exp_x_27_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 720 [2/2] (1.23ns)   --->   "%exp_x_28_load_3 = load i10 %exp_x_28_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 720 'load' 'exp_x_28_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 721 [2/2] (1.23ns)   --->   "%exp_x_29_load_3 = load i10 %exp_x_29_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 721 'load' 'exp_x_29_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 722 [2/2] (1.23ns)   --->   "%exp_x_30_load_3 = load i10 %exp_x_30_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 722 'load' 'exp_x_30_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 723 [2/2] (1.23ns)   --->   "%exp_x_31_load_3 = load i10 %exp_x_31_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 723 'load' 'exp_x_31_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 724 [1/2] (1.23ns)   --->   "%exp_x_32_load_3 = load i10 %exp_x_32_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 724 'load' 'exp_x_32_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 725 [1/2] (1.23ns)   --->   "%exp_x_33_load_3 = load i10 %exp_x_33_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 725 'load' 'exp_x_33_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 726 [1/2] (1.23ns)   --->   "%exp_x_34_load_3 = load i10 %exp_x_34_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 726 'load' 'exp_x_34_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 727 [1/2] (1.23ns)   --->   "%exp_x_35_load_3 = load i10 %exp_x_35_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 727 'load' 'exp_x_35_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%exp_x_44_addr_2 = getelementptr i32 %exp_x_44, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 728 'getelementptr' 'exp_x_44_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%exp_x_45_addr_2 = getelementptr i32 %exp_x_45, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 729 'getelementptr' 'exp_x_45_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%exp_x_46_addr_2 = getelementptr i32 %exp_x_46, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 730 'getelementptr' 'exp_x_46_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%exp_x_47_addr_2 = getelementptr i32 %exp_x_47, i64 0, i64 3" [activation_accelerator.cpp:1207]   --->   Operation 731 'getelementptr' 'exp_x_47_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 732 [1/2] (1.23ns)   --->   "%exp_x_36_load_3 = load i10 %exp_x_36_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 732 'load' 'exp_x_36_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 733 [1/2] (1.23ns)   --->   "%exp_x_37_load_3 = load i10 %exp_x_37_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 733 'load' 'exp_x_37_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 734 [1/2] (1.23ns)   --->   "%exp_x_38_load_3 = load i10 %exp_x_38_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 734 'load' 'exp_x_38_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 735 [1/2] (1.23ns)   --->   "%exp_x_39_load_3 = load i10 %exp_x_39_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 735 'load' 'exp_x_39_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 736 [1/2] (1.23ns)   --->   "%exp_x_40_load_3 = load i10 %exp_x_40_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 736 'load' 'exp_x_40_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 737 [1/2] (1.23ns)   --->   "%exp_x_41_load_3 = load i10 %exp_x_41_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 737 'load' 'exp_x_41_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 738 [1/2] (1.23ns)   --->   "%exp_x_42_load_3 = load i10 %exp_x_42_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 738 'load' 'exp_x_42_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 739 [1/2] (1.23ns)   --->   "%exp_x_43_load_3 = load i10 %exp_x_43_addr_1" [activation_accelerator.cpp:1207]   --->   Operation 739 'load' 'exp_x_43_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 740 [2/2] (1.23ns)   --->   "%exp_x_44_load_3 = load i10 %exp_x_44_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 740 'load' 'exp_x_44_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 741 [2/2] (1.23ns)   --->   "%exp_x_45_load_3 = load i10 %exp_x_45_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 741 'load' 'exp_x_45_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 742 [2/2] (1.23ns)   --->   "%exp_x_46_load_3 = load i10 %exp_x_46_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 742 'load' 'exp_x_46_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 743 [2/2] (1.23ns)   --->   "%exp_x_47_load_3 = load i10 %exp_x_47_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 743 'load' 'exp_x_47_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 744 [1/1] (0.77ns)   --->   "%add_ln1205_14 = add i9 %trunc_ln1207_cast14, i9 252" [activation_accelerator.cpp:1205]   --->   Operation 744 'add' 'add_ln1205_14' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%lshr_ln1207_s = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln1205_14, i32 6, i32 8" [activation_accelerator.cpp:1207]   --->   Operation 745 'partselect' 'lshr_ln1207_s' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln1207_27 = zext i3 %lshr_ln1207_s" [activation_accelerator.cpp:1207]   --->   Operation 746 'zext' 'zext_ln1207_27' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%exp_x_addr_2 = getelementptr i32 %exp_x, i64 0, i64 %zext_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 747 'getelementptr' 'exp_x_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%exp_x_1_addr_2 = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 748 'getelementptr' 'exp_x_1_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%exp_x_2_addr_2 = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 749 'getelementptr' 'exp_x_2_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%exp_x_3_addr_2 = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 750 'getelementptr' 'exp_x_3_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%exp_x_4_addr_2 = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 751 'getelementptr' 'exp_x_4_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%exp_x_5_addr_2 = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 752 'getelementptr' 'exp_x_5_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%exp_x_6_addr_2 = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 753 'getelementptr' 'exp_x_6_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%exp_x_7_addr_2 = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 754 'getelementptr' 'exp_x_7_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%exp_x_60_addr_3 = getelementptr i32 %exp_x_60, i64 0, i64 %zext_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 755 'getelementptr' 'exp_x_60_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%exp_x_61_addr_3 = getelementptr i32 %exp_x_61, i64 0, i64 %zext_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 756 'getelementptr' 'exp_x_61_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%exp_x_62_addr_3 = getelementptr i32 %exp_x_62, i64 0, i64 %zext_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 757 'getelementptr' 'exp_x_62_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%exp_x_63_addr_3 = getelementptr i32 %exp_x_63, i64 0, i64 %zext_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 758 'getelementptr' 'exp_x_63_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 759 [2/2] (1.23ns)   --->   "%exp_x_load_6 = load i10 %exp_x_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 759 'load' 'exp_x_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 760 [2/2] (1.23ns)   --->   "%exp_x_1_load_6 = load i10 %exp_x_1_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 760 'load' 'exp_x_1_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 761 [2/2] (1.23ns)   --->   "%exp_x_2_load_6 = load i10 %exp_x_2_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 761 'load' 'exp_x_2_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 762 [2/2] (1.23ns)   --->   "%exp_x_3_load_6 = load i10 %exp_x_3_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 762 'load' 'exp_x_3_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 763 [2/2] (1.23ns)   --->   "%exp_x_4_load_6 = load i10 %exp_x_4_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 763 'load' 'exp_x_4_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 764 [2/2] (1.23ns)   --->   "%exp_x_5_load_6 = load i10 %exp_x_5_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 764 'load' 'exp_x_5_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 765 [2/2] (1.23ns)   --->   "%exp_x_6_load_6 = load i10 %exp_x_6_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 765 'load' 'exp_x_6_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 766 [2/2] (1.23ns)   --->   "%exp_x_7_load_6 = load i10 %exp_x_7_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 766 'load' 'exp_x_7_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 767 [2/2] (1.23ns)   --->   "%exp_x_60_load_3 = load i10 %exp_x_60_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 767 'load' 'exp_x_60_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 768 [2/2] (1.23ns)   --->   "%exp_x_61_load_3 = load i10 %exp_x_61_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 768 'load' 'exp_x_61_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 769 [2/2] (1.23ns)   --->   "%exp_x_62_load_3 = load i10 %exp_x_62_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 769 'load' 'exp_x_62_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 770 [2/2] (1.23ns)   --->   "%exp_x_63_load_3 = load i10 %exp_x_63_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 770 'load' 'exp_x_63_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 771 [1/1] (0.77ns)   --->   "%add_ln1205_15 = add i9 %trunc_ln1207_cast14, i9 264" [activation_accelerator.cpp:1205]   --->   Operation 771 'add' 'add_ln1205_15' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%lshr_ln1207_3 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln1205_15, i32 6, i32 8" [activation_accelerator.cpp:1207]   --->   Operation 772 'partselect' 'lshr_ln1207_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln1207_29 = zext i3 %lshr_ln1207_3" [activation_accelerator.cpp:1207]   --->   Operation 773 'zext' 'zext_ln1207_29' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%exp_x_8_addr_2 = getelementptr i32 %exp_x_8, i64 0, i64 %zext_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 774 'getelementptr' 'exp_x_8_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%exp_x_9_addr_2 = getelementptr i32 %exp_x_9, i64 0, i64 %zext_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 775 'getelementptr' 'exp_x_9_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%exp_x_10_addr_2 = getelementptr i32 %exp_x_10, i64 0, i64 %zext_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 776 'getelementptr' 'exp_x_10_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%exp_x_11_addr_2 = getelementptr i32 %exp_x_11, i64 0, i64 %zext_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 777 'getelementptr' 'exp_x_11_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%exp_x_12_addr_3 = getelementptr i32 %exp_x_12, i64 0, i64 %zext_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 778 'getelementptr' 'exp_x_12_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%exp_x_13_addr_3 = getelementptr i32 %exp_x_13, i64 0, i64 %zext_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 779 'getelementptr' 'exp_x_13_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%exp_x_14_addr_3 = getelementptr i32 %exp_x_14, i64 0, i64 %zext_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 780 'getelementptr' 'exp_x_14_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%exp_x_15_addr_3 = getelementptr i32 %exp_x_15, i64 0, i64 %zext_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 781 'getelementptr' 'exp_x_15_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%exp_x_16_addr_2 = getelementptr i32 %exp_x_16, i64 0, i64 %zext_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 782 'getelementptr' 'exp_x_16_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%exp_x_17_addr_2 = getelementptr i32 %exp_x_17, i64 0, i64 %zext_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 783 'getelementptr' 'exp_x_17_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%exp_x_18_addr_2 = getelementptr i32 %exp_x_18, i64 0, i64 %zext_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 784 'getelementptr' 'exp_x_18_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%exp_x_19_addr_2 = getelementptr i32 %exp_x_19, i64 0, i64 %zext_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 785 'getelementptr' 'exp_x_19_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 786 [2/2] (1.23ns)   --->   "%exp_x_8_load_6 = load i10 %exp_x_8_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 786 'load' 'exp_x_8_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 787 [2/2] (1.23ns)   --->   "%exp_x_9_load_6 = load i10 %exp_x_9_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 787 'load' 'exp_x_9_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 788 [2/2] (1.23ns)   --->   "%exp_x_10_load_6 = load i10 %exp_x_10_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 788 'load' 'exp_x_10_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 789 [2/2] (1.23ns)   --->   "%exp_x_11_load_6 = load i10 %exp_x_11_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 789 'load' 'exp_x_11_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 790 [2/2] (1.23ns)   --->   "%exp_x_12_load_4 = load i10 %exp_x_12_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 790 'load' 'exp_x_12_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 791 [2/2] (1.23ns)   --->   "%exp_x_13_load_4 = load i10 %exp_x_13_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 791 'load' 'exp_x_13_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 792 [2/2] (1.23ns)   --->   "%exp_x_14_load_4 = load i10 %exp_x_14_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 792 'load' 'exp_x_14_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 793 [2/2] (1.23ns)   --->   "%exp_x_15_load_4 = load i10 %exp_x_15_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 793 'load' 'exp_x_15_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 794 [2/2] (1.23ns)   --->   "%exp_x_16_load_4 = load i10 %exp_x_16_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 794 'load' 'exp_x_16_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 795 [2/2] (1.23ns)   --->   "%exp_x_17_load_4 = load i10 %exp_x_17_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 795 'load' 'exp_x_17_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 796 [2/2] (1.23ns)   --->   "%exp_x_18_load_4 = load i10 %exp_x_18_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 796 'load' 'exp_x_18_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 797 [2/2] (1.23ns)   --->   "%exp_x_19_load_4 = load i10 %exp_x_19_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 797 'load' 'exp_x_19_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 798 [1/1] (0.77ns)   --->   "%add_ln1205_16 = add i9 %trunc_ln1207_cast14, i9 276" [activation_accelerator.cpp:1205]   --->   Operation 798 'add' 'add_ln1205_16' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%lshr_ln1207_9 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln1205_16, i32 6, i32 8" [activation_accelerator.cpp:1207]   --->   Operation 799 'partselect' 'lshr_ln1207_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln1207_31 = zext i3 %lshr_ln1207_9" [activation_accelerator.cpp:1207]   --->   Operation 800 'zext' 'zext_ln1207_31' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%exp_x_20_addr_2 = getelementptr i32 %exp_x_20, i64 0, i64 %zext_ln1207_31" [activation_accelerator.cpp:1207]   --->   Operation 801 'getelementptr' 'exp_x_20_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%exp_x_21_addr_2 = getelementptr i32 %exp_x_21, i64 0, i64 %zext_ln1207_31" [activation_accelerator.cpp:1207]   --->   Operation 802 'getelementptr' 'exp_x_21_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%exp_x_22_addr_2 = getelementptr i32 %exp_x_22, i64 0, i64 %zext_ln1207_31" [activation_accelerator.cpp:1207]   --->   Operation 803 'getelementptr' 'exp_x_22_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%exp_x_23_addr_2 = getelementptr i32 %exp_x_23, i64 0, i64 %zext_ln1207_31" [activation_accelerator.cpp:1207]   --->   Operation 804 'getelementptr' 'exp_x_23_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.00ns)   --->   "%exp_x_24_addr_2 = getelementptr i32 %exp_x_24, i64 0, i64 %zext_ln1207_31" [activation_accelerator.cpp:1207]   --->   Operation 805 'getelementptr' 'exp_x_24_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%exp_x_25_addr_2 = getelementptr i32 %exp_x_25, i64 0, i64 %zext_ln1207_31" [activation_accelerator.cpp:1207]   --->   Operation 806 'getelementptr' 'exp_x_25_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%exp_x_26_addr_2 = getelementptr i32 %exp_x_26, i64 0, i64 %zext_ln1207_31" [activation_accelerator.cpp:1207]   --->   Operation 807 'getelementptr' 'exp_x_26_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%exp_x_27_addr_2 = getelementptr i32 %exp_x_27, i64 0, i64 %zext_ln1207_31" [activation_accelerator.cpp:1207]   --->   Operation 808 'getelementptr' 'exp_x_27_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%exp_x_28_addr_3 = getelementptr i32 %exp_x_28, i64 0, i64 %zext_ln1207_31" [activation_accelerator.cpp:1207]   --->   Operation 809 'getelementptr' 'exp_x_28_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%exp_x_29_addr_3 = getelementptr i32 %exp_x_29, i64 0, i64 %zext_ln1207_31" [activation_accelerator.cpp:1207]   --->   Operation 810 'getelementptr' 'exp_x_29_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%exp_x_30_addr_3 = getelementptr i32 %exp_x_30, i64 0, i64 %zext_ln1207_31" [activation_accelerator.cpp:1207]   --->   Operation 811 'getelementptr' 'exp_x_30_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%exp_x_31_addr_3 = getelementptr i32 %exp_x_31, i64 0, i64 %zext_ln1207_31" [activation_accelerator.cpp:1207]   --->   Operation 812 'getelementptr' 'exp_x_31_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 813 [2/2] (1.23ns)   --->   "%exp_x_20_load_4 = load i10 %exp_x_20_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 813 'load' 'exp_x_20_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 814 [2/2] (1.23ns)   --->   "%exp_x_21_load_4 = load i10 %exp_x_21_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 814 'load' 'exp_x_21_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 815 [2/2] (1.23ns)   --->   "%exp_x_22_load_4 = load i10 %exp_x_22_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 815 'load' 'exp_x_22_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 816 [2/2] (1.23ns)   --->   "%exp_x_23_load_4 = load i10 %exp_x_23_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 816 'load' 'exp_x_23_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 817 [2/2] (1.23ns)   --->   "%exp_x_24_load_4 = load i10 %exp_x_24_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 817 'load' 'exp_x_24_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 818 [2/2] (1.23ns)   --->   "%exp_x_25_load_4 = load i10 %exp_x_25_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 818 'load' 'exp_x_25_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 819 [2/2] (1.23ns)   --->   "%exp_x_26_load_4 = load i10 %exp_x_26_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 819 'load' 'exp_x_26_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 820 [2/2] (1.23ns)   --->   "%exp_x_27_load_4 = load i10 %exp_x_27_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 820 'load' 'exp_x_27_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 821 [2/2] (1.23ns)   --->   "%exp_x_28_load_4 = load i10 %exp_x_28_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 821 'load' 'exp_x_28_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 822 [2/2] (1.23ns)   --->   "%exp_x_29_load_4 = load i10 %exp_x_29_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 822 'load' 'exp_x_29_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 823 [2/2] (1.23ns)   --->   "%exp_x_30_load_4 = load i10 %exp_x_30_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 823 'load' 'exp_x_30_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 824 [2/2] (1.23ns)   --->   "%exp_x_31_load_4 = load i10 %exp_x_31_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 824 'load' 'exp_x_31_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 825 [1/1] (0.77ns)   --->   "%add_ln1205_17 = add i9 %trunc_ln1207_cast14, i9 300" [activation_accelerator.cpp:1205]   --->   Operation 825 'add' 'add_ln1205_17' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%lshr_ln1207_1 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln1205_17, i32 6, i32 8" [activation_accelerator.cpp:1207]   --->   Operation 826 'partselect' 'lshr_ln1207_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln1207_34 = zext i3 %lshr_ln1207_1" [activation_accelerator.cpp:1207]   --->   Operation 827 'zext' 'zext_ln1207_34' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%exp_x_44_addr_3 = getelementptr i32 %exp_x_44, i64 0, i64 %zext_ln1207_34" [activation_accelerator.cpp:1207]   --->   Operation 828 'getelementptr' 'exp_x_44_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%exp_x_45_addr_3 = getelementptr i32 %exp_x_45, i64 0, i64 %zext_ln1207_34" [activation_accelerator.cpp:1207]   --->   Operation 829 'getelementptr' 'exp_x_45_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%exp_x_46_addr_3 = getelementptr i32 %exp_x_46, i64 0, i64 %zext_ln1207_34" [activation_accelerator.cpp:1207]   --->   Operation 830 'getelementptr' 'exp_x_46_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%exp_x_47_addr_3 = getelementptr i32 %exp_x_47, i64 0, i64 %zext_ln1207_34" [activation_accelerator.cpp:1207]   --->   Operation 831 'getelementptr' 'exp_x_47_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%exp_x_48_addr_2 = getelementptr i32 %exp_x_48, i64 0, i64 %zext_ln1207_34" [activation_accelerator.cpp:1207]   --->   Operation 832 'getelementptr' 'exp_x_48_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%exp_x_49_addr_2 = getelementptr i32 %exp_x_49, i64 0, i64 %zext_ln1207_34" [activation_accelerator.cpp:1207]   --->   Operation 833 'getelementptr' 'exp_x_49_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%exp_x_50_addr_2 = getelementptr i32 %exp_x_50, i64 0, i64 %zext_ln1207_34" [activation_accelerator.cpp:1207]   --->   Operation 834 'getelementptr' 'exp_x_50_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%exp_x_51_addr_2 = getelementptr i32 %exp_x_51, i64 0, i64 %zext_ln1207_34" [activation_accelerator.cpp:1207]   --->   Operation 835 'getelementptr' 'exp_x_51_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%exp_x_52_addr_2 = getelementptr i32 %exp_x_52, i64 0, i64 %zext_ln1207_34" [activation_accelerator.cpp:1207]   --->   Operation 836 'getelementptr' 'exp_x_52_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%exp_x_53_addr_2 = getelementptr i32 %exp_x_53, i64 0, i64 %zext_ln1207_34" [activation_accelerator.cpp:1207]   --->   Operation 837 'getelementptr' 'exp_x_53_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%exp_x_54_addr_2 = getelementptr i32 %exp_x_54, i64 0, i64 %zext_ln1207_34" [activation_accelerator.cpp:1207]   --->   Operation 838 'getelementptr' 'exp_x_54_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%exp_x_55_addr_2 = getelementptr i32 %exp_x_55, i64 0, i64 %zext_ln1207_34" [activation_accelerator.cpp:1207]   --->   Operation 839 'getelementptr' 'exp_x_55_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 840 [2/2] (1.23ns)   --->   "%exp_x_44_load_4 = load i10 %exp_x_44_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 840 'load' 'exp_x_44_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 841 [2/2] (1.23ns)   --->   "%exp_x_45_load_4 = load i10 %exp_x_45_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 841 'load' 'exp_x_45_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 842 [2/2] (1.23ns)   --->   "%exp_x_46_load_4 = load i10 %exp_x_46_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 842 'load' 'exp_x_46_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 843 [2/2] (1.23ns)   --->   "%exp_x_47_load_4 = load i10 %exp_x_47_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 843 'load' 'exp_x_47_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 844 [2/2] (1.23ns)   --->   "%exp_x_48_load_4 = load i10 %exp_x_48_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 844 'load' 'exp_x_48_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 845 [2/2] (1.23ns)   --->   "%exp_x_49_load_4 = load i10 %exp_x_49_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 845 'load' 'exp_x_49_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 846 [2/2] (1.23ns)   --->   "%exp_x_50_load_4 = load i10 %exp_x_50_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 846 'load' 'exp_x_50_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 847 [2/2] (1.23ns)   --->   "%exp_x_51_load_4 = load i10 %exp_x_51_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 847 'load' 'exp_x_51_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 848 [2/2] (1.23ns)   --->   "%exp_x_52_load_4 = load i10 %exp_x_52_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 848 'load' 'exp_x_52_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 849 [2/2] (1.23ns)   --->   "%exp_x_53_load_4 = load i10 %exp_x_53_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 849 'load' 'exp_x_53_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 850 [2/2] (1.23ns)   --->   "%exp_x_54_load_4 = load i10 %exp_x_54_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 850 'load' 'exp_x_54_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 851 [2/2] (1.23ns)   --->   "%exp_x_55_load_4 = load i10 %exp_x_55_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 851 'load' 'exp_x_55_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 852 [1/1] (0.77ns)   --->   "%add_ln1205_18 = add i9 %trunc_ln1207_cast14, i9 312" [activation_accelerator.cpp:1205]   --->   Operation 852 'add' 'add_ln1205_18' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%lshr_ln1207_2 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln1205_18, i32 6, i32 8" [activation_accelerator.cpp:1207]   --->   Operation 853 'partselect' 'lshr_ln1207_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln1207_36 = zext i3 %lshr_ln1207_2" [activation_accelerator.cpp:1207]   --->   Operation 854 'zext' 'zext_ln1207_36' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%exp_x_addr_3 = getelementptr i32 %exp_x, i64 0, i64 %zext_ln1207_36" [activation_accelerator.cpp:1207]   --->   Operation 855 'getelementptr' 'exp_x_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%exp_x_1_addr_3 = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln1207_36" [activation_accelerator.cpp:1207]   --->   Operation 856 'getelementptr' 'exp_x_1_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns)   --->   "%exp_x_2_addr_3 = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln1207_36" [activation_accelerator.cpp:1207]   --->   Operation 857 'getelementptr' 'exp_x_2_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%exp_x_3_addr_3 = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln1207_36" [activation_accelerator.cpp:1207]   --->   Operation 858 'getelementptr' 'exp_x_3_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%exp_x_56_addr_2 = getelementptr i32 %exp_x_56, i64 0, i64 %zext_ln1207_36" [activation_accelerator.cpp:1207]   --->   Operation 859 'getelementptr' 'exp_x_56_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%exp_x_57_addr_2 = getelementptr i32 %exp_x_57, i64 0, i64 %zext_ln1207_36" [activation_accelerator.cpp:1207]   --->   Operation 860 'getelementptr' 'exp_x_57_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%exp_x_58_addr_2 = getelementptr i32 %exp_x_58, i64 0, i64 %zext_ln1207_36" [activation_accelerator.cpp:1207]   --->   Operation 861 'getelementptr' 'exp_x_58_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%exp_x_59_addr_2 = getelementptr i32 %exp_x_59, i64 0, i64 %zext_ln1207_36" [activation_accelerator.cpp:1207]   --->   Operation 862 'getelementptr' 'exp_x_59_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 863 [2/2] (1.23ns)   --->   "%exp_x_load_7 = load i10 %exp_x_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 863 'load' 'exp_x_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 864 [2/2] (1.23ns)   --->   "%exp_x_1_load_7 = load i10 %exp_x_1_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 864 'load' 'exp_x_1_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 865 [2/2] (1.23ns)   --->   "%exp_x_2_load_7 = load i10 %exp_x_2_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 865 'load' 'exp_x_2_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 866 [2/2] (1.23ns)   --->   "%exp_x_3_load_7 = load i10 %exp_x_3_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 866 'load' 'exp_x_3_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 867 [2/2] (1.23ns)   --->   "%exp_x_56_load_4 = load i10 %exp_x_56_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 867 'load' 'exp_x_56_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 868 [2/2] (1.23ns)   --->   "%exp_x_57_load_4 = load i10 %exp_x_57_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 868 'load' 'exp_x_57_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 869 [2/2] (1.23ns)   --->   "%exp_x_58_load_4 = load i10 %exp_x_58_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 869 'load' 'exp_x_58_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 870 [2/2] (1.23ns)   --->   "%exp_x_59_load_4 = load i10 %exp_x_59_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 870 'load' 'exp_x_59_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 871 [1/1] (0.77ns)   --->   "%add_ln1205_19 = add i9 %trunc_ln1207_cast14, i9 324" [activation_accelerator.cpp:1205]   --->   Operation 871 'add' 'add_ln1205_19' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%lshr_ln1207_10 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln1205_19, i32 6, i32 8" [activation_accelerator.cpp:1207]   --->   Operation 872 'partselect' 'lshr_ln1207_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln1207_38 = zext i3 %lshr_ln1207_10" [activation_accelerator.cpp:1207]   --->   Operation 873 'zext' 'zext_ln1207_38' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%exp_x_4_addr_3 = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln1207_38" [activation_accelerator.cpp:1207]   --->   Operation 874 'getelementptr' 'exp_x_4_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%exp_x_5_addr_3 = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln1207_38" [activation_accelerator.cpp:1207]   --->   Operation 875 'getelementptr' 'exp_x_5_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%exp_x_6_addr_3 = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln1207_38" [activation_accelerator.cpp:1207]   --->   Operation 876 'getelementptr' 'exp_x_6_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%exp_x_7_addr_3 = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln1207_38" [activation_accelerator.cpp:1207]   --->   Operation 877 'getelementptr' 'exp_x_7_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%exp_x_8_addr_3 = getelementptr i32 %exp_x_8, i64 0, i64 %zext_ln1207_38" [activation_accelerator.cpp:1207]   --->   Operation 878 'getelementptr' 'exp_x_8_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%exp_x_9_addr_3 = getelementptr i32 %exp_x_9, i64 0, i64 %zext_ln1207_38" [activation_accelerator.cpp:1207]   --->   Operation 879 'getelementptr' 'exp_x_9_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.00ns)   --->   "%exp_x_10_addr_3 = getelementptr i32 %exp_x_10, i64 0, i64 %zext_ln1207_38" [activation_accelerator.cpp:1207]   --->   Operation 880 'getelementptr' 'exp_x_10_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%exp_x_11_addr_3 = getelementptr i32 %exp_x_11, i64 0, i64 %zext_ln1207_38" [activation_accelerator.cpp:1207]   --->   Operation 881 'getelementptr' 'exp_x_11_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 882 [2/2] (1.23ns)   --->   "%exp_x_4_load_7 = load i10 %exp_x_4_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 882 'load' 'exp_x_4_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 883 [2/2] (1.23ns)   --->   "%exp_x_5_load_7 = load i10 %exp_x_5_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 883 'load' 'exp_x_5_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 884 [2/2] (1.23ns)   --->   "%exp_x_6_load_7 = load i10 %exp_x_6_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 884 'load' 'exp_x_6_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 885 [2/2] (1.23ns)   --->   "%exp_x_7_load_7 = load i10 %exp_x_7_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 885 'load' 'exp_x_7_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 886 [2/2] (1.23ns)   --->   "%exp_x_8_load_7 = load i10 %exp_x_8_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 886 'load' 'exp_x_8_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 887 [2/2] (1.23ns)   --->   "%exp_x_9_load_7 = load i10 %exp_x_9_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 887 'load' 'exp_x_9_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 888 [2/2] (1.23ns)   --->   "%exp_x_10_load_7 = load i10 %exp_x_10_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 888 'load' 'exp_x_10_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 889 [2/2] (1.23ns)   --->   "%exp_x_11_load_7 = load i10 %exp_x_11_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 889 'load' 'exp_x_11_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 890 [1/1] (0.77ns)   --->   "%add_ln1205_20 = add i9 %trunc_ln1207_cast14, i9 348" [activation_accelerator.cpp:1205]   --->   Operation 890 'add' 'add_ln1205_20' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%lshr_ln1207_11 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln1205_20, i32 6, i32 8" [activation_accelerator.cpp:1207]   --->   Operation 891 'partselect' 'lshr_ln1207_11' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln1207_41 = zext i3 %lshr_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 892 'zext' 'zext_ln1207_41' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%exp_x_32_addr_2 = getelementptr i32 %exp_x_32, i64 0, i64 %zext_ln1207_41" [activation_accelerator.cpp:1207]   --->   Operation 893 'getelementptr' 'exp_x_32_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%exp_x_33_addr_2 = getelementptr i32 %exp_x_33, i64 0, i64 %zext_ln1207_41" [activation_accelerator.cpp:1207]   --->   Operation 894 'getelementptr' 'exp_x_33_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%exp_x_34_addr_2 = getelementptr i32 %exp_x_34, i64 0, i64 %zext_ln1207_41" [activation_accelerator.cpp:1207]   --->   Operation 895 'getelementptr' 'exp_x_34_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%exp_x_35_addr_2 = getelementptr i32 %exp_x_35, i64 0, i64 %zext_ln1207_41" [activation_accelerator.cpp:1207]   --->   Operation 896 'getelementptr' 'exp_x_35_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%exp_x_36_addr_2 = getelementptr i32 %exp_x_36, i64 0, i64 %zext_ln1207_41" [activation_accelerator.cpp:1207]   --->   Operation 897 'getelementptr' 'exp_x_36_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%exp_x_37_addr_2 = getelementptr i32 %exp_x_37, i64 0, i64 %zext_ln1207_41" [activation_accelerator.cpp:1207]   --->   Operation 898 'getelementptr' 'exp_x_37_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%exp_x_38_addr_2 = getelementptr i32 %exp_x_38, i64 0, i64 %zext_ln1207_41" [activation_accelerator.cpp:1207]   --->   Operation 899 'getelementptr' 'exp_x_38_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%exp_x_39_addr_2 = getelementptr i32 %exp_x_39, i64 0, i64 %zext_ln1207_41" [activation_accelerator.cpp:1207]   --->   Operation 900 'getelementptr' 'exp_x_39_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 901 [2/2] (1.23ns)   --->   "%exp_x_32_load_5 = load i10 %exp_x_32_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 901 'load' 'exp_x_32_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 902 [2/2] (1.23ns)   --->   "%exp_x_33_load_5 = load i10 %exp_x_33_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 902 'load' 'exp_x_33_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 903 [2/2] (1.23ns)   --->   "%exp_x_34_load_5 = load i10 %exp_x_34_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 903 'load' 'exp_x_34_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 904 [2/2] (1.23ns)   --->   "%exp_x_35_load_5 = load i10 %exp_x_35_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 904 'load' 'exp_x_35_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 905 [2/2] (1.23ns)   --->   "%exp_x_36_load_5 = load i10 %exp_x_36_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 905 'load' 'exp_x_36_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 906 [2/2] (1.23ns)   --->   "%exp_x_37_load_5 = load i10 %exp_x_37_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 906 'load' 'exp_x_37_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 907 [2/2] (1.23ns)   --->   "%exp_x_38_load_5 = load i10 %exp_x_38_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 907 'load' 'exp_x_38_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 908 [2/2] (1.23ns)   --->   "%exp_x_39_load_5 = load i10 %exp_x_39_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 908 'load' 'exp_x_39_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 909 [1/1] (0.77ns)   --->   "%add_ln1205_21 = add i9 %trunc_ln1207_cast14, i9 360" [activation_accelerator.cpp:1205]   --->   Operation 909 'add' 'add_ln1205_21' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%lshr_ln1207_12 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln1205_21, i32 6, i32 8" [activation_accelerator.cpp:1207]   --->   Operation 910 'partselect' 'lshr_ln1207_12' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln1207_43 = zext i3 %lshr_ln1207_12" [activation_accelerator.cpp:1207]   --->   Operation 911 'zext' 'zext_ln1207_43' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%exp_x_40_addr_2 = getelementptr i32 %exp_x_40, i64 0, i64 %zext_ln1207_43" [activation_accelerator.cpp:1207]   --->   Operation 912 'getelementptr' 'exp_x_40_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.00ns)   --->   "%exp_x_41_addr_2 = getelementptr i32 %exp_x_41, i64 0, i64 %zext_ln1207_43" [activation_accelerator.cpp:1207]   --->   Operation 913 'getelementptr' 'exp_x_41_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 914 [1/1] (0.00ns)   --->   "%exp_x_42_addr_2 = getelementptr i32 %exp_x_42, i64 0, i64 %zext_ln1207_43" [activation_accelerator.cpp:1207]   --->   Operation 914 'getelementptr' 'exp_x_42_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%exp_x_43_addr_2 = getelementptr i32 %exp_x_43, i64 0, i64 %zext_ln1207_43" [activation_accelerator.cpp:1207]   --->   Operation 915 'getelementptr' 'exp_x_43_addr_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%exp_x_48_addr_3 = getelementptr i32 %exp_x_48, i64 0, i64 %zext_ln1207_43" [activation_accelerator.cpp:1207]   --->   Operation 916 'getelementptr' 'exp_x_48_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%exp_x_49_addr_3 = getelementptr i32 %exp_x_49, i64 0, i64 %zext_ln1207_43" [activation_accelerator.cpp:1207]   --->   Operation 917 'getelementptr' 'exp_x_49_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%exp_x_50_addr_3 = getelementptr i32 %exp_x_50, i64 0, i64 %zext_ln1207_43" [activation_accelerator.cpp:1207]   --->   Operation 918 'getelementptr' 'exp_x_50_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%exp_x_51_addr_3 = getelementptr i32 %exp_x_51, i64 0, i64 %zext_ln1207_43" [activation_accelerator.cpp:1207]   --->   Operation 919 'getelementptr' 'exp_x_51_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 920 [2/2] (1.23ns)   --->   "%exp_x_40_load_5 = load i10 %exp_x_40_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 920 'load' 'exp_x_40_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 921 [2/2] (1.23ns)   --->   "%exp_x_41_load_5 = load i10 %exp_x_41_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 921 'load' 'exp_x_41_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 922 [2/2] (1.23ns)   --->   "%exp_x_42_load_5 = load i10 %exp_x_42_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 922 'load' 'exp_x_42_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 923 [2/2] (1.23ns)   --->   "%exp_x_43_load_5 = load i10 %exp_x_43_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 923 'load' 'exp_x_43_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 924 [2/2] (1.23ns)   --->   "%exp_x_48_load_5 = load i10 %exp_x_48_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 924 'load' 'exp_x_48_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 925 [2/2] (1.23ns)   --->   "%exp_x_49_load_5 = load i10 %exp_x_49_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 925 'load' 'exp_x_49_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 926 [2/2] (1.23ns)   --->   "%exp_x_50_load_5 = load i10 %exp_x_50_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 926 'load' 'exp_x_50_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 927 [2/2] (1.23ns)   --->   "%exp_x_51_load_5 = load i10 %exp_x_51_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 927 'load' 'exp_x_51_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 928 [1/1] (0.77ns)   --->   "%add_ln1205_22 = add i9 %trunc_ln1207_cast14, i9 372" [activation_accelerator.cpp:1205]   --->   Operation 928 'add' 'add_ln1205_22' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%lshr_ln1207_13 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %add_ln1205_22, i32 6, i32 8" [activation_accelerator.cpp:1207]   --->   Operation 929 'partselect' 'lshr_ln1207_13' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln1207_45 = zext i3 %lshr_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 930 'zext' 'zext_ln1207_45' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%exp_x_52_addr_3 = getelementptr i32 %exp_x_52, i64 0, i64 %zext_ln1207_45" [activation_accelerator.cpp:1207]   --->   Operation 931 'getelementptr' 'exp_x_52_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%exp_x_53_addr_3 = getelementptr i32 %exp_x_53, i64 0, i64 %zext_ln1207_45" [activation_accelerator.cpp:1207]   --->   Operation 932 'getelementptr' 'exp_x_53_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%exp_x_54_addr_3 = getelementptr i32 %exp_x_54, i64 0, i64 %zext_ln1207_45" [activation_accelerator.cpp:1207]   --->   Operation 933 'getelementptr' 'exp_x_54_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%exp_x_55_addr_3 = getelementptr i32 %exp_x_55, i64 0, i64 %zext_ln1207_45" [activation_accelerator.cpp:1207]   --->   Operation 934 'getelementptr' 'exp_x_55_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.00ns)   --->   "%exp_x_56_addr_3 = getelementptr i32 %exp_x_56, i64 0, i64 %zext_ln1207_45" [activation_accelerator.cpp:1207]   --->   Operation 935 'getelementptr' 'exp_x_56_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 936 [1/1] (0.00ns)   --->   "%exp_x_57_addr_3 = getelementptr i32 %exp_x_57, i64 0, i64 %zext_ln1207_45" [activation_accelerator.cpp:1207]   --->   Operation 936 'getelementptr' 'exp_x_57_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%exp_x_58_addr_3 = getelementptr i32 %exp_x_58, i64 0, i64 %zext_ln1207_45" [activation_accelerator.cpp:1207]   --->   Operation 937 'getelementptr' 'exp_x_58_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%exp_x_59_addr_3 = getelementptr i32 %exp_x_59, i64 0, i64 %zext_ln1207_45" [activation_accelerator.cpp:1207]   --->   Operation 938 'getelementptr' 'exp_x_59_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 939 [2/2] (1.23ns)   --->   "%exp_x_52_load_5 = load i10 %exp_x_52_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 939 'load' 'exp_x_52_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 940 [2/2] (1.23ns)   --->   "%exp_x_53_load_5 = load i10 %exp_x_53_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 940 'load' 'exp_x_53_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 941 [2/2] (1.23ns)   --->   "%exp_x_54_load_5 = load i10 %exp_x_54_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 941 'load' 'exp_x_54_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 942 [2/2] (1.23ns)   --->   "%exp_x_55_load_5 = load i10 %exp_x_55_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 942 'load' 'exp_x_55_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 943 [2/2] (1.23ns)   --->   "%exp_x_56_load_5 = load i10 %exp_x_56_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 943 'load' 'exp_x_56_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 944 [2/2] (1.23ns)   --->   "%exp_x_57_load_5 = load i10 %exp_x_57_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 944 'load' 'exp_x_57_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 945 [2/2] (1.23ns)   --->   "%exp_x_58_load_5 = load i10 %exp_x_58_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 945 'load' 'exp_x_58_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 946 [2/2] (1.23ns)   --->   "%exp_x_59_load_5 = load i10 %exp_x_59_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 946 'load' 'exp_x_59_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 947 [1/1] (0.76ns)   --->   "%add_ln1205_23 = add i8 %trunc_ln1207_cast85, i8 140" [activation_accelerator.cpp:1205]   --->   Operation 947 'add' 'add_ln1205_23' <Predicate = (!icmp_ln1200)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln1207_4 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %add_ln1205_23, i32 6, i32 7" [activation_accelerator.cpp:1207]   --->   Operation 948 'partselect' 'trunc_ln1207_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln1207_10 = sext i2 %trunc_ln1207_4" [activation_accelerator.cpp:1207]   --->   Operation 949 'sext' 'sext_ln1207_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln1207_48 = zext i3 %sext_ln1207_10" [activation_accelerator.cpp:1207]   --->   Operation 950 'zext' 'zext_ln1207_48' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%exp_x_16_addr_3 = getelementptr i32 %exp_x_16, i64 0, i64 %zext_ln1207_48" [activation_accelerator.cpp:1207]   --->   Operation 951 'getelementptr' 'exp_x_16_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%exp_x_17_addr_3 = getelementptr i32 %exp_x_17, i64 0, i64 %zext_ln1207_48" [activation_accelerator.cpp:1207]   --->   Operation 952 'getelementptr' 'exp_x_17_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%exp_x_18_addr_3 = getelementptr i32 %exp_x_18, i64 0, i64 %zext_ln1207_48" [activation_accelerator.cpp:1207]   --->   Operation 953 'getelementptr' 'exp_x_18_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%exp_x_19_addr_3 = getelementptr i32 %exp_x_19, i64 0, i64 %zext_ln1207_48" [activation_accelerator.cpp:1207]   --->   Operation 954 'getelementptr' 'exp_x_19_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%exp_x_20_addr_3 = getelementptr i32 %exp_x_20, i64 0, i64 %zext_ln1207_48" [activation_accelerator.cpp:1207]   --->   Operation 955 'getelementptr' 'exp_x_20_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%exp_x_21_addr_3 = getelementptr i32 %exp_x_21, i64 0, i64 %zext_ln1207_48" [activation_accelerator.cpp:1207]   --->   Operation 956 'getelementptr' 'exp_x_21_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.00ns)   --->   "%exp_x_22_addr_3 = getelementptr i32 %exp_x_22, i64 0, i64 %zext_ln1207_48" [activation_accelerator.cpp:1207]   --->   Operation 957 'getelementptr' 'exp_x_22_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%exp_x_23_addr_3 = getelementptr i32 %exp_x_23, i64 0, i64 %zext_ln1207_48" [activation_accelerator.cpp:1207]   --->   Operation 958 'getelementptr' 'exp_x_23_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 959 [2/2] (1.23ns)   --->   "%exp_x_16_load_6 = load i10 %exp_x_16_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 959 'load' 'exp_x_16_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 960 [2/2] (1.23ns)   --->   "%exp_x_17_load_6 = load i10 %exp_x_17_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 960 'load' 'exp_x_17_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 961 [2/2] (1.23ns)   --->   "%exp_x_18_load_6 = load i10 %exp_x_18_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 961 'load' 'exp_x_18_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 962 [2/2] (1.23ns)   --->   "%exp_x_19_load_6 = load i10 %exp_x_19_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 962 'load' 'exp_x_19_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 963 [2/2] (1.23ns)   --->   "%exp_x_20_load_6 = load i10 %exp_x_20_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 963 'load' 'exp_x_20_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 964 [2/2] (1.23ns)   --->   "%exp_x_21_load_6 = load i10 %exp_x_21_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 964 'load' 'exp_x_21_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 965 [2/2] (1.23ns)   --->   "%exp_x_22_load_6 = load i10 %exp_x_22_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 965 'load' 'exp_x_22_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 966 [2/2] (1.23ns)   --->   "%exp_x_23_load_6 = load i10 %exp_x_23_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 966 'load' 'exp_x_23_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 967 [1/1] (0.76ns)   --->   "%add_ln1205_24 = add i8 %trunc_ln1207_cast85, i8 152" [activation_accelerator.cpp:1205]   --->   Operation 967 'add' 'add_ln1205_24' <Predicate = (!icmp_ln1200)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 968 [1/1] (0.00ns)   --->   "%trunc_ln1207_5 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %add_ln1205_24, i32 6, i32 7" [activation_accelerator.cpp:1207]   --->   Operation 968 'partselect' 'trunc_ln1207_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln1207_12 = sext i2 %trunc_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 969 'sext' 'sext_ln1207_12' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln1207_50 = zext i3 %sext_ln1207_12" [activation_accelerator.cpp:1207]   --->   Operation 970 'zext' 'zext_ln1207_50' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%exp_x_24_addr_3 = getelementptr i32 %exp_x_24, i64 0, i64 %zext_ln1207_50" [activation_accelerator.cpp:1207]   --->   Operation 971 'getelementptr' 'exp_x_24_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (0.00ns)   --->   "%exp_x_25_addr_3 = getelementptr i32 %exp_x_25, i64 0, i64 %zext_ln1207_50" [activation_accelerator.cpp:1207]   --->   Operation 972 'getelementptr' 'exp_x_25_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%exp_x_26_addr_3 = getelementptr i32 %exp_x_26, i64 0, i64 %zext_ln1207_50" [activation_accelerator.cpp:1207]   --->   Operation 973 'getelementptr' 'exp_x_26_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%exp_x_27_addr_3 = getelementptr i32 %exp_x_27, i64 0, i64 %zext_ln1207_50" [activation_accelerator.cpp:1207]   --->   Operation 974 'getelementptr' 'exp_x_27_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%exp_x_32_addr_3 = getelementptr i32 %exp_x_32, i64 0, i64 %zext_ln1207_50" [activation_accelerator.cpp:1207]   --->   Operation 975 'getelementptr' 'exp_x_32_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%exp_x_33_addr_3 = getelementptr i32 %exp_x_33, i64 0, i64 %zext_ln1207_50" [activation_accelerator.cpp:1207]   --->   Operation 976 'getelementptr' 'exp_x_33_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%exp_x_34_addr_3 = getelementptr i32 %exp_x_34, i64 0, i64 %zext_ln1207_50" [activation_accelerator.cpp:1207]   --->   Operation 977 'getelementptr' 'exp_x_34_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%exp_x_35_addr_3 = getelementptr i32 %exp_x_35, i64 0, i64 %zext_ln1207_50" [activation_accelerator.cpp:1207]   --->   Operation 978 'getelementptr' 'exp_x_35_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 979 [2/2] (1.23ns)   --->   "%exp_x_24_load_6 = load i10 %exp_x_24_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 979 'load' 'exp_x_24_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 980 [2/2] (1.23ns)   --->   "%exp_x_25_load_6 = load i10 %exp_x_25_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 980 'load' 'exp_x_25_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 981 [2/2] (1.23ns)   --->   "%exp_x_26_load_6 = load i10 %exp_x_26_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 981 'load' 'exp_x_26_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 982 [2/2] (1.23ns)   --->   "%exp_x_27_load_6 = load i10 %exp_x_27_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 982 'load' 'exp_x_27_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 983 [2/2] (1.23ns)   --->   "%exp_x_32_load_6 = load i10 %exp_x_32_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 983 'load' 'exp_x_32_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 984 [2/2] (1.23ns)   --->   "%exp_x_33_load_6 = load i10 %exp_x_33_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 984 'load' 'exp_x_33_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 985 [2/2] (1.23ns)   --->   "%exp_x_34_load_6 = load i10 %exp_x_34_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 985 'load' 'exp_x_34_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 986 [2/2] (1.23ns)   --->   "%exp_x_35_load_6 = load i10 %exp_x_35_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 986 'load' 'exp_x_35_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 987 [1/1] (0.76ns)   --->   "%add_ln1205_25 = add i8 %trunc_ln1207_cast85, i8 164" [activation_accelerator.cpp:1205]   --->   Operation 987 'add' 'add_ln1205_25' <Predicate = (!icmp_ln1200)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln1207_6 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %add_ln1205_25, i32 6, i32 7" [activation_accelerator.cpp:1207]   --->   Operation 988 'partselect' 'trunc_ln1207_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln1207_14 = sext i2 %trunc_ln1207_6" [activation_accelerator.cpp:1207]   --->   Operation 989 'sext' 'sext_ln1207_14' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln1207_52 = zext i3 %sext_ln1207_14" [activation_accelerator.cpp:1207]   --->   Operation 990 'zext' 'zext_ln1207_52' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (0.00ns)   --->   "%exp_x_36_addr_3 = getelementptr i32 %exp_x_36, i64 0, i64 %zext_ln1207_52" [activation_accelerator.cpp:1207]   --->   Operation 991 'getelementptr' 'exp_x_36_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%exp_x_37_addr_3 = getelementptr i32 %exp_x_37, i64 0, i64 %zext_ln1207_52" [activation_accelerator.cpp:1207]   --->   Operation 992 'getelementptr' 'exp_x_37_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.00ns)   --->   "%exp_x_38_addr_3 = getelementptr i32 %exp_x_38, i64 0, i64 %zext_ln1207_52" [activation_accelerator.cpp:1207]   --->   Operation 993 'getelementptr' 'exp_x_38_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%exp_x_39_addr_3 = getelementptr i32 %exp_x_39, i64 0, i64 %zext_ln1207_52" [activation_accelerator.cpp:1207]   --->   Operation 994 'getelementptr' 'exp_x_39_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%exp_x_40_addr_3 = getelementptr i32 %exp_x_40, i64 0, i64 %zext_ln1207_52" [activation_accelerator.cpp:1207]   --->   Operation 995 'getelementptr' 'exp_x_40_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%exp_x_41_addr_3 = getelementptr i32 %exp_x_41, i64 0, i64 %zext_ln1207_52" [activation_accelerator.cpp:1207]   --->   Operation 996 'getelementptr' 'exp_x_41_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%exp_x_42_addr_3 = getelementptr i32 %exp_x_42, i64 0, i64 %zext_ln1207_52" [activation_accelerator.cpp:1207]   --->   Operation 997 'getelementptr' 'exp_x_42_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%exp_x_43_addr_3 = getelementptr i32 %exp_x_43, i64 0, i64 %zext_ln1207_52" [activation_accelerator.cpp:1207]   --->   Operation 998 'getelementptr' 'exp_x_43_addr_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_2 : Operation 999 [2/2] (1.23ns)   --->   "%exp_x_36_load_6 = load i10 %exp_x_36_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 999 'load' 'exp_x_36_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 1000 [2/2] (1.23ns)   --->   "%exp_x_37_load_6 = load i10 %exp_x_37_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1000 'load' 'exp_x_37_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 1001 [2/2] (1.23ns)   --->   "%exp_x_38_load_6 = load i10 %exp_x_38_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1001 'load' 'exp_x_38_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 1002 [2/2] (1.23ns)   --->   "%exp_x_39_load_6 = load i10 %exp_x_39_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1002 'load' 'exp_x_39_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 1003 [2/2] (1.23ns)   --->   "%exp_x_40_load_6 = load i10 %exp_x_40_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1003 'load' 'exp_x_40_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 1004 [2/2] (1.23ns)   --->   "%exp_x_41_load_6 = load i10 %exp_x_41_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1004 'load' 'exp_x_41_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 1005 [2/2] (1.23ns)   --->   "%exp_x_42_load_6 = load i10 %exp_x_42_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1005 'load' 'exp_x_42_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 1006 [2/2] (1.23ns)   --->   "%exp_x_43_load_6 = load i10 %exp_x_43_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1006 'load' 'exp_x_43_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln1207_cast15 = zext i4 %i" [activation_accelerator.cpp:1200]   --->   Operation 1007 'zext' 'trunc_ln1207_cast15' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1008 [2/3] (7.01ns)   --->   "%y_3 = fmul i32 %tmp_6, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1008 'fmul' 'y_3' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1009 [2/3] (7.01ns)   --->   "%y_4 = fmul i32 %tmp_8, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1009 'fmul' 'y_4' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1010 [3/3] (7.01ns)   --->   "%y_6 = fmul i32 %tmp_12, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1010 'fmul' 'y_6' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1011 [3/3] (7.01ns)   --->   "%y_8 = fmul i32 %tmp_16, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1011 'fmul' 'y_8' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1012 [1/2] (1.23ns)   --->   "%exp_x_60_load_2 = load i10 %exp_x_60_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1012 'load' 'exp_x_60_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1013 [1/2] (1.23ns)   --->   "%exp_x_61_load_2 = load i10 %exp_x_61_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1013 'load' 'exp_x_61_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1014 [1/2] (1.23ns)   --->   "%exp_x_62_load_2 = load i10 %exp_x_62_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1014 'load' 'exp_x_62_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1015 [1/2] (1.23ns)   --->   "%exp_x_63_load_2 = load i10 %exp_x_63_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1015 'load' 'exp_x_63_load_2' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1016 [1/1] (0.72ns)   --->   "%tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_52_load_2, i32 %exp_x_53_load_2, i32 %exp_x_54_load_2, i32 %exp_x_55_load_2, i32 %exp_x_56_load_2, i32 %exp_x_57_load_2, i32 %exp_x_58_load_2, i32 %exp_x_59_load_2, i32 %exp_x_60_load_2, i32 %exp_x_61_load_2, i32 %exp_x_62_load_2, i32 %exp_x_63_load_2, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1016 'mux' 'tmp_30' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1017 [1/2] (1.23ns)   --->   "%exp_x_12_load_3 = load i10 %exp_x_12_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1017 'load' 'exp_x_12_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1018 [1/2] (1.23ns)   --->   "%exp_x_13_load_3 = load i10 %exp_x_13_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1018 'load' 'exp_x_13_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1019 [1/2] (1.23ns)   --->   "%exp_x_14_load_3 = load i10 %exp_x_14_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1019 'load' 'exp_x_14_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1020 [1/2] (1.23ns)   --->   "%exp_x_15_load_3 = load i10 %exp_x_15_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1020 'load' 'exp_x_15_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1021 [1/1] (0.72ns)   --->   "%tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_12_load_3, i32 %exp_x_13_load_3, i32 %exp_x_14_load_3, i32 %exp_x_15_load_3, i32 %exp_x_16_load_3, i32 %exp_x_17_load_3, i32 %exp_x_18_load_3, i32 %exp_x_19_load_3, i32 %exp_x_20_load_3, i32 %exp_x_21_load_3, i32 %exp_x_22_load_3, i32 %exp_x_23_load_3, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1021 'mux' 'tmp_34' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1022 [1/2] (1.23ns)   --->   "%exp_x_28_load_3 = load i10 %exp_x_28_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1022 'load' 'exp_x_28_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1023 [1/2] (1.23ns)   --->   "%exp_x_29_load_3 = load i10 %exp_x_29_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1023 'load' 'exp_x_29_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1024 [1/2] (1.23ns)   --->   "%exp_x_30_load_3 = load i10 %exp_x_30_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1024 'load' 'exp_x_30_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1025 [1/2] (1.23ns)   --->   "%exp_x_31_load_3 = load i10 %exp_x_31_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1025 'load' 'exp_x_31_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1026 [1/1] (0.72ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_24_load_3, i32 %exp_x_25_load_3, i32 %exp_x_26_load_3, i32 %exp_x_27_load_3, i32 %exp_x_28_load_3, i32 %exp_x_29_load_3, i32 %exp_x_30_load_3, i32 %exp_x_31_load_3, i32 %exp_x_32_load_3, i32 %exp_x_33_load_3, i32 %exp_x_34_load_3, i32 %exp_x_35_load_3, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1026 'mux' 'tmp_36' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1027 [1/2] (1.23ns)   --->   "%exp_x_44_load_3 = load i10 %exp_x_44_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1027 'load' 'exp_x_44_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1028 [1/2] (1.23ns)   --->   "%exp_x_45_load_3 = load i10 %exp_x_45_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1028 'load' 'exp_x_45_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1029 [1/2] (1.23ns)   --->   "%exp_x_46_load_3 = load i10 %exp_x_46_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1029 'load' 'exp_x_46_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1030 [1/2] (1.23ns)   --->   "%exp_x_47_load_3 = load i10 %exp_x_47_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1030 'load' 'exp_x_47_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1031 [1/1] (0.72ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_36_load_3, i32 %exp_x_37_load_3, i32 %exp_x_38_load_3, i32 %exp_x_39_load_3, i32 %exp_x_40_load_3, i32 %exp_x_41_load_3, i32 %exp_x_42_load_3, i32 %exp_x_43_load_3, i32 %exp_x_44_load_3, i32 %exp_x_45_load_3, i32 %exp_x_46_load_3, i32 %exp_x_47_load_3, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1031 'mux' 'tmp_38' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1032 [1/2] (1.23ns)   --->   "%exp_x_load_6 = load i10 %exp_x_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1032 'load' 'exp_x_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1033 [1/2] (1.23ns)   --->   "%exp_x_1_load_6 = load i10 %exp_x_1_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1033 'load' 'exp_x_1_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1034 [1/2] (1.23ns)   --->   "%exp_x_2_load_6 = load i10 %exp_x_2_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1034 'load' 'exp_x_2_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1035 [1/2] (1.23ns)   --->   "%exp_x_3_load_6 = load i10 %exp_x_3_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1035 'load' 'exp_x_3_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1036 [1/2] (1.23ns)   --->   "%exp_x_4_load_6 = load i10 %exp_x_4_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1036 'load' 'exp_x_4_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1037 [1/2] (1.23ns)   --->   "%exp_x_5_load_6 = load i10 %exp_x_5_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1037 'load' 'exp_x_5_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1038 [1/2] (1.23ns)   --->   "%exp_x_6_load_6 = load i10 %exp_x_6_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1038 'load' 'exp_x_6_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1039 [1/2] (1.23ns)   --->   "%exp_x_7_load_6 = load i10 %exp_x_7_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1039 'load' 'exp_x_7_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1040 [1/2] (1.23ns)   --->   "%exp_x_60_load_3 = load i10 %exp_x_60_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1040 'load' 'exp_x_60_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1041 [1/2] (1.23ns)   --->   "%exp_x_61_load_3 = load i10 %exp_x_61_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1041 'load' 'exp_x_61_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1042 [1/2] (1.23ns)   --->   "%exp_x_62_load_3 = load i10 %exp_x_62_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1042 'load' 'exp_x_62_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1043 [1/2] (1.23ns)   --->   "%exp_x_63_load_3 = load i10 %exp_x_63_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1043 'load' 'exp_x_63_load_3' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1044 [1/1] (0.72ns)   --->   "%tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_60_load_3, i32 %exp_x_61_load_3, i32 %exp_x_62_load_3, i32 %exp_x_63_load_3, i32 %exp_x_load_6, i32 %exp_x_1_load_6, i32 %exp_x_2_load_6, i32 %exp_x_3_load_6, i32 %exp_x_4_load_6, i32 %exp_x_5_load_6, i32 %exp_x_6_load_6, i32 %exp_x_7_load_6, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1044 'mux' 'tmp_42' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1045 [1/2] (1.23ns)   --->   "%exp_x_8_load_6 = load i10 %exp_x_8_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1045 'load' 'exp_x_8_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1046 [1/2] (1.23ns)   --->   "%exp_x_9_load_6 = load i10 %exp_x_9_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1046 'load' 'exp_x_9_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1047 [1/2] (1.23ns)   --->   "%exp_x_10_load_6 = load i10 %exp_x_10_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1047 'load' 'exp_x_10_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1048 [1/2] (1.23ns)   --->   "%exp_x_11_load_6 = load i10 %exp_x_11_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1048 'load' 'exp_x_11_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1049 [1/2] (1.23ns)   --->   "%exp_x_12_load_4 = load i10 %exp_x_12_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1049 'load' 'exp_x_12_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1050 [1/2] (1.23ns)   --->   "%exp_x_13_load_4 = load i10 %exp_x_13_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1050 'load' 'exp_x_13_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1051 [1/2] (1.23ns)   --->   "%exp_x_14_load_4 = load i10 %exp_x_14_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1051 'load' 'exp_x_14_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1052 [1/2] (1.23ns)   --->   "%exp_x_15_load_4 = load i10 %exp_x_15_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1052 'load' 'exp_x_15_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1053 [1/2] (1.23ns)   --->   "%exp_x_16_load_4 = load i10 %exp_x_16_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1053 'load' 'exp_x_16_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1054 [1/2] (1.23ns)   --->   "%exp_x_17_load_4 = load i10 %exp_x_17_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1054 'load' 'exp_x_17_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1055 [1/2] (1.23ns)   --->   "%exp_x_18_load_4 = load i10 %exp_x_18_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1055 'load' 'exp_x_18_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1056 [1/2] (1.23ns)   --->   "%exp_x_19_load_4 = load i10 %exp_x_19_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1056 'load' 'exp_x_19_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1057 [1/1] (0.72ns)   --->   "%tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_8_load_6, i32 %exp_x_9_load_6, i32 %exp_x_10_load_6, i32 %exp_x_11_load_6, i32 %exp_x_12_load_4, i32 %exp_x_13_load_4, i32 %exp_x_14_load_4, i32 %exp_x_15_load_4, i32 %exp_x_16_load_4, i32 %exp_x_17_load_4, i32 %exp_x_18_load_4, i32 %exp_x_19_load_4, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1057 'mux' 'tmp_44' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1058 [1/2] (1.23ns)   --->   "%exp_x_20_load_4 = load i10 %exp_x_20_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1058 'load' 'exp_x_20_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1059 [1/2] (1.23ns)   --->   "%exp_x_21_load_4 = load i10 %exp_x_21_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1059 'load' 'exp_x_21_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1060 [1/2] (1.23ns)   --->   "%exp_x_22_load_4 = load i10 %exp_x_22_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1060 'load' 'exp_x_22_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1061 [1/2] (1.23ns)   --->   "%exp_x_23_load_4 = load i10 %exp_x_23_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1061 'load' 'exp_x_23_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1062 [1/2] (1.23ns)   --->   "%exp_x_24_load_4 = load i10 %exp_x_24_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1062 'load' 'exp_x_24_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1063 [1/2] (1.23ns)   --->   "%exp_x_25_load_4 = load i10 %exp_x_25_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1063 'load' 'exp_x_25_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1064 [1/2] (1.23ns)   --->   "%exp_x_26_load_4 = load i10 %exp_x_26_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1064 'load' 'exp_x_26_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1065 [1/2] (1.23ns)   --->   "%exp_x_27_load_4 = load i10 %exp_x_27_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1065 'load' 'exp_x_27_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1066 [1/2] (1.23ns)   --->   "%exp_x_28_load_4 = load i10 %exp_x_28_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1066 'load' 'exp_x_28_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1067 [1/2] (1.23ns)   --->   "%exp_x_29_load_4 = load i10 %exp_x_29_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1067 'load' 'exp_x_29_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1068 [1/2] (1.23ns)   --->   "%exp_x_30_load_4 = load i10 %exp_x_30_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1068 'load' 'exp_x_30_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1069 [1/2] (1.23ns)   --->   "%exp_x_31_load_4 = load i10 %exp_x_31_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1069 'load' 'exp_x_31_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1070 [1/1] (0.72ns)   --->   "%tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_20_load_4, i32 %exp_x_21_load_4, i32 %exp_x_22_load_4, i32 %exp_x_23_load_4, i32 %exp_x_24_load_4, i32 %exp_x_25_load_4, i32 %exp_x_26_load_4, i32 %exp_x_27_load_4, i32 %exp_x_28_load_4, i32 %exp_x_29_load_4, i32 %exp_x_30_load_4, i32 %exp_x_31_load_4, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1070 'mux' 'tmp_46' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1071 [1/2] (1.23ns)   --->   "%exp_x_44_load_4 = load i10 %exp_x_44_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1071 'load' 'exp_x_44_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1072 [1/2] (1.23ns)   --->   "%exp_x_45_load_4 = load i10 %exp_x_45_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1072 'load' 'exp_x_45_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1073 [1/2] (1.23ns)   --->   "%exp_x_46_load_4 = load i10 %exp_x_46_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1073 'load' 'exp_x_46_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1074 [1/2] (1.23ns)   --->   "%exp_x_47_load_4 = load i10 %exp_x_47_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1074 'load' 'exp_x_47_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1075 [1/2] (1.23ns)   --->   "%exp_x_48_load_4 = load i10 %exp_x_48_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1075 'load' 'exp_x_48_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1076 [1/2] (1.23ns)   --->   "%exp_x_49_load_4 = load i10 %exp_x_49_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1076 'load' 'exp_x_49_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1077 [1/2] (1.23ns)   --->   "%exp_x_50_load_4 = load i10 %exp_x_50_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1077 'load' 'exp_x_50_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1078 [1/2] (1.23ns)   --->   "%exp_x_51_load_4 = load i10 %exp_x_51_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1078 'load' 'exp_x_51_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1079 [1/2] (1.23ns)   --->   "%exp_x_52_load_4 = load i10 %exp_x_52_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1079 'load' 'exp_x_52_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1080 [1/2] (1.23ns)   --->   "%exp_x_53_load_4 = load i10 %exp_x_53_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1080 'load' 'exp_x_53_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1081 [1/2] (1.23ns)   --->   "%exp_x_54_load_4 = load i10 %exp_x_54_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1081 'load' 'exp_x_54_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1082 [1/2] (1.23ns)   --->   "%exp_x_55_load_4 = load i10 %exp_x_55_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1082 'load' 'exp_x_55_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1083 [1/1] (0.72ns)   --->   "%tmp_50 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_44_load_4, i32 %exp_x_45_load_4, i32 %exp_x_46_load_4, i32 %exp_x_47_load_4, i32 %exp_x_48_load_4, i32 %exp_x_49_load_4, i32 %exp_x_50_load_4, i32 %exp_x_51_load_4, i32 %exp_x_52_load_4, i32 %exp_x_53_load_4, i32 %exp_x_54_load_4, i32 %exp_x_55_load_4, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1083 'mux' 'tmp_50' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1084 [1/1] (0.00ns)   --->   "%exp_x_60_addr_4 = getelementptr i32 %exp_x_60, i64 0, i64 %zext_ln1207_36" [activation_accelerator.cpp:1207]   --->   Operation 1084 'getelementptr' 'exp_x_60_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1085 [1/1] (0.00ns)   --->   "%exp_x_61_addr_4 = getelementptr i32 %exp_x_61, i64 0, i64 %zext_ln1207_36" [activation_accelerator.cpp:1207]   --->   Operation 1085 'getelementptr' 'exp_x_61_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1086 [1/1] (0.00ns)   --->   "%exp_x_62_addr_4 = getelementptr i32 %exp_x_62, i64 0, i64 %zext_ln1207_36" [activation_accelerator.cpp:1207]   --->   Operation 1086 'getelementptr' 'exp_x_62_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1087 [1/1] (0.00ns)   --->   "%exp_x_63_addr_4 = getelementptr i32 %exp_x_63, i64 0, i64 %zext_ln1207_36" [activation_accelerator.cpp:1207]   --->   Operation 1087 'getelementptr' 'exp_x_63_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1088 [1/2] (1.23ns)   --->   "%exp_x_load_7 = load i10 %exp_x_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1088 'load' 'exp_x_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1089 [1/2] (1.23ns)   --->   "%exp_x_1_load_7 = load i10 %exp_x_1_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1089 'load' 'exp_x_1_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1090 [1/2] (1.23ns)   --->   "%exp_x_2_load_7 = load i10 %exp_x_2_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1090 'load' 'exp_x_2_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1091 [1/2] (1.23ns)   --->   "%exp_x_3_load_7 = load i10 %exp_x_3_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1091 'load' 'exp_x_3_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1092 [1/2] (1.23ns)   --->   "%exp_x_56_load_4 = load i10 %exp_x_56_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1092 'load' 'exp_x_56_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1093 [1/2] (1.23ns)   --->   "%exp_x_57_load_4 = load i10 %exp_x_57_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1093 'load' 'exp_x_57_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1094 [1/2] (1.23ns)   --->   "%exp_x_58_load_4 = load i10 %exp_x_58_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1094 'load' 'exp_x_58_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1095 [1/2] (1.23ns)   --->   "%exp_x_59_load_4 = load i10 %exp_x_59_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1095 'load' 'exp_x_59_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1096 [2/2] (1.23ns)   --->   "%exp_x_60_load_4 = load i10 %exp_x_60_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1096 'load' 'exp_x_60_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1097 [2/2] (1.23ns)   --->   "%exp_x_61_load_4 = load i10 %exp_x_61_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1097 'load' 'exp_x_61_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1098 [2/2] (1.23ns)   --->   "%exp_x_62_load_4 = load i10 %exp_x_62_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1098 'load' 'exp_x_62_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1099 [2/2] (1.23ns)   --->   "%exp_x_63_load_4 = load i10 %exp_x_63_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1099 'load' 'exp_x_63_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1100 [1/1] (0.00ns)   --->   "%exp_x_12_addr_4 = getelementptr i32 %exp_x_12, i64 0, i64 %zext_ln1207_38" [activation_accelerator.cpp:1207]   --->   Operation 1100 'getelementptr' 'exp_x_12_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1101 [1/1] (0.00ns)   --->   "%exp_x_13_addr_4 = getelementptr i32 %exp_x_13, i64 0, i64 %zext_ln1207_38" [activation_accelerator.cpp:1207]   --->   Operation 1101 'getelementptr' 'exp_x_13_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1102 [1/1] (0.00ns)   --->   "%exp_x_14_addr_4 = getelementptr i32 %exp_x_14, i64 0, i64 %zext_ln1207_38" [activation_accelerator.cpp:1207]   --->   Operation 1102 'getelementptr' 'exp_x_14_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1103 [1/1] (0.00ns)   --->   "%exp_x_15_addr_4 = getelementptr i32 %exp_x_15, i64 0, i64 %zext_ln1207_38" [activation_accelerator.cpp:1207]   --->   Operation 1103 'getelementptr' 'exp_x_15_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1104 [1/2] (1.23ns)   --->   "%exp_x_4_load_7 = load i10 %exp_x_4_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1104 'load' 'exp_x_4_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1105 [1/2] (1.23ns)   --->   "%exp_x_5_load_7 = load i10 %exp_x_5_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1105 'load' 'exp_x_5_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1106 [1/2] (1.23ns)   --->   "%exp_x_6_load_7 = load i10 %exp_x_6_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1106 'load' 'exp_x_6_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1107 [1/2] (1.23ns)   --->   "%exp_x_7_load_7 = load i10 %exp_x_7_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1107 'load' 'exp_x_7_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1108 [1/2] (1.23ns)   --->   "%exp_x_8_load_7 = load i10 %exp_x_8_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1108 'load' 'exp_x_8_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1109 [1/2] (1.23ns)   --->   "%exp_x_9_load_7 = load i10 %exp_x_9_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1109 'load' 'exp_x_9_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1110 [1/2] (1.23ns)   --->   "%exp_x_10_load_7 = load i10 %exp_x_10_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1110 'load' 'exp_x_10_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1111 [1/2] (1.23ns)   --->   "%exp_x_11_load_7 = load i10 %exp_x_11_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1111 'load' 'exp_x_11_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1112 [2/2] (1.23ns)   --->   "%exp_x_12_load_5 = load i10 %exp_x_12_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1112 'load' 'exp_x_12_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1113 [2/2] (1.23ns)   --->   "%exp_x_13_load_5 = load i10 %exp_x_13_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1113 'load' 'exp_x_13_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1114 [2/2] (1.23ns)   --->   "%exp_x_14_load_5 = load i10 %exp_x_14_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1114 'load' 'exp_x_14_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1115 [2/2] (1.23ns)   --->   "%exp_x_15_load_5 = load i10 %exp_x_15_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1115 'load' 'exp_x_15_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1116 [1/1] (0.00ns)   --->   "%exp_x_28_addr_4 = getelementptr i32 %exp_x_28, i64 0, i64 %zext_ln1207_41" [activation_accelerator.cpp:1207]   --->   Operation 1116 'getelementptr' 'exp_x_28_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1117 [1/1] (0.00ns)   --->   "%exp_x_29_addr_4 = getelementptr i32 %exp_x_29, i64 0, i64 %zext_ln1207_41" [activation_accelerator.cpp:1207]   --->   Operation 1117 'getelementptr' 'exp_x_29_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1118 [1/1] (0.00ns)   --->   "%exp_x_30_addr_4 = getelementptr i32 %exp_x_30, i64 0, i64 %zext_ln1207_41" [activation_accelerator.cpp:1207]   --->   Operation 1118 'getelementptr' 'exp_x_30_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1119 [1/1] (0.00ns)   --->   "%exp_x_31_addr_4 = getelementptr i32 %exp_x_31, i64 0, i64 %zext_ln1207_41" [activation_accelerator.cpp:1207]   --->   Operation 1119 'getelementptr' 'exp_x_31_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1120 [2/2] (1.23ns)   --->   "%exp_x_28_load_5 = load i10 %exp_x_28_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1120 'load' 'exp_x_28_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1121 [2/2] (1.23ns)   --->   "%exp_x_29_load_5 = load i10 %exp_x_29_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1121 'load' 'exp_x_29_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1122 [2/2] (1.23ns)   --->   "%exp_x_30_load_5 = load i10 %exp_x_30_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1122 'load' 'exp_x_30_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1123 [2/2] (1.23ns)   --->   "%exp_x_31_load_5 = load i10 %exp_x_31_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1123 'load' 'exp_x_31_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1124 [1/2] (1.23ns)   --->   "%exp_x_32_load_5 = load i10 %exp_x_32_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1124 'load' 'exp_x_32_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1125 [1/2] (1.23ns)   --->   "%exp_x_33_load_5 = load i10 %exp_x_33_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1125 'load' 'exp_x_33_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1126 [1/2] (1.23ns)   --->   "%exp_x_34_load_5 = load i10 %exp_x_34_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1126 'load' 'exp_x_34_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1127 [1/2] (1.23ns)   --->   "%exp_x_35_load_5 = load i10 %exp_x_35_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1127 'load' 'exp_x_35_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1128 [1/2] (1.23ns)   --->   "%exp_x_36_load_5 = load i10 %exp_x_36_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1128 'load' 'exp_x_36_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1129 [1/2] (1.23ns)   --->   "%exp_x_37_load_5 = load i10 %exp_x_37_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1129 'load' 'exp_x_37_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1130 [1/2] (1.23ns)   --->   "%exp_x_38_load_5 = load i10 %exp_x_38_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1130 'load' 'exp_x_38_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1131 [1/2] (1.23ns)   --->   "%exp_x_39_load_5 = load i10 %exp_x_39_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1131 'load' 'exp_x_39_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1132 [1/1] (0.00ns)   --->   "%exp_x_44_addr_4 = getelementptr i32 %exp_x_44, i64 0, i64 %zext_ln1207_43" [activation_accelerator.cpp:1207]   --->   Operation 1132 'getelementptr' 'exp_x_44_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1133 [1/1] (0.00ns)   --->   "%exp_x_45_addr_4 = getelementptr i32 %exp_x_45, i64 0, i64 %zext_ln1207_43" [activation_accelerator.cpp:1207]   --->   Operation 1133 'getelementptr' 'exp_x_45_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1134 [1/1] (0.00ns)   --->   "%exp_x_46_addr_4 = getelementptr i32 %exp_x_46, i64 0, i64 %zext_ln1207_43" [activation_accelerator.cpp:1207]   --->   Operation 1134 'getelementptr' 'exp_x_46_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1135 [1/1] (0.00ns)   --->   "%exp_x_47_addr_4 = getelementptr i32 %exp_x_47, i64 0, i64 %zext_ln1207_43" [activation_accelerator.cpp:1207]   --->   Operation 1135 'getelementptr' 'exp_x_47_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1136 [1/2] (1.23ns)   --->   "%exp_x_40_load_5 = load i10 %exp_x_40_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1136 'load' 'exp_x_40_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1137 [1/2] (1.23ns)   --->   "%exp_x_41_load_5 = load i10 %exp_x_41_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1137 'load' 'exp_x_41_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1138 [1/2] (1.23ns)   --->   "%exp_x_42_load_5 = load i10 %exp_x_42_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1138 'load' 'exp_x_42_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1139 [1/2] (1.23ns)   --->   "%exp_x_43_load_5 = load i10 %exp_x_43_addr_2" [activation_accelerator.cpp:1207]   --->   Operation 1139 'load' 'exp_x_43_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1140 [2/2] (1.23ns)   --->   "%exp_x_44_load_5 = load i10 %exp_x_44_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1140 'load' 'exp_x_44_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1141 [2/2] (1.23ns)   --->   "%exp_x_45_load_5 = load i10 %exp_x_45_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1141 'load' 'exp_x_45_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1142 [2/2] (1.23ns)   --->   "%exp_x_46_load_5 = load i10 %exp_x_46_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1142 'load' 'exp_x_46_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1143 [2/2] (1.23ns)   --->   "%exp_x_47_load_5 = load i10 %exp_x_47_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1143 'load' 'exp_x_47_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1144 [1/2] (1.23ns)   --->   "%exp_x_48_load_5 = load i10 %exp_x_48_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1144 'load' 'exp_x_48_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1145 [1/2] (1.23ns)   --->   "%exp_x_49_load_5 = load i10 %exp_x_49_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1145 'load' 'exp_x_49_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1146 [1/2] (1.23ns)   --->   "%exp_x_50_load_5 = load i10 %exp_x_50_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1146 'load' 'exp_x_50_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1147 [1/2] (1.23ns)   --->   "%exp_x_51_load_5 = load i10 %exp_x_51_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1147 'load' 'exp_x_51_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1148 [1/1] (0.00ns)   --->   "%exp_x_60_addr_5 = getelementptr i32 %exp_x_60, i64 0, i64 %zext_ln1207_45" [activation_accelerator.cpp:1207]   --->   Operation 1148 'getelementptr' 'exp_x_60_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1149 [1/1] (0.00ns)   --->   "%exp_x_61_addr_5 = getelementptr i32 %exp_x_61, i64 0, i64 %zext_ln1207_45" [activation_accelerator.cpp:1207]   --->   Operation 1149 'getelementptr' 'exp_x_61_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1150 [1/1] (0.00ns)   --->   "%exp_x_62_addr_5 = getelementptr i32 %exp_x_62, i64 0, i64 %zext_ln1207_45" [activation_accelerator.cpp:1207]   --->   Operation 1150 'getelementptr' 'exp_x_62_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1151 [1/1] (0.00ns)   --->   "%exp_x_63_addr_5 = getelementptr i32 %exp_x_63, i64 0, i64 %zext_ln1207_45" [activation_accelerator.cpp:1207]   --->   Operation 1151 'getelementptr' 'exp_x_63_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1152 [1/2] (1.23ns)   --->   "%exp_x_52_load_5 = load i10 %exp_x_52_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1152 'load' 'exp_x_52_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1153 [1/2] (1.23ns)   --->   "%exp_x_53_load_5 = load i10 %exp_x_53_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1153 'load' 'exp_x_53_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1154 [1/2] (1.23ns)   --->   "%exp_x_54_load_5 = load i10 %exp_x_54_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1154 'load' 'exp_x_54_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1155 [1/2] (1.23ns)   --->   "%exp_x_55_load_5 = load i10 %exp_x_55_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1155 'load' 'exp_x_55_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1156 [1/2] (1.23ns)   --->   "%exp_x_56_load_5 = load i10 %exp_x_56_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1156 'load' 'exp_x_56_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1157 [1/2] (1.23ns)   --->   "%exp_x_57_load_5 = load i10 %exp_x_57_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1157 'load' 'exp_x_57_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1158 [1/2] (1.23ns)   --->   "%exp_x_58_load_5 = load i10 %exp_x_58_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1158 'load' 'exp_x_58_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1159 [1/2] (1.23ns)   --->   "%exp_x_59_load_5 = load i10 %exp_x_59_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1159 'load' 'exp_x_59_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1160 [2/2] (1.23ns)   --->   "%exp_x_60_load_5 = load i10 %exp_x_60_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1160 'load' 'exp_x_60_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1161 [2/2] (1.23ns)   --->   "%exp_x_61_load_5 = load i10 %exp_x_61_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1161 'load' 'exp_x_61_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1162 [2/2] (1.23ns)   --->   "%exp_x_62_load_5 = load i10 %exp_x_62_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1162 'load' 'exp_x_62_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1163 [2/2] (1.23ns)   --->   "%exp_x_63_load_5 = load i10 %exp_x_63_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1163 'load' 'exp_x_63_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1164 [1/1] (0.00ns)   --->   "%exp_x_12_addr_5 = getelementptr i32 %exp_x_12, i64 0, i64 %zext_ln1207_48" [activation_accelerator.cpp:1207]   --->   Operation 1164 'getelementptr' 'exp_x_12_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1165 [1/1] (0.00ns)   --->   "%exp_x_13_addr_5 = getelementptr i32 %exp_x_13, i64 0, i64 %zext_ln1207_48" [activation_accelerator.cpp:1207]   --->   Operation 1165 'getelementptr' 'exp_x_13_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns)   --->   "%exp_x_14_addr_5 = getelementptr i32 %exp_x_14, i64 0, i64 %zext_ln1207_48" [activation_accelerator.cpp:1207]   --->   Operation 1166 'getelementptr' 'exp_x_14_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1167 [1/1] (0.00ns)   --->   "%exp_x_15_addr_5 = getelementptr i32 %exp_x_15, i64 0, i64 %zext_ln1207_48" [activation_accelerator.cpp:1207]   --->   Operation 1167 'getelementptr' 'exp_x_15_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1168 [2/2] (1.23ns)   --->   "%exp_x_12_load_6 = load i10 %exp_x_12_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1168 'load' 'exp_x_12_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1169 [2/2] (1.23ns)   --->   "%exp_x_13_load_6 = load i10 %exp_x_13_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1169 'load' 'exp_x_13_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1170 [2/2] (1.23ns)   --->   "%exp_x_14_load_6 = load i10 %exp_x_14_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1170 'load' 'exp_x_14_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1171 [2/2] (1.23ns)   --->   "%exp_x_15_load_6 = load i10 %exp_x_15_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1171 'load' 'exp_x_15_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1172 [1/2] (1.23ns)   --->   "%exp_x_16_load_6 = load i10 %exp_x_16_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1172 'load' 'exp_x_16_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1173 [1/2] (1.23ns)   --->   "%exp_x_17_load_6 = load i10 %exp_x_17_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1173 'load' 'exp_x_17_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1174 [1/2] (1.23ns)   --->   "%exp_x_18_load_6 = load i10 %exp_x_18_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1174 'load' 'exp_x_18_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1175 [1/2] (1.23ns)   --->   "%exp_x_19_load_6 = load i10 %exp_x_19_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1175 'load' 'exp_x_19_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1176 [1/2] (1.23ns)   --->   "%exp_x_20_load_6 = load i10 %exp_x_20_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1176 'load' 'exp_x_20_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1177 [1/2] (1.23ns)   --->   "%exp_x_21_load_6 = load i10 %exp_x_21_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1177 'load' 'exp_x_21_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1178 [1/2] (1.23ns)   --->   "%exp_x_22_load_6 = load i10 %exp_x_22_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1178 'load' 'exp_x_22_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1179 [1/2] (1.23ns)   --->   "%exp_x_23_load_6 = load i10 %exp_x_23_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1179 'load' 'exp_x_23_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1180 [1/1] (0.00ns)   --->   "%exp_x_28_addr_5 = getelementptr i32 %exp_x_28, i64 0, i64 %zext_ln1207_50" [activation_accelerator.cpp:1207]   --->   Operation 1180 'getelementptr' 'exp_x_28_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1181 [1/1] (0.00ns)   --->   "%exp_x_29_addr_5 = getelementptr i32 %exp_x_29, i64 0, i64 %zext_ln1207_50" [activation_accelerator.cpp:1207]   --->   Operation 1181 'getelementptr' 'exp_x_29_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (0.00ns)   --->   "%exp_x_30_addr_5 = getelementptr i32 %exp_x_30, i64 0, i64 %zext_ln1207_50" [activation_accelerator.cpp:1207]   --->   Operation 1182 'getelementptr' 'exp_x_30_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%exp_x_31_addr_5 = getelementptr i32 %exp_x_31, i64 0, i64 %zext_ln1207_50" [activation_accelerator.cpp:1207]   --->   Operation 1183 'getelementptr' 'exp_x_31_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1184 [1/2] (1.23ns)   --->   "%exp_x_24_load_6 = load i10 %exp_x_24_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1184 'load' 'exp_x_24_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1185 [1/2] (1.23ns)   --->   "%exp_x_25_load_6 = load i10 %exp_x_25_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1185 'load' 'exp_x_25_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1186 [1/2] (1.23ns)   --->   "%exp_x_26_load_6 = load i10 %exp_x_26_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1186 'load' 'exp_x_26_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1187 [1/2] (1.23ns)   --->   "%exp_x_27_load_6 = load i10 %exp_x_27_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1187 'load' 'exp_x_27_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1188 [2/2] (1.23ns)   --->   "%exp_x_28_load_6 = load i10 %exp_x_28_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1188 'load' 'exp_x_28_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1189 [2/2] (1.23ns)   --->   "%exp_x_29_load_6 = load i10 %exp_x_29_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1189 'load' 'exp_x_29_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1190 [2/2] (1.23ns)   --->   "%exp_x_30_load_6 = load i10 %exp_x_30_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1190 'load' 'exp_x_30_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1191 [2/2] (1.23ns)   --->   "%exp_x_31_load_6 = load i10 %exp_x_31_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1191 'load' 'exp_x_31_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1192 [1/2] (1.23ns)   --->   "%exp_x_32_load_6 = load i10 %exp_x_32_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1192 'load' 'exp_x_32_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1193 [1/2] (1.23ns)   --->   "%exp_x_33_load_6 = load i10 %exp_x_33_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1193 'load' 'exp_x_33_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1194 [1/2] (1.23ns)   --->   "%exp_x_34_load_6 = load i10 %exp_x_34_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1194 'load' 'exp_x_34_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1195 [1/2] (1.23ns)   --->   "%exp_x_35_load_6 = load i10 %exp_x_35_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1195 'load' 'exp_x_35_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1196 [1/1] (0.00ns)   --->   "%exp_x_44_addr_5 = getelementptr i32 %exp_x_44, i64 0, i64 %zext_ln1207_52" [activation_accelerator.cpp:1207]   --->   Operation 1196 'getelementptr' 'exp_x_44_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1197 [1/1] (0.00ns)   --->   "%exp_x_45_addr_5 = getelementptr i32 %exp_x_45, i64 0, i64 %zext_ln1207_52" [activation_accelerator.cpp:1207]   --->   Operation 1197 'getelementptr' 'exp_x_45_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1198 [1/1] (0.00ns)   --->   "%exp_x_46_addr_5 = getelementptr i32 %exp_x_46, i64 0, i64 %zext_ln1207_52" [activation_accelerator.cpp:1207]   --->   Operation 1198 'getelementptr' 'exp_x_46_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1199 [1/1] (0.00ns)   --->   "%exp_x_47_addr_5 = getelementptr i32 %exp_x_47, i64 0, i64 %zext_ln1207_52" [activation_accelerator.cpp:1207]   --->   Operation 1199 'getelementptr' 'exp_x_47_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1200 [1/2] (1.23ns)   --->   "%exp_x_36_load_6 = load i10 %exp_x_36_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1200 'load' 'exp_x_36_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1201 [1/2] (1.23ns)   --->   "%exp_x_37_load_6 = load i10 %exp_x_37_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1201 'load' 'exp_x_37_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1202 [1/2] (1.23ns)   --->   "%exp_x_38_load_6 = load i10 %exp_x_38_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1202 'load' 'exp_x_38_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1203 [1/2] (1.23ns)   --->   "%exp_x_39_load_6 = load i10 %exp_x_39_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1203 'load' 'exp_x_39_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1204 [1/2] (1.23ns)   --->   "%exp_x_40_load_6 = load i10 %exp_x_40_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1204 'load' 'exp_x_40_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1205 [1/2] (1.23ns)   --->   "%exp_x_41_load_6 = load i10 %exp_x_41_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1205 'load' 'exp_x_41_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1206 [1/2] (1.23ns)   --->   "%exp_x_42_load_6 = load i10 %exp_x_42_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1206 'load' 'exp_x_42_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1207 [1/2] (1.23ns)   --->   "%exp_x_43_load_6 = load i10 %exp_x_43_addr_3" [activation_accelerator.cpp:1207]   --->   Operation 1207 'load' 'exp_x_43_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1208 [2/2] (1.23ns)   --->   "%exp_x_44_load_6 = load i10 %exp_x_44_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1208 'load' 'exp_x_44_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1209 [2/2] (1.23ns)   --->   "%exp_x_45_load_6 = load i10 %exp_x_45_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1209 'load' 'exp_x_45_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1210 [2/2] (1.23ns)   --->   "%exp_x_46_load_6 = load i10 %exp_x_46_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1210 'load' 'exp_x_46_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1211 [2/2] (1.23ns)   --->   "%exp_x_47_load_6 = load i10 %exp_x_47_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1211 'load' 'exp_x_47_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1212 [1/1] (0.76ns)   --->   "%add_ln1205_26 = add i8 %trunc_ln1207_cast85, i8 188" [activation_accelerator.cpp:1205]   --->   Operation 1212 'add' 'add_ln1205_26' <Predicate = (!icmp_ln1200)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1213 [1/1] (0.00ns)   --->   "%trunc_ln1207_7 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %add_ln1205_26, i32 6, i32 7" [activation_accelerator.cpp:1207]   --->   Operation 1213 'partselect' 'trunc_ln1207_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln1207_17 = sext i2 %trunc_ln1207_7" [activation_accelerator.cpp:1207]   --->   Operation 1214 'sext' 'sext_ln1207_17' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln1207_55 = zext i3 %sext_ln1207_17" [activation_accelerator.cpp:1207]   --->   Operation 1215 'zext' 'zext_ln1207_55' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1216 [1/1] (0.00ns)   --->   "%exp_x_addr_4 = getelementptr i32 %exp_x, i64 0, i64 %zext_ln1207_55" [activation_accelerator.cpp:1207]   --->   Operation 1216 'getelementptr' 'exp_x_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1217 [1/1] (0.00ns)   --->   "%exp_x_1_addr_4 = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln1207_55" [activation_accelerator.cpp:1207]   --->   Operation 1217 'getelementptr' 'exp_x_1_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.00ns)   --->   "%exp_x_2_addr_4 = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln1207_55" [activation_accelerator.cpp:1207]   --->   Operation 1218 'getelementptr' 'exp_x_2_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1219 [1/1] (0.00ns)   --->   "%exp_x_3_addr_4 = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln1207_55" [activation_accelerator.cpp:1207]   --->   Operation 1219 'getelementptr' 'exp_x_3_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1220 [1/1] (0.00ns)   --->   "%exp_x_4_addr_4 = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln1207_55" [activation_accelerator.cpp:1207]   --->   Operation 1220 'getelementptr' 'exp_x_4_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1221 [1/1] (0.00ns)   --->   "%exp_x_5_addr_4 = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln1207_55" [activation_accelerator.cpp:1207]   --->   Operation 1221 'getelementptr' 'exp_x_5_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1222 [1/1] (0.00ns)   --->   "%exp_x_6_addr_4 = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln1207_55" [activation_accelerator.cpp:1207]   --->   Operation 1222 'getelementptr' 'exp_x_6_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1223 [1/1] (0.00ns)   --->   "%exp_x_7_addr_4 = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln1207_55" [activation_accelerator.cpp:1207]   --->   Operation 1223 'getelementptr' 'exp_x_7_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1224 [2/2] (1.23ns)   --->   "%exp_x_load_8 = load i10 %exp_x_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1224 'load' 'exp_x_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1225 [2/2] (1.23ns)   --->   "%exp_x_1_load_8 = load i10 %exp_x_1_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1225 'load' 'exp_x_1_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1226 [2/2] (1.23ns)   --->   "%exp_x_2_load_8 = load i10 %exp_x_2_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1226 'load' 'exp_x_2_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1227 [2/2] (1.23ns)   --->   "%exp_x_3_load_8 = load i10 %exp_x_3_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1227 'load' 'exp_x_3_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1228 [2/2] (1.23ns)   --->   "%exp_x_4_load_8 = load i10 %exp_x_4_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1228 'load' 'exp_x_4_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1229 [2/2] (1.23ns)   --->   "%exp_x_5_load_8 = load i10 %exp_x_5_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1229 'load' 'exp_x_5_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1230 [2/2] (1.23ns)   --->   "%exp_x_6_load_8 = load i10 %exp_x_6_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1230 'load' 'exp_x_6_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1231 [2/2] (1.23ns)   --->   "%exp_x_7_load_8 = load i10 %exp_x_7_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1231 'load' 'exp_x_7_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1232 [1/1] (0.00ns)   --->   "%exp_x_8_addr_4 = getelementptr i32 %exp_x_8, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1232 'getelementptr' 'exp_x_8_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1233 [1/1] (0.00ns)   --->   "%exp_x_9_addr_4 = getelementptr i32 %exp_x_9, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1233 'getelementptr' 'exp_x_9_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1234 [1/1] (0.00ns)   --->   "%exp_x_10_addr_4 = getelementptr i32 %exp_x_10, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1234 'getelementptr' 'exp_x_10_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1235 [1/1] (0.00ns)   --->   "%exp_x_11_addr_4 = getelementptr i32 %exp_x_11, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1235 'getelementptr' 'exp_x_11_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1236 [1/1] (0.00ns)   --->   "%exp_x_16_addr_4 = getelementptr i32 %exp_x_16, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1236 'getelementptr' 'exp_x_16_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1237 [1/1] (0.00ns)   --->   "%exp_x_17_addr_4 = getelementptr i32 %exp_x_17, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1237 'getelementptr' 'exp_x_17_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (0.00ns)   --->   "%exp_x_18_addr_4 = getelementptr i32 %exp_x_18, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1238 'getelementptr' 'exp_x_18_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1239 [1/1] (0.00ns)   --->   "%exp_x_19_addr_4 = getelementptr i32 %exp_x_19, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1239 'getelementptr' 'exp_x_19_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1240 [2/2] (1.23ns)   --->   "%exp_x_8_load_8 = load i10 %exp_x_8_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1240 'load' 'exp_x_8_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1241 [2/2] (1.23ns)   --->   "%exp_x_9_load_8 = load i10 %exp_x_9_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1241 'load' 'exp_x_9_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1242 [2/2] (1.23ns)   --->   "%exp_x_10_load_8 = load i10 %exp_x_10_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1242 'load' 'exp_x_10_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1243 [2/2] (1.23ns)   --->   "%exp_x_11_load_8 = load i10 %exp_x_11_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1243 'load' 'exp_x_11_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1244 [2/2] (1.23ns)   --->   "%exp_x_16_load_7 = load i10 %exp_x_16_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1244 'load' 'exp_x_16_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1245 [2/2] (1.23ns)   --->   "%exp_x_17_load_7 = load i10 %exp_x_17_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1245 'load' 'exp_x_17_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1246 [2/2] (1.23ns)   --->   "%exp_x_18_load_7 = load i10 %exp_x_18_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1246 'load' 'exp_x_18_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1247 [2/2] (1.23ns)   --->   "%exp_x_19_load_7 = load i10 %exp_x_19_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1247 'load' 'exp_x_19_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1248 [1/1] (0.00ns)   --->   "%exp_x_20_addr_4 = getelementptr i32 %exp_x_20, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1248 'getelementptr' 'exp_x_20_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1249 [1/1] (0.00ns)   --->   "%exp_x_21_addr_4 = getelementptr i32 %exp_x_21, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1249 'getelementptr' 'exp_x_21_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1250 [1/1] (0.00ns)   --->   "%exp_x_22_addr_4 = getelementptr i32 %exp_x_22, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1250 'getelementptr' 'exp_x_22_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1251 [1/1] (0.00ns)   --->   "%exp_x_23_addr_4 = getelementptr i32 %exp_x_23, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1251 'getelementptr' 'exp_x_23_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1252 [1/1] (0.00ns)   --->   "%exp_x_24_addr_4 = getelementptr i32 %exp_x_24, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1252 'getelementptr' 'exp_x_24_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (0.00ns)   --->   "%exp_x_25_addr_4 = getelementptr i32 %exp_x_25, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1253 'getelementptr' 'exp_x_25_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.00ns)   --->   "%exp_x_26_addr_4 = getelementptr i32 %exp_x_26, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1254 'getelementptr' 'exp_x_26_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1255 [1/1] (0.00ns)   --->   "%exp_x_27_addr_4 = getelementptr i32 %exp_x_27, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1255 'getelementptr' 'exp_x_27_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1256 [2/2] (1.23ns)   --->   "%exp_x_20_load_7 = load i10 %exp_x_20_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1256 'load' 'exp_x_20_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1257 [2/2] (1.23ns)   --->   "%exp_x_21_load_7 = load i10 %exp_x_21_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1257 'load' 'exp_x_21_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1258 [2/2] (1.23ns)   --->   "%exp_x_22_load_7 = load i10 %exp_x_22_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1258 'load' 'exp_x_22_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1259 [2/2] (1.23ns)   --->   "%exp_x_23_load_7 = load i10 %exp_x_23_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1259 'load' 'exp_x_23_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1260 [2/2] (1.23ns)   --->   "%exp_x_24_load_7 = load i10 %exp_x_24_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1260 'load' 'exp_x_24_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1261 [2/2] (1.23ns)   --->   "%exp_x_25_load_7 = load i10 %exp_x_25_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1261 'load' 'exp_x_25_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1262 [2/2] (1.23ns)   --->   "%exp_x_26_load_7 = load i10 %exp_x_26_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1262 'load' 'exp_x_26_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1263 [2/2] (1.23ns)   --->   "%exp_x_27_load_7 = load i10 %exp_x_27_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1263 'load' 'exp_x_27_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1264 [1/1] (0.00ns)   --->   "%exp_x_48_addr_4 = getelementptr i32 %exp_x_48, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1264 'getelementptr' 'exp_x_48_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1265 [1/1] (0.00ns)   --->   "%exp_x_49_addr_4 = getelementptr i32 %exp_x_49, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1265 'getelementptr' 'exp_x_49_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1266 [1/1] (0.00ns)   --->   "%exp_x_50_addr_4 = getelementptr i32 %exp_x_50, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1266 'getelementptr' 'exp_x_50_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1267 [1/1] (0.00ns)   --->   "%exp_x_51_addr_4 = getelementptr i32 %exp_x_51, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1267 'getelementptr' 'exp_x_51_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1268 [1/1] (0.00ns)   --->   "%exp_x_52_addr_4 = getelementptr i32 %exp_x_52, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1268 'getelementptr' 'exp_x_52_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1269 [1/1] (0.00ns)   --->   "%exp_x_53_addr_4 = getelementptr i32 %exp_x_53, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1269 'getelementptr' 'exp_x_53_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1270 [1/1] (0.00ns)   --->   "%exp_x_54_addr_4 = getelementptr i32 %exp_x_54, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1270 'getelementptr' 'exp_x_54_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1271 [1/1] (0.00ns)   --->   "%exp_x_55_addr_4 = getelementptr i32 %exp_x_55, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1271 'getelementptr' 'exp_x_55_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1272 [2/2] (1.23ns)   --->   "%exp_x_48_load_7 = load i10 %exp_x_48_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1272 'load' 'exp_x_48_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1273 [2/2] (1.23ns)   --->   "%exp_x_49_load_7 = load i10 %exp_x_49_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1273 'load' 'exp_x_49_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1274 [2/2] (1.23ns)   --->   "%exp_x_50_load_7 = load i10 %exp_x_50_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1274 'load' 'exp_x_50_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1275 [2/2] (1.23ns)   --->   "%exp_x_51_load_7 = load i10 %exp_x_51_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1275 'load' 'exp_x_51_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1276 [2/2] (1.23ns)   --->   "%exp_x_52_load_7 = load i10 %exp_x_52_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1276 'load' 'exp_x_52_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1277 [2/2] (1.23ns)   --->   "%exp_x_53_load_7 = load i10 %exp_x_53_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1277 'load' 'exp_x_53_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1278 [2/2] (1.23ns)   --->   "%exp_x_54_load_7 = load i10 %exp_x_54_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1278 'load' 'exp_x_54_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1279 [2/2] (1.23ns)   --->   "%exp_x_55_load_7 = load i10 %exp_x_55_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1279 'load' 'exp_x_55_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1280 [1/1] (0.78ns)   --->   "%add_ln1205_27 = add i10 %trunc_ln1207_cast15, i10 504" [activation_accelerator.cpp:1205]   --->   Operation 1280 'add' 'add_ln1205_27' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1281 [1/1] (0.00ns)   --->   "%lshr_ln1207_14 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_27, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1281 'partselect' 'lshr_ln1207_14' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln1207_61 = zext i4 %lshr_ln1207_14" [activation_accelerator.cpp:1207]   --->   Operation 1282 'zext' 'zext_ln1207_61' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1283 [1/1] (0.00ns)   --->   "%exp_x_addr_5 = getelementptr i32 %exp_x, i64 0, i64 %zext_ln1207_61" [activation_accelerator.cpp:1207]   --->   Operation 1283 'getelementptr' 'exp_x_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1284 [1/1] (0.00ns)   --->   "%exp_x_1_addr_5 = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln1207_61" [activation_accelerator.cpp:1207]   --->   Operation 1284 'getelementptr' 'exp_x_1_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1285 [1/1] (0.00ns)   --->   "%exp_x_2_addr_5 = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln1207_61" [activation_accelerator.cpp:1207]   --->   Operation 1285 'getelementptr' 'exp_x_2_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (0.00ns)   --->   "%exp_x_3_addr_5 = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln1207_61" [activation_accelerator.cpp:1207]   --->   Operation 1286 'getelementptr' 'exp_x_3_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1287 [1/1] (0.00ns)   --->   "%exp_x_56_addr_4 = getelementptr i32 %exp_x_56, i64 0, i64 %zext_ln1207_61" [activation_accelerator.cpp:1207]   --->   Operation 1287 'getelementptr' 'exp_x_56_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1288 [1/1] (0.00ns)   --->   "%exp_x_57_addr_4 = getelementptr i32 %exp_x_57, i64 0, i64 %zext_ln1207_61" [activation_accelerator.cpp:1207]   --->   Operation 1288 'getelementptr' 'exp_x_57_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (0.00ns)   --->   "%exp_x_58_addr_4 = getelementptr i32 %exp_x_58, i64 0, i64 %zext_ln1207_61" [activation_accelerator.cpp:1207]   --->   Operation 1289 'getelementptr' 'exp_x_58_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (0.00ns)   --->   "%exp_x_59_addr_4 = getelementptr i32 %exp_x_59, i64 0, i64 %zext_ln1207_61" [activation_accelerator.cpp:1207]   --->   Operation 1290 'getelementptr' 'exp_x_59_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1291 [2/2] (1.23ns)   --->   "%exp_x_load_9 = load i10 %exp_x_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1291 'load' 'exp_x_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1292 [2/2] (1.23ns)   --->   "%exp_x_1_load_9 = load i10 %exp_x_1_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1292 'load' 'exp_x_1_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1293 [2/2] (1.23ns)   --->   "%exp_x_2_load_9 = load i10 %exp_x_2_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1293 'load' 'exp_x_2_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1294 [2/2] (1.23ns)   --->   "%exp_x_3_load_9 = load i10 %exp_x_3_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1294 'load' 'exp_x_3_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1295 [2/2] (1.23ns)   --->   "%exp_x_56_load_7 = load i10 %exp_x_56_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1295 'load' 'exp_x_56_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1296 [2/2] (1.23ns)   --->   "%exp_x_57_load_7 = load i10 %exp_x_57_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1296 'load' 'exp_x_57_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1297 [2/2] (1.23ns)   --->   "%exp_x_58_load_7 = load i10 %exp_x_58_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1297 'load' 'exp_x_58_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1298 [2/2] (1.23ns)   --->   "%exp_x_59_load_7 = load i10 %exp_x_59_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1298 'load' 'exp_x_59_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1299 [1/1] (0.78ns)   --->   "%add_ln1205_28 = add i10 %trunc_ln1207_cast15, i10 516" [activation_accelerator.cpp:1205]   --->   Operation 1299 'add' 'add_ln1205_28' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1300 [1/1] (0.00ns)   --->   "%lshr_ln1207_15 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_28, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1300 'partselect' 'lshr_ln1207_15' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln1207_63 = zext i4 %lshr_ln1207_15" [activation_accelerator.cpp:1207]   --->   Operation 1301 'zext' 'zext_ln1207_63' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1302 [1/1] (0.00ns)   --->   "%exp_x_4_addr_5 = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln1207_63" [activation_accelerator.cpp:1207]   --->   Operation 1302 'getelementptr' 'exp_x_4_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1303 [1/1] (0.00ns)   --->   "%exp_x_5_addr_5 = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln1207_63" [activation_accelerator.cpp:1207]   --->   Operation 1303 'getelementptr' 'exp_x_5_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1304 [1/1] (0.00ns)   --->   "%exp_x_6_addr_5 = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln1207_63" [activation_accelerator.cpp:1207]   --->   Operation 1304 'getelementptr' 'exp_x_6_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1305 [1/1] (0.00ns)   --->   "%exp_x_7_addr_5 = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln1207_63" [activation_accelerator.cpp:1207]   --->   Operation 1305 'getelementptr' 'exp_x_7_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1306 [1/1] (0.00ns)   --->   "%exp_x_8_addr_5 = getelementptr i32 %exp_x_8, i64 0, i64 %zext_ln1207_63" [activation_accelerator.cpp:1207]   --->   Operation 1306 'getelementptr' 'exp_x_8_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (0.00ns)   --->   "%exp_x_9_addr_5 = getelementptr i32 %exp_x_9, i64 0, i64 %zext_ln1207_63" [activation_accelerator.cpp:1207]   --->   Operation 1307 'getelementptr' 'exp_x_9_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1308 [1/1] (0.00ns)   --->   "%exp_x_10_addr_5 = getelementptr i32 %exp_x_10, i64 0, i64 %zext_ln1207_63" [activation_accelerator.cpp:1207]   --->   Operation 1308 'getelementptr' 'exp_x_10_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1309 [1/1] (0.00ns)   --->   "%exp_x_11_addr_5 = getelementptr i32 %exp_x_11, i64 0, i64 %zext_ln1207_63" [activation_accelerator.cpp:1207]   --->   Operation 1309 'getelementptr' 'exp_x_11_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1310 [2/2] (1.23ns)   --->   "%exp_x_4_load_9 = load i10 %exp_x_4_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1310 'load' 'exp_x_4_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1311 [2/2] (1.23ns)   --->   "%exp_x_5_load_9 = load i10 %exp_x_5_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1311 'load' 'exp_x_5_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1312 [2/2] (1.23ns)   --->   "%exp_x_6_load_9 = load i10 %exp_x_6_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1312 'load' 'exp_x_6_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1313 [2/2] (1.23ns)   --->   "%exp_x_7_load_9 = load i10 %exp_x_7_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1313 'load' 'exp_x_7_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1314 [2/2] (1.23ns)   --->   "%exp_x_8_load_9 = load i10 %exp_x_8_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1314 'load' 'exp_x_8_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1315 [2/2] (1.23ns)   --->   "%exp_x_9_load_9 = load i10 %exp_x_9_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1315 'load' 'exp_x_9_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1316 [2/2] (1.23ns)   --->   "%exp_x_10_load_9 = load i10 %exp_x_10_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1316 'load' 'exp_x_10_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1317 [2/2] (1.23ns)   --->   "%exp_x_11_load_9 = load i10 %exp_x_11_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1317 'load' 'exp_x_11_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1318 [1/1] (0.78ns)   --->   "%add_ln1205_29 = add i10 %trunc_ln1207_cast15, i10 540" [activation_accelerator.cpp:1205]   --->   Operation 1318 'add' 'add_ln1205_29' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1319 [1/1] (0.00ns)   --->   "%lshr_ln1207_16 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_29, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1319 'partselect' 'lshr_ln1207_16' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln1207_66 = zext i4 %lshr_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 1320 'zext' 'zext_ln1207_66' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1321 [1/1] (0.00ns)   --->   "%exp_x_32_addr_4 = getelementptr i32 %exp_x_32, i64 0, i64 %zext_ln1207_66" [activation_accelerator.cpp:1207]   --->   Operation 1321 'getelementptr' 'exp_x_32_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1322 [1/1] (0.00ns)   --->   "%exp_x_33_addr_4 = getelementptr i32 %exp_x_33, i64 0, i64 %zext_ln1207_66" [activation_accelerator.cpp:1207]   --->   Operation 1322 'getelementptr' 'exp_x_33_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns)   --->   "%exp_x_34_addr_4 = getelementptr i32 %exp_x_34, i64 0, i64 %zext_ln1207_66" [activation_accelerator.cpp:1207]   --->   Operation 1323 'getelementptr' 'exp_x_34_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1324 [1/1] (0.00ns)   --->   "%exp_x_35_addr_4 = getelementptr i32 %exp_x_35, i64 0, i64 %zext_ln1207_66" [activation_accelerator.cpp:1207]   --->   Operation 1324 'getelementptr' 'exp_x_35_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1325 [1/1] (0.00ns)   --->   "%exp_x_36_addr_4 = getelementptr i32 %exp_x_36, i64 0, i64 %zext_ln1207_66" [activation_accelerator.cpp:1207]   --->   Operation 1325 'getelementptr' 'exp_x_36_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (0.00ns)   --->   "%exp_x_37_addr_4 = getelementptr i32 %exp_x_37, i64 0, i64 %zext_ln1207_66" [activation_accelerator.cpp:1207]   --->   Operation 1326 'getelementptr' 'exp_x_37_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1327 [1/1] (0.00ns)   --->   "%exp_x_38_addr_4 = getelementptr i32 %exp_x_38, i64 0, i64 %zext_ln1207_66" [activation_accelerator.cpp:1207]   --->   Operation 1327 'getelementptr' 'exp_x_38_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1328 [1/1] (0.00ns)   --->   "%exp_x_39_addr_4 = getelementptr i32 %exp_x_39, i64 0, i64 %zext_ln1207_66" [activation_accelerator.cpp:1207]   --->   Operation 1328 'getelementptr' 'exp_x_39_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1329 [2/2] (1.23ns)   --->   "%exp_x_32_load_8 = load i10 %exp_x_32_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1329 'load' 'exp_x_32_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1330 [2/2] (1.23ns)   --->   "%exp_x_33_load_8 = load i10 %exp_x_33_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1330 'load' 'exp_x_33_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1331 [2/2] (1.23ns)   --->   "%exp_x_34_load_8 = load i10 %exp_x_34_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1331 'load' 'exp_x_34_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1332 [2/2] (1.23ns)   --->   "%exp_x_35_load_8 = load i10 %exp_x_35_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1332 'load' 'exp_x_35_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1333 [2/2] (1.23ns)   --->   "%exp_x_36_load_8 = load i10 %exp_x_36_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1333 'load' 'exp_x_36_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1334 [2/2] (1.23ns)   --->   "%exp_x_37_load_8 = load i10 %exp_x_37_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1334 'load' 'exp_x_37_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1335 [2/2] (1.23ns)   --->   "%exp_x_38_load_8 = load i10 %exp_x_38_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1335 'load' 'exp_x_38_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1336 [2/2] (1.23ns)   --->   "%exp_x_39_load_8 = load i10 %exp_x_39_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1336 'load' 'exp_x_39_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1337 [1/1] (0.78ns)   --->   "%add_ln1205_30 = add i10 %trunc_ln1207_cast15, i10 552" [activation_accelerator.cpp:1205]   --->   Operation 1337 'add' 'add_ln1205_30' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1338 [1/1] (0.00ns)   --->   "%lshr_ln1207_17 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_30, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1338 'partselect' 'lshr_ln1207_17' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln1207_68 = zext i4 %lshr_ln1207_17" [activation_accelerator.cpp:1207]   --->   Operation 1339 'zext' 'zext_ln1207_68' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1340 [1/1] (0.00ns)   --->   "%exp_x_40_addr_4 = getelementptr i32 %exp_x_40, i64 0, i64 %zext_ln1207_68" [activation_accelerator.cpp:1207]   --->   Operation 1340 'getelementptr' 'exp_x_40_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1341 [1/1] (0.00ns)   --->   "%exp_x_41_addr_4 = getelementptr i32 %exp_x_41, i64 0, i64 %zext_ln1207_68" [activation_accelerator.cpp:1207]   --->   Operation 1341 'getelementptr' 'exp_x_41_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1342 [1/1] (0.00ns)   --->   "%exp_x_42_addr_4 = getelementptr i32 %exp_x_42, i64 0, i64 %zext_ln1207_68" [activation_accelerator.cpp:1207]   --->   Operation 1342 'getelementptr' 'exp_x_42_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.00ns)   --->   "%exp_x_43_addr_4 = getelementptr i32 %exp_x_43, i64 0, i64 %zext_ln1207_68" [activation_accelerator.cpp:1207]   --->   Operation 1343 'getelementptr' 'exp_x_43_addr_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1344 [1/1] (0.00ns)   --->   "%exp_x_48_addr_5 = getelementptr i32 %exp_x_48, i64 0, i64 %zext_ln1207_68" [activation_accelerator.cpp:1207]   --->   Operation 1344 'getelementptr' 'exp_x_48_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1345 [1/1] (0.00ns)   --->   "%exp_x_49_addr_5 = getelementptr i32 %exp_x_49, i64 0, i64 %zext_ln1207_68" [activation_accelerator.cpp:1207]   --->   Operation 1345 'getelementptr' 'exp_x_49_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1346 [1/1] (0.00ns)   --->   "%exp_x_50_addr_5 = getelementptr i32 %exp_x_50, i64 0, i64 %zext_ln1207_68" [activation_accelerator.cpp:1207]   --->   Operation 1346 'getelementptr' 'exp_x_50_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1347 [1/1] (0.00ns)   --->   "%exp_x_51_addr_5 = getelementptr i32 %exp_x_51, i64 0, i64 %zext_ln1207_68" [activation_accelerator.cpp:1207]   --->   Operation 1347 'getelementptr' 'exp_x_51_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1348 [2/2] (1.23ns)   --->   "%exp_x_40_load_8 = load i10 %exp_x_40_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1348 'load' 'exp_x_40_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1349 [2/2] (1.23ns)   --->   "%exp_x_41_load_8 = load i10 %exp_x_41_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1349 'load' 'exp_x_41_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1350 [2/2] (1.23ns)   --->   "%exp_x_42_load_8 = load i10 %exp_x_42_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1350 'load' 'exp_x_42_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1351 [2/2] (1.23ns)   --->   "%exp_x_43_load_8 = load i10 %exp_x_43_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1351 'load' 'exp_x_43_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1352 [2/2] (1.23ns)   --->   "%exp_x_48_load_8 = load i10 %exp_x_48_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1352 'load' 'exp_x_48_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1353 [2/2] (1.23ns)   --->   "%exp_x_49_load_8 = load i10 %exp_x_49_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1353 'load' 'exp_x_49_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1354 [2/2] (1.23ns)   --->   "%exp_x_50_load_8 = load i10 %exp_x_50_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1354 'load' 'exp_x_50_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1355 [2/2] (1.23ns)   --->   "%exp_x_51_load_8 = load i10 %exp_x_51_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1355 'load' 'exp_x_51_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1356 [1/1] (0.78ns)   --->   "%add_ln1205_31 = add i10 %trunc_ln1207_cast15, i10 564" [activation_accelerator.cpp:1205]   --->   Operation 1356 'add' 'add_ln1205_31' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1357 [1/1] (0.00ns)   --->   "%lshr_ln1207_18 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_31, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1357 'partselect' 'lshr_ln1207_18' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.00ns)   --->   "%zext_ln1207_70 = zext i4 %lshr_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 1358 'zext' 'zext_ln1207_70' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1359 [1/1] (0.00ns)   --->   "%exp_x_52_addr_5 = getelementptr i32 %exp_x_52, i64 0, i64 %zext_ln1207_70" [activation_accelerator.cpp:1207]   --->   Operation 1359 'getelementptr' 'exp_x_52_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1360 [1/1] (0.00ns)   --->   "%exp_x_53_addr_5 = getelementptr i32 %exp_x_53, i64 0, i64 %zext_ln1207_70" [activation_accelerator.cpp:1207]   --->   Operation 1360 'getelementptr' 'exp_x_53_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1361 [1/1] (0.00ns)   --->   "%exp_x_54_addr_5 = getelementptr i32 %exp_x_54, i64 0, i64 %zext_ln1207_70" [activation_accelerator.cpp:1207]   --->   Operation 1361 'getelementptr' 'exp_x_54_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (0.00ns)   --->   "%exp_x_55_addr_5 = getelementptr i32 %exp_x_55, i64 0, i64 %zext_ln1207_70" [activation_accelerator.cpp:1207]   --->   Operation 1362 'getelementptr' 'exp_x_55_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1363 [1/1] (0.00ns)   --->   "%exp_x_56_addr_5 = getelementptr i32 %exp_x_56, i64 0, i64 %zext_ln1207_70" [activation_accelerator.cpp:1207]   --->   Operation 1363 'getelementptr' 'exp_x_56_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1364 [1/1] (0.00ns)   --->   "%exp_x_57_addr_5 = getelementptr i32 %exp_x_57, i64 0, i64 %zext_ln1207_70" [activation_accelerator.cpp:1207]   --->   Operation 1364 'getelementptr' 'exp_x_57_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1365 [1/1] (0.00ns)   --->   "%exp_x_58_addr_5 = getelementptr i32 %exp_x_58, i64 0, i64 %zext_ln1207_70" [activation_accelerator.cpp:1207]   --->   Operation 1365 'getelementptr' 'exp_x_58_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1366 [1/1] (0.00ns)   --->   "%exp_x_59_addr_5 = getelementptr i32 %exp_x_59, i64 0, i64 %zext_ln1207_70" [activation_accelerator.cpp:1207]   --->   Operation 1366 'getelementptr' 'exp_x_59_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1367 [2/2] (1.23ns)   --->   "%exp_x_52_load_8 = load i10 %exp_x_52_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1367 'load' 'exp_x_52_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1368 [2/2] (1.23ns)   --->   "%exp_x_53_load_8 = load i10 %exp_x_53_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1368 'load' 'exp_x_53_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1369 [2/2] (1.23ns)   --->   "%exp_x_54_load_8 = load i10 %exp_x_54_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1369 'load' 'exp_x_54_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1370 [2/2] (1.23ns)   --->   "%exp_x_55_load_8 = load i10 %exp_x_55_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1370 'load' 'exp_x_55_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1371 [2/2] (1.23ns)   --->   "%exp_x_56_load_8 = load i10 %exp_x_56_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1371 'load' 'exp_x_56_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1372 [2/2] (1.23ns)   --->   "%exp_x_57_load_8 = load i10 %exp_x_57_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1372 'load' 'exp_x_57_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1373 [2/2] (1.23ns)   --->   "%exp_x_58_load_8 = load i10 %exp_x_58_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1373 'load' 'exp_x_58_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1374 [2/2] (1.23ns)   --->   "%exp_x_59_load_8 = load i10 %exp_x_59_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1374 'load' 'exp_x_59_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1375 [1/1] (0.78ns)   --->   "%add_ln1205_32 = add i10 %trunc_ln1207_cast15, i10 588" [activation_accelerator.cpp:1205]   --->   Operation 1375 'add' 'add_ln1205_32' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1376 [1/1] (0.00ns)   --->   "%lshr_ln1207_19 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_32, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1376 'partselect' 'lshr_ln1207_19' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln1207_73 = zext i4 %lshr_ln1207_19" [activation_accelerator.cpp:1207]   --->   Operation 1377 'zext' 'zext_ln1207_73' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1378 [1/1] (0.00ns)   --->   "%exp_x_16_addr_5 = getelementptr i32 %exp_x_16, i64 0, i64 %zext_ln1207_73" [activation_accelerator.cpp:1207]   --->   Operation 1378 'getelementptr' 'exp_x_16_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1379 [1/1] (0.00ns)   --->   "%exp_x_17_addr_5 = getelementptr i32 %exp_x_17, i64 0, i64 %zext_ln1207_73" [activation_accelerator.cpp:1207]   --->   Operation 1379 'getelementptr' 'exp_x_17_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1380 [1/1] (0.00ns)   --->   "%exp_x_18_addr_5 = getelementptr i32 %exp_x_18, i64 0, i64 %zext_ln1207_73" [activation_accelerator.cpp:1207]   --->   Operation 1380 'getelementptr' 'exp_x_18_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1381 [1/1] (0.00ns)   --->   "%exp_x_19_addr_5 = getelementptr i32 %exp_x_19, i64 0, i64 %zext_ln1207_73" [activation_accelerator.cpp:1207]   --->   Operation 1381 'getelementptr' 'exp_x_19_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1382 [1/1] (0.00ns)   --->   "%exp_x_20_addr_5 = getelementptr i32 %exp_x_20, i64 0, i64 %zext_ln1207_73" [activation_accelerator.cpp:1207]   --->   Operation 1382 'getelementptr' 'exp_x_20_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1383 [1/1] (0.00ns)   --->   "%exp_x_21_addr_5 = getelementptr i32 %exp_x_21, i64 0, i64 %zext_ln1207_73" [activation_accelerator.cpp:1207]   --->   Operation 1383 'getelementptr' 'exp_x_21_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1384 [1/1] (0.00ns)   --->   "%exp_x_22_addr_5 = getelementptr i32 %exp_x_22, i64 0, i64 %zext_ln1207_73" [activation_accelerator.cpp:1207]   --->   Operation 1384 'getelementptr' 'exp_x_22_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1385 [1/1] (0.00ns)   --->   "%exp_x_23_addr_5 = getelementptr i32 %exp_x_23, i64 0, i64 %zext_ln1207_73" [activation_accelerator.cpp:1207]   --->   Operation 1385 'getelementptr' 'exp_x_23_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1386 [2/2] (1.23ns)   --->   "%exp_x_16_load_9 = load i10 %exp_x_16_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1386 'load' 'exp_x_16_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1387 [2/2] (1.23ns)   --->   "%exp_x_17_load_9 = load i10 %exp_x_17_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1387 'load' 'exp_x_17_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1388 [2/2] (1.23ns)   --->   "%exp_x_18_load_9 = load i10 %exp_x_18_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1388 'load' 'exp_x_18_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1389 [2/2] (1.23ns)   --->   "%exp_x_19_load_9 = load i10 %exp_x_19_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1389 'load' 'exp_x_19_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1390 [2/2] (1.23ns)   --->   "%exp_x_20_load_9 = load i10 %exp_x_20_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1390 'load' 'exp_x_20_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1391 [2/2] (1.23ns)   --->   "%exp_x_21_load_9 = load i10 %exp_x_21_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1391 'load' 'exp_x_21_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1392 [2/2] (1.23ns)   --->   "%exp_x_22_load_9 = load i10 %exp_x_22_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1392 'load' 'exp_x_22_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1393 [2/2] (1.23ns)   --->   "%exp_x_23_load_9 = load i10 %exp_x_23_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1393 'load' 'exp_x_23_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1394 [1/1] (0.78ns)   --->   "%add_ln1205_33 = add i10 %trunc_ln1207_cast15, i10 600" [activation_accelerator.cpp:1205]   --->   Operation 1394 'add' 'add_ln1205_33' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1395 [1/1] (0.00ns)   --->   "%lshr_ln1207_20 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_33, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1395 'partselect' 'lshr_ln1207_20' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln1207_75 = zext i4 %lshr_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 1396 'zext' 'zext_ln1207_75' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1397 [1/1] (0.00ns)   --->   "%exp_x_24_addr_5 = getelementptr i32 %exp_x_24, i64 0, i64 %zext_ln1207_75" [activation_accelerator.cpp:1207]   --->   Operation 1397 'getelementptr' 'exp_x_24_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1398 [1/1] (0.00ns)   --->   "%exp_x_25_addr_5 = getelementptr i32 %exp_x_25, i64 0, i64 %zext_ln1207_75" [activation_accelerator.cpp:1207]   --->   Operation 1398 'getelementptr' 'exp_x_25_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1399 [1/1] (0.00ns)   --->   "%exp_x_26_addr_5 = getelementptr i32 %exp_x_26, i64 0, i64 %zext_ln1207_75" [activation_accelerator.cpp:1207]   --->   Operation 1399 'getelementptr' 'exp_x_26_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1400 [1/1] (0.00ns)   --->   "%exp_x_27_addr_5 = getelementptr i32 %exp_x_27, i64 0, i64 %zext_ln1207_75" [activation_accelerator.cpp:1207]   --->   Operation 1400 'getelementptr' 'exp_x_27_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1401 [1/1] (0.00ns)   --->   "%exp_x_32_addr_5 = getelementptr i32 %exp_x_32, i64 0, i64 %zext_ln1207_75" [activation_accelerator.cpp:1207]   --->   Operation 1401 'getelementptr' 'exp_x_32_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1402 [1/1] (0.00ns)   --->   "%exp_x_33_addr_5 = getelementptr i32 %exp_x_33, i64 0, i64 %zext_ln1207_75" [activation_accelerator.cpp:1207]   --->   Operation 1402 'getelementptr' 'exp_x_33_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1403 [1/1] (0.00ns)   --->   "%exp_x_34_addr_5 = getelementptr i32 %exp_x_34, i64 0, i64 %zext_ln1207_75" [activation_accelerator.cpp:1207]   --->   Operation 1403 'getelementptr' 'exp_x_34_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1404 [1/1] (0.00ns)   --->   "%exp_x_35_addr_5 = getelementptr i32 %exp_x_35, i64 0, i64 %zext_ln1207_75" [activation_accelerator.cpp:1207]   --->   Operation 1404 'getelementptr' 'exp_x_35_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1405 [2/2] (1.23ns)   --->   "%exp_x_24_load_9 = load i10 %exp_x_24_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1405 'load' 'exp_x_24_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1406 [2/2] (1.23ns)   --->   "%exp_x_25_load_9 = load i10 %exp_x_25_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1406 'load' 'exp_x_25_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1407 [2/2] (1.23ns)   --->   "%exp_x_26_load_9 = load i10 %exp_x_26_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1407 'load' 'exp_x_26_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1408 [2/2] (1.23ns)   --->   "%exp_x_27_load_9 = load i10 %exp_x_27_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1408 'load' 'exp_x_27_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1409 [2/2] (1.23ns)   --->   "%exp_x_32_load_9 = load i10 %exp_x_32_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1409 'load' 'exp_x_32_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1410 [2/2] (1.23ns)   --->   "%exp_x_33_load_9 = load i10 %exp_x_33_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1410 'load' 'exp_x_33_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1411 [2/2] (1.23ns)   --->   "%exp_x_34_load_9 = load i10 %exp_x_34_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1411 'load' 'exp_x_34_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1412 [2/2] (1.23ns)   --->   "%exp_x_35_load_9 = load i10 %exp_x_35_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1412 'load' 'exp_x_35_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1413 [1/1] (0.78ns)   --->   "%add_ln1205_34 = add i10 %trunc_ln1207_cast15, i10 612" [activation_accelerator.cpp:1205]   --->   Operation 1413 'add' 'add_ln1205_34' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1414 [1/1] (0.00ns)   --->   "%lshr_ln1207_21 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_34, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1414 'partselect' 'lshr_ln1207_21' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln1207_77 = zext i4 %lshr_ln1207_21" [activation_accelerator.cpp:1207]   --->   Operation 1415 'zext' 'zext_ln1207_77' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1416 [1/1] (0.00ns)   --->   "%exp_x_36_addr_5 = getelementptr i32 %exp_x_36, i64 0, i64 %zext_ln1207_77" [activation_accelerator.cpp:1207]   --->   Operation 1416 'getelementptr' 'exp_x_36_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1417 [1/1] (0.00ns)   --->   "%exp_x_37_addr_5 = getelementptr i32 %exp_x_37, i64 0, i64 %zext_ln1207_77" [activation_accelerator.cpp:1207]   --->   Operation 1417 'getelementptr' 'exp_x_37_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1418 [1/1] (0.00ns)   --->   "%exp_x_38_addr_5 = getelementptr i32 %exp_x_38, i64 0, i64 %zext_ln1207_77" [activation_accelerator.cpp:1207]   --->   Operation 1418 'getelementptr' 'exp_x_38_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1419 [1/1] (0.00ns)   --->   "%exp_x_39_addr_5 = getelementptr i32 %exp_x_39, i64 0, i64 %zext_ln1207_77" [activation_accelerator.cpp:1207]   --->   Operation 1419 'getelementptr' 'exp_x_39_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1420 [1/1] (0.00ns)   --->   "%exp_x_40_addr_5 = getelementptr i32 %exp_x_40, i64 0, i64 %zext_ln1207_77" [activation_accelerator.cpp:1207]   --->   Operation 1420 'getelementptr' 'exp_x_40_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1421 [1/1] (0.00ns)   --->   "%exp_x_41_addr_5 = getelementptr i32 %exp_x_41, i64 0, i64 %zext_ln1207_77" [activation_accelerator.cpp:1207]   --->   Operation 1421 'getelementptr' 'exp_x_41_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1422 [1/1] (0.00ns)   --->   "%exp_x_42_addr_5 = getelementptr i32 %exp_x_42, i64 0, i64 %zext_ln1207_77" [activation_accelerator.cpp:1207]   --->   Operation 1422 'getelementptr' 'exp_x_42_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1423 [1/1] (0.00ns)   --->   "%exp_x_43_addr_5 = getelementptr i32 %exp_x_43, i64 0, i64 %zext_ln1207_77" [activation_accelerator.cpp:1207]   --->   Operation 1423 'getelementptr' 'exp_x_43_addr_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_3 : Operation 1424 [2/2] (1.23ns)   --->   "%exp_x_36_load_9 = load i10 %exp_x_36_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1424 'load' 'exp_x_36_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1425 [2/2] (1.23ns)   --->   "%exp_x_37_load_9 = load i10 %exp_x_37_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1425 'load' 'exp_x_37_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1426 [2/2] (1.23ns)   --->   "%exp_x_38_load_9 = load i10 %exp_x_38_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1426 'load' 'exp_x_38_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1427 [2/2] (1.23ns)   --->   "%exp_x_39_load_9 = load i10 %exp_x_39_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1427 'load' 'exp_x_39_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1428 [2/2] (1.23ns)   --->   "%exp_x_40_load_9 = load i10 %exp_x_40_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1428 'load' 'exp_x_40_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1429 [2/2] (1.23ns)   --->   "%exp_x_41_load_9 = load i10 %exp_x_41_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1429 'load' 'exp_x_41_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1430 [2/2] (1.23ns)   --->   "%exp_x_42_load_9 = load i10 %exp_x_42_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1430 'load' 'exp_x_42_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 1431 [2/2] (1.23ns)   --->   "%exp_x_43_load_9 = load i10 %exp_x_43_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1431 'load' 'exp_x_43_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 1432 [1/3] (7.01ns)   --->   "%y_3 = fmul i32 %tmp_6, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1432 'fmul' 'y_3' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1433 [1/3] (7.01ns)   --->   "%y_4 = fmul i32 %tmp_8, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1433 'fmul' 'y_4' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1434 [2/3] (7.01ns)   --->   "%y_6 = fmul i32 %tmp_12, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1434 'fmul' 'y_6' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1435 [3/3] (7.01ns)   --->   "%y_7 = fmul i32 %tmp_14, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1435 'fmul' 'y_7' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1436 [2/3] (7.01ns)   --->   "%y_8 = fmul i32 %tmp_16, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1436 'fmul' 'y_8' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1437 [3/3] (7.01ns)   --->   "%y_9 = fmul i32 %tmp_18, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1437 'fmul' 'y_9' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1438 [1/2] (1.23ns)   --->   "%exp_x_60_load_4 = load i10 %exp_x_60_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1438 'load' 'exp_x_60_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1439 [1/2] (1.23ns)   --->   "%exp_x_61_load_4 = load i10 %exp_x_61_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1439 'load' 'exp_x_61_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1440 [1/2] (1.23ns)   --->   "%exp_x_62_load_4 = load i10 %exp_x_62_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1440 'load' 'exp_x_62_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1441 [1/2] (1.23ns)   --->   "%exp_x_63_load_4 = load i10 %exp_x_63_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1441 'load' 'exp_x_63_load_4' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1442 [1/1] (0.72ns)   --->   "%tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_56_load_4, i32 %exp_x_57_load_4, i32 %exp_x_58_load_4, i32 %exp_x_59_load_4, i32 %exp_x_60_load_4, i32 %exp_x_61_load_4, i32 %exp_x_62_load_4, i32 %exp_x_63_load_4, i32 %exp_x_load_7, i32 %exp_x_1_load_7, i32 %exp_x_2_load_7, i32 %exp_x_3_load_7, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1442 'mux' 'tmp_52' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1443 [1/2] (1.23ns)   --->   "%exp_x_12_load_5 = load i10 %exp_x_12_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1443 'load' 'exp_x_12_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1444 [1/2] (1.23ns)   --->   "%exp_x_13_load_5 = load i10 %exp_x_13_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1444 'load' 'exp_x_13_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1445 [1/2] (1.23ns)   --->   "%exp_x_14_load_5 = load i10 %exp_x_14_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1445 'load' 'exp_x_14_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1446 [1/2] (1.23ns)   --->   "%exp_x_15_load_5 = load i10 %exp_x_15_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1446 'load' 'exp_x_15_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1447 [1/1] (0.72ns)   --->   "%tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_4_load_7, i32 %exp_x_5_load_7, i32 %exp_x_6_load_7, i32 %exp_x_7_load_7, i32 %exp_x_8_load_7, i32 %exp_x_9_load_7, i32 %exp_x_10_load_7, i32 %exp_x_11_load_7, i32 %exp_x_12_load_5, i32 %exp_x_13_load_5, i32 %exp_x_14_load_5, i32 %exp_x_15_load_5, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1447 'mux' 'tmp_54' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1448 [1/2] (1.23ns)   --->   "%exp_x_28_load_5 = load i10 %exp_x_28_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1448 'load' 'exp_x_28_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1449 [1/2] (1.23ns)   --->   "%exp_x_29_load_5 = load i10 %exp_x_29_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1449 'load' 'exp_x_29_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1450 [1/2] (1.23ns)   --->   "%exp_x_30_load_5 = load i10 %exp_x_30_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1450 'load' 'exp_x_30_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1451 [1/2] (1.23ns)   --->   "%exp_x_31_load_5 = load i10 %exp_x_31_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1451 'load' 'exp_x_31_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1452 [1/1] (0.72ns)   --->   "%tmp_58 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_28_load_5, i32 %exp_x_29_load_5, i32 %exp_x_30_load_5, i32 %exp_x_31_load_5, i32 %exp_x_32_load_5, i32 %exp_x_33_load_5, i32 %exp_x_34_load_5, i32 %exp_x_35_load_5, i32 %exp_x_36_load_5, i32 %exp_x_37_load_5, i32 %exp_x_38_load_5, i32 %exp_x_39_load_5, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1452 'mux' 'tmp_58' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1453 [1/2] (1.23ns)   --->   "%exp_x_44_load_5 = load i10 %exp_x_44_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1453 'load' 'exp_x_44_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1454 [1/2] (1.23ns)   --->   "%exp_x_45_load_5 = load i10 %exp_x_45_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1454 'load' 'exp_x_45_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1455 [1/2] (1.23ns)   --->   "%exp_x_46_load_5 = load i10 %exp_x_46_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1455 'load' 'exp_x_46_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1456 [1/2] (1.23ns)   --->   "%exp_x_47_load_5 = load i10 %exp_x_47_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1456 'load' 'exp_x_47_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1457 [1/1] (0.72ns)   --->   "%tmp_60 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_40_load_5, i32 %exp_x_41_load_5, i32 %exp_x_42_load_5, i32 %exp_x_43_load_5, i32 %exp_x_44_load_5, i32 %exp_x_45_load_5, i32 %exp_x_46_load_5, i32 %exp_x_47_load_5, i32 %exp_x_48_load_5, i32 %exp_x_49_load_5, i32 %exp_x_50_load_5, i32 %exp_x_51_load_5, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1457 'mux' 'tmp_60' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1458 [1/2] (1.23ns)   --->   "%exp_x_60_load_5 = load i10 %exp_x_60_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1458 'load' 'exp_x_60_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1459 [1/2] (1.23ns)   --->   "%exp_x_61_load_5 = load i10 %exp_x_61_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1459 'load' 'exp_x_61_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1460 [1/2] (1.23ns)   --->   "%exp_x_62_load_5 = load i10 %exp_x_62_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1460 'load' 'exp_x_62_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1461 [1/2] (1.23ns)   --->   "%exp_x_63_load_5 = load i10 %exp_x_63_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1461 'load' 'exp_x_63_load_5' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1462 [1/1] (0.72ns)   --->   "%tmp_62 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_52_load_5, i32 %exp_x_53_load_5, i32 %exp_x_54_load_5, i32 %exp_x_55_load_5, i32 %exp_x_56_load_5, i32 %exp_x_57_load_5, i32 %exp_x_58_load_5, i32 %exp_x_59_load_5, i32 %exp_x_60_load_5, i32 %exp_x_61_load_5, i32 %exp_x_62_load_5, i32 %exp_x_63_load_5, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1462 'mux' 'tmp_62' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1463 [1/2] (1.23ns)   --->   "%exp_x_12_load_6 = load i10 %exp_x_12_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1463 'load' 'exp_x_12_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1464 [1/2] (1.23ns)   --->   "%exp_x_13_load_6 = load i10 %exp_x_13_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1464 'load' 'exp_x_13_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1465 [1/2] (1.23ns)   --->   "%exp_x_14_load_6 = load i10 %exp_x_14_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1465 'load' 'exp_x_14_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1466 [1/2] (1.23ns)   --->   "%exp_x_15_load_6 = load i10 %exp_x_15_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1466 'load' 'exp_x_15_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1467 [1/1] (0.72ns)   --->   "%tmp_66 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_12_load_6, i32 %exp_x_13_load_6, i32 %exp_x_14_load_6, i32 %exp_x_15_load_6, i32 %exp_x_16_load_6, i32 %exp_x_17_load_6, i32 %exp_x_18_load_6, i32 %exp_x_19_load_6, i32 %exp_x_20_load_6, i32 %exp_x_21_load_6, i32 %exp_x_22_load_6, i32 %exp_x_23_load_6, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1467 'mux' 'tmp_66' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1468 [1/2] (1.23ns)   --->   "%exp_x_28_load_6 = load i10 %exp_x_28_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1468 'load' 'exp_x_28_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1469 [1/2] (1.23ns)   --->   "%exp_x_29_load_6 = load i10 %exp_x_29_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1469 'load' 'exp_x_29_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1470 [1/2] (1.23ns)   --->   "%exp_x_30_load_6 = load i10 %exp_x_30_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1470 'load' 'exp_x_30_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1471 [1/2] (1.23ns)   --->   "%exp_x_31_load_6 = load i10 %exp_x_31_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1471 'load' 'exp_x_31_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1472 [1/1] (0.72ns)   --->   "%tmp_68 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_24_load_6, i32 %exp_x_25_load_6, i32 %exp_x_26_load_6, i32 %exp_x_27_load_6, i32 %exp_x_28_load_6, i32 %exp_x_29_load_6, i32 %exp_x_30_load_6, i32 %exp_x_31_load_6, i32 %exp_x_32_load_6, i32 %exp_x_33_load_6, i32 %exp_x_34_load_6, i32 %exp_x_35_load_6, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1472 'mux' 'tmp_68' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1473 [1/2] (1.23ns)   --->   "%exp_x_44_load_6 = load i10 %exp_x_44_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1473 'load' 'exp_x_44_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1474 [1/2] (1.23ns)   --->   "%exp_x_45_load_6 = load i10 %exp_x_45_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1474 'load' 'exp_x_45_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1475 [1/2] (1.23ns)   --->   "%exp_x_46_load_6 = load i10 %exp_x_46_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1475 'load' 'exp_x_46_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1476 [1/2] (1.23ns)   --->   "%exp_x_47_load_6 = load i10 %exp_x_47_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1476 'load' 'exp_x_47_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1477 [1/1] (0.72ns)   --->   "%tmp_70 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_36_load_6, i32 %exp_x_37_load_6, i32 %exp_x_38_load_6, i32 %exp_x_39_load_6, i32 %exp_x_40_load_6, i32 %exp_x_41_load_6, i32 %exp_x_42_load_6, i32 %exp_x_43_load_6, i32 %exp_x_44_load_6, i32 %exp_x_45_load_6, i32 %exp_x_46_load_6, i32 %exp_x_47_load_6, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1477 'mux' 'tmp_70' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1478 [1/1] (0.00ns)   --->   "%exp_x_60_addr_6 = getelementptr i32 %exp_x_60, i64 0, i64 %zext_ln1207_55" [activation_accelerator.cpp:1207]   --->   Operation 1478 'getelementptr' 'exp_x_60_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1479 [1/1] (0.00ns)   --->   "%exp_x_61_addr_6 = getelementptr i32 %exp_x_61, i64 0, i64 %zext_ln1207_55" [activation_accelerator.cpp:1207]   --->   Operation 1479 'getelementptr' 'exp_x_61_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1480 [1/1] (0.00ns)   --->   "%exp_x_62_addr_6 = getelementptr i32 %exp_x_62, i64 0, i64 %zext_ln1207_55" [activation_accelerator.cpp:1207]   --->   Operation 1480 'getelementptr' 'exp_x_62_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1481 [1/1] (0.00ns)   --->   "%exp_x_63_addr_6 = getelementptr i32 %exp_x_63, i64 0, i64 %zext_ln1207_55" [activation_accelerator.cpp:1207]   --->   Operation 1481 'getelementptr' 'exp_x_63_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1482 [1/2] (1.23ns)   --->   "%exp_x_load_8 = load i10 %exp_x_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1482 'load' 'exp_x_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1483 [1/2] (1.23ns)   --->   "%exp_x_1_load_8 = load i10 %exp_x_1_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1483 'load' 'exp_x_1_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1484 [1/2] (1.23ns)   --->   "%exp_x_2_load_8 = load i10 %exp_x_2_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1484 'load' 'exp_x_2_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1485 [1/2] (1.23ns)   --->   "%exp_x_3_load_8 = load i10 %exp_x_3_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1485 'load' 'exp_x_3_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1486 [1/2] (1.23ns)   --->   "%exp_x_4_load_8 = load i10 %exp_x_4_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1486 'load' 'exp_x_4_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1487 [1/2] (1.23ns)   --->   "%exp_x_5_load_8 = load i10 %exp_x_5_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1487 'load' 'exp_x_5_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1488 [1/2] (1.23ns)   --->   "%exp_x_6_load_8 = load i10 %exp_x_6_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1488 'load' 'exp_x_6_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1489 [1/2] (1.23ns)   --->   "%exp_x_7_load_8 = load i10 %exp_x_7_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1489 'load' 'exp_x_7_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1490 [2/2] (1.23ns)   --->   "%exp_x_60_load_6 = load i10 %exp_x_60_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1490 'load' 'exp_x_60_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1491 [2/2] (1.23ns)   --->   "%exp_x_61_load_6 = load i10 %exp_x_61_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1491 'load' 'exp_x_61_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1492 [2/2] (1.23ns)   --->   "%exp_x_62_load_6 = load i10 %exp_x_62_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1492 'load' 'exp_x_62_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1493 [2/2] (1.23ns)   --->   "%exp_x_63_load_6 = load i10 %exp_x_63_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1493 'load' 'exp_x_63_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1494 [1/1] (0.00ns)   --->   "%exp_x_12_addr_6 = getelementptr i32 %exp_x_12, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1494 'getelementptr' 'exp_x_12_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1495 [1/1] (0.00ns)   --->   "%exp_x_13_addr_6 = getelementptr i32 %exp_x_13, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1495 'getelementptr' 'exp_x_13_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1496 [1/1] (0.00ns)   --->   "%exp_x_14_addr_6 = getelementptr i32 %exp_x_14, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1496 'getelementptr' 'exp_x_14_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1497 [1/1] (0.00ns)   --->   "%exp_x_15_addr_6 = getelementptr i32 %exp_x_15, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1497 'getelementptr' 'exp_x_15_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1498 [1/2] (1.23ns)   --->   "%exp_x_8_load_8 = load i10 %exp_x_8_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1498 'load' 'exp_x_8_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1499 [1/2] (1.23ns)   --->   "%exp_x_9_load_8 = load i10 %exp_x_9_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1499 'load' 'exp_x_9_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1500 [1/2] (1.23ns)   --->   "%exp_x_10_load_8 = load i10 %exp_x_10_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1500 'load' 'exp_x_10_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1501 [1/2] (1.23ns)   --->   "%exp_x_11_load_8 = load i10 %exp_x_11_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1501 'load' 'exp_x_11_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1502 [2/2] (1.23ns)   --->   "%exp_x_12_load_7 = load i10 %exp_x_12_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1502 'load' 'exp_x_12_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1503 [2/2] (1.23ns)   --->   "%exp_x_13_load_7 = load i10 %exp_x_13_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1503 'load' 'exp_x_13_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1504 [2/2] (1.23ns)   --->   "%exp_x_14_load_7 = load i10 %exp_x_14_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1504 'load' 'exp_x_14_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1505 [2/2] (1.23ns)   --->   "%exp_x_15_load_7 = load i10 %exp_x_15_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1505 'load' 'exp_x_15_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1506 [1/2] (1.23ns)   --->   "%exp_x_16_load_7 = load i10 %exp_x_16_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1506 'load' 'exp_x_16_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1507 [1/2] (1.23ns)   --->   "%exp_x_17_load_7 = load i10 %exp_x_17_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1507 'load' 'exp_x_17_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1508 [1/2] (1.23ns)   --->   "%exp_x_18_load_7 = load i10 %exp_x_18_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1508 'load' 'exp_x_18_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1509 [1/2] (1.23ns)   --->   "%exp_x_19_load_7 = load i10 %exp_x_19_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1509 'load' 'exp_x_19_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1510 [1/1] (0.00ns)   --->   "%exp_x_28_addr_6 = getelementptr i32 %exp_x_28, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1510 'getelementptr' 'exp_x_28_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1511 [1/1] (0.00ns)   --->   "%exp_x_29_addr_6 = getelementptr i32 %exp_x_29, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1511 'getelementptr' 'exp_x_29_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1512 [1/1] (0.00ns)   --->   "%exp_x_30_addr_6 = getelementptr i32 %exp_x_30, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1512 'getelementptr' 'exp_x_30_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1513 [1/1] (0.00ns)   --->   "%exp_x_31_addr_6 = getelementptr i32 %exp_x_31, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1513 'getelementptr' 'exp_x_31_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1514 [1/2] (1.23ns)   --->   "%exp_x_20_load_7 = load i10 %exp_x_20_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1514 'load' 'exp_x_20_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1515 [1/2] (1.23ns)   --->   "%exp_x_21_load_7 = load i10 %exp_x_21_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1515 'load' 'exp_x_21_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1516 [1/2] (1.23ns)   --->   "%exp_x_22_load_7 = load i10 %exp_x_22_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1516 'load' 'exp_x_22_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1517 [1/2] (1.23ns)   --->   "%exp_x_23_load_7 = load i10 %exp_x_23_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1517 'load' 'exp_x_23_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1518 [1/2] (1.23ns)   --->   "%exp_x_24_load_7 = load i10 %exp_x_24_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1518 'load' 'exp_x_24_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1519 [1/2] (1.23ns)   --->   "%exp_x_25_load_7 = load i10 %exp_x_25_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1519 'load' 'exp_x_25_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1520 [1/2] (1.23ns)   --->   "%exp_x_26_load_7 = load i10 %exp_x_26_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1520 'load' 'exp_x_26_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1521 [1/2] (1.23ns)   --->   "%exp_x_27_load_7 = load i10 %exp_x_27_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1521 'load' 'exp_x_27_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1522 [2/2] (1.23ns)   --->   "%exp_x_28_load_7 = load i10 %exp_x_28_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1522 'load' 'exp_x_28_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1523 [2/2] (1.23ns)   --->   "%exp_x_29_load_7 = load i10 %exp_x_29_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1523 'load' 'exp_x_29_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1524 [2/2] (1.23ns)   --->   "%exp_x_30_load_7 = load i10 %exp_x_30_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1524 'load' 'exp_x_30_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1525 [2/2] (1.23ns)   --->   "%exp_x_31_load_7 = load i10 %exp_x_31_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1525 'load' 'exp_x_31_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1526 [1/1] (0.00ns)   --->   "%exp_x_44_addr_6 = getelementptr i32 %exp_x_44, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1526 'getelementptr' 'exp_x_44_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1527 [1/1] (0.00ns)   --->   "%exp_x_45_addr_6 = getelementptr i32 %exp_x_45, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1527 'getelementptr' 'exp_x_45_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1528 [1/1] (0.00ns)   --->   "%exp_x_46_addr_6 = getelementptr i32 %exp_x_46, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1528 'getelementptr' 'exp_x_46_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1529 [1/1] (0.00ns)   --->   "%exp_x_47_addr_6 = getelementptr i32 %exp_x_47, i64 0, i64 7" [activation_accelerator.cpp:1207]   --->   Operation 1529 'getelementptr' 'exp_x_47_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1530 [2/2] (1.23ns)   --->   "%exp_x_44_load_7 = load i10 %exp_x_44_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1530 'load' 'exp_x_44_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1531 [2/2] (1.23ns)   --->   "%exp_x_45_load_7 = load i10 %exp_x_45_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1531 'load' 'exp_x_45_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1532 [2/2] (1.23ns)   --->   "%exp_x_46_load_7 = load i10 %exp_x_46_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1532 'load' 'exp_x_46_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1533 [2/2] (1.23ns)   --->   "%exp_x_47_load_7 = load i10 %exp_x_47_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1533 'load' 'exp_x_47_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1534 [1/2] (1.23ns)   --->   "%exp_x_48_load_7 = load i10 %exp_x_48_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1534 'load' 'exp_x_48_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1535 [1/2] (1.23ns)   --->   "%exp_x_49_load_7 = load i10 %exp_x_49_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1535 'load' 'exp_x_49_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1536 [1/2] (1.23ns)   --->   "%exp_x_50_load_7 = load i10 %exp_x_50_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1536 'load' 'exp_x_50_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1537 [1/2] (1.23ns)   --->   "%exp_x_51_load_7 = load i10 %exp_x_51_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1537 'load' 'exp_x_51_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1538 [1/2] (1.23ns)   --->   "%exp_x_52_load_7 = load i10 %exp_x_52_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1538 'load' 'exp_x_52_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1539 [1/2] (1.23ns)   --->   "%exp_x_53_load_7 = load i10 %exp_x_53_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1539 'load' 'exp_x_53_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1540 [1/2] (1.23ns)   --->   "%exp_x_54_load_7 = load i10 %exp_x_54_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1540 'load' 'exp_x_54_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1541 [1/2] (1.23ns)   --->   "%exp_x_55_load_7 = load i10 %exp_x_55_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1541 'load' 'exp_x_55_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1542 [1/1] (0.00ns)   --->   "%exp_x_60_addr_7 = getelementptr i32 %exp_x_60, i64 0, i64 %zext_ln1207_61" [activation_accelerator.cpp:1207]   --->   Operation 1542 'getelementptr' 'exp_x_60_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1543 [1/1] (0.00ns)   --->   "%exp_x_61_addr_7 = getelementptr i32 %exp_x_61, i64 0, i64 %zext_ln1207_61" [activation_accelerator.cpp:1207]   --->   Operation 1543 'getelementptr' 'exp_x_61_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1544 [1/1] (0.00ns)   --->   "%exp_x_62_addr_7 = getelementptr i32 %exp_x_62, i64 0, i64 %zext_ln1207_61" [activation_accelerator.cpp:1207]   --->   Operation 1544 'getelementptr' 'exp_x_62_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1545 [1/1] (0.00ns)   --->   "%exp_x_63_addr_7 = getelementptr i32 %exp_x_63, i64 0, i64 %zext_ln1207_61" [activation_accelerator.cpp:1207]   --->   Operation 1545 'getelementptr' 'exp_x_63_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1546 [1/2] (1.23ns)   --->   "%exp_x_load_9 = load i10 %exp_x_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1546 'load' 'exp_x_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1547 [1/2] (1.23ns)   --->   "%exp_x_1_load_9 = load i10 %exp_x_1_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1547 'load' 'exp_x_1_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1548 [1/2] (1.23ns)   --->   "%exp_x_2_load_9 = load i10 %exp_x_2_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1548 'load' 'exp_x_2_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1549 [1/2] (1.23ns)   --->   "%exp_x_3_load_9 = load i10 %exp_x_3_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1549 'load' 'exp_x_3_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1550 [1/2] (1.23ns)   --->   "%exp_x_56_load_7 = load i10 %exp_x_56_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1550 'load' 'exp_x_56_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1551 [1/2] (1.23ns)   --->   "%exp_x_57_load_7 = load i10 %exp_x_57_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1551 'load' 'exp_x_57_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1552 [1/2] (1.23ns)   --->   "%exp_x_58_load_7 = load i10 %exp_x_58_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1552 'load' 'exp_x_58_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1553 [1/2] (1.23ns)   --->   "%exp_x_59_load_7 = load i10 %exp_x_59_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1553 'load' 'exp_x_59_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1554 [2/2] (1.23ns)   --->   "%exp_x_60_load_7 = load i10 %exp_x_60_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1554 'load' 'exp_x_60_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1555 [2/2] (1.23ns)   --->   "%exp_x_61_load_7 = load i10 %exp_x_61_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1555 'load' 'exp_x_61_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1556 [2/2] (1.23ns)   --->   "%exp_x_62_load_7 = load i10 %exp_x_62_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1556 'load' 'exp_x_62_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1557 [2/2] (1.23ns)   --->   "%exp_x_63_load_7 = load i10 %exp_x_63_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1557 'load' 'exp_x_63_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1558 [1/1] (0.00ns)   --->   "%exp_x_12_addr_7 = getelementptr i32 %exp_x_12, i64 0, i64 %zext_ln1207_63" [activation_accelerator.cpp:1207]   --->   Operation 1558 'getelementptr' 'exp_x_12_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1559 [1/1] (0.00ns)   --->   "%exp_x_13_addr_7 = getelementptr i32 %exp_x_13, i64 0, i64 %zext_ln1207_63" [activation_accelerator.cpp:1207]   --->   Operation 1559 'getelementptr' 'exp_x_13_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1560 [1/1] (0.00ns)   --->   "%exp_x_14_addr_7 = getelementptr i32 %exp_x_14, i64 0, i64 %zext_ln1207_63" [activation_accelerator.cpp:1207]   --->   Operation 1560 'getelementptr' 'exp_x_14_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1561 [1/1] (0.00ns)   --->   "%exp_x_15_addr_7 = getelementptr i32 %exp_x_15, i64 0, i64 %zext_ln1207_63" [activation_accelerator.cpp:1207]   --->   Operation 1561 'getelementptr' 'exp_x_15_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1562 [1/2] (1.23ns)   --->   "%exp_x_4_load_9 = load i10 %exp_x_4_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1562 'load' 'exp_x_4_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1563 [1/2] (1.23ns)   --->   "%exp_x_5_load_9 = load i10 %exp_x_5_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1563 'load' 'exp_x_5_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1564 [1/2] (1.23ns)   --->   "%exp_x_6_load_9 = load i10 %exp_x_6_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1564 'load' 'exp_x_6_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1565 [1/2] (1.23ns)   --->   "%exp_x_7_load_9 = load i10 %exp_x_7_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1565 'load' 'exp_x_7_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1566 [1/2] (1.23ns)   --->   "%exp_x_8_load_9 = load i10 %exp_x_8_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1566 'load' 'exp_x_8_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1567 [1/2] (1.23ns)   --->   "%exp_x_9_load_9 = load i10 %exp_x_9_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1567 'load' 'exp_x_9_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1568 [1/2] (1.23ns)   --->   "%exp_x_10_load_9 = load i10 %exp_x_10_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1568 'load' 'exp_x_10_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1569 [1/2] (1.23ns)   --->   "%exp_x_11_load_9 = load i10 %exp_x_11_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1569 'load' 'exp_x_11_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1570 [2/2] (1.23ns)   --->   "%exp_x_12_load_8 = load i10 %exp_x_12_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1570 'load' 'exp_x_12_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1571 [2/2] (1.23ns)   --->   "%exp_x_13_load_8 = load i10 %exp_x_13_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1571 'load' 'exp_x_13_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1572 [2/2] (1.23ns)   --->   "%exp_x_14_load_8 = load i10 %exp_x_14_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1572 'load' 'exp_x_14_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1573 [2/2] (1.23ns)   --->   "%exp_x_15_load_8 = load i10 %exp_x_15_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1573 'load' 'exp_x_15_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1574 [1/1] (0.00ns)   --->   "%exp_x_28_addr_7 = getelementptr i32 %exp_x_28, i64 0, i64 %zext_ln1207_66" [activation_accelerator.cpp:1207]   --->   Operation 1574 'getelementptr' 'exp_x_28_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1575 [1/1] (0.00ns)   --->   "%exp_x_29_addr_7 = getelementptr i32 %exp_x_29, i64 0, i64 %zext_ln1207_66" [activation_accelerator.cpp:1207]   --->   Operation 1575 'getelementptr' 'exp_x_29_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1576 [1/1] (0.00ns)   --->   "%exp_x_30_addr_7 = getelementptr i32 %exp_x_30, i64 0, i64 %zext_ln1207_66" [activation_accelerator.cpp:1207]   --->   Operation 1576 'getelementptr' 'exp_x_30_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1577 [1/1] (0.00ns)   --->   "%exp_x_31_addr_7 = getelementptr i32 %exp_x_31, i64 0, i64 %zext_ln1207_66" [activation_accelerator.cpp:1207]   --->   Operation 1577 'getelementptr' 'exp_x_31_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1578 [2/2] (1.23ns)   --->   "%exp_x_28_load_8 = load i10 %exp_x_28_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1578 'load' 'exp_x_28_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1579 [2/2] (1.23ns)   --->   "%exp_x_29_load_8 = load i10 %exp_x_29_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1579 'load' 'exp_x_29_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1580 [2/2] (1.23ns)   --->   "%exp_x_30_load_8 = load i10 %exp_x_30_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1580 'load' 'exp_x_30_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1581 [2/2] (1.23ns)   --->   "%exp_x_31_load_8 = load i10 %exp_x_31_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1581 'load' 'exp_x_31_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1582 [1/2] (1.23ns)   --->   "%exp_x_32_load_8 = load i10 %exp_x_32_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1582 'load' 'exp_x_32_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1583 [1/2] (1.23ns)   --->   "%exp_x_33_load_8 = load i10 %exp_x_33_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1583 'load' 'exp_x_33_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1584 [1/2] (1.23ns)   --->   "%exp_x_34_load_8 = load i10 %exp_x_34_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1584 'load' 'exp_x_34_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1585 [1/2] (1.23ns)   --->   "%exp_x_35_load_8 = load i10 %exp_x_35_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1585 'load' 'exp_x_35_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1586 [1/2] (1.23ns)   --->   "%exp_x_36_load_8 = load i10 %exp_x_36_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1586 'load' 'exp_x_36_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1587 [1/2] (1.23ns)   --->   "%exp_x_37_load_8 = load i10 %exp_x_37_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1587 'load' 'exp_x_37_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1588 [1/2] (1.23ns)   --->   "%exp_x_38_load_8 = load i10 %exp_x_38_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1588 'load' 'exp_x_38_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1589 [1/2] (1.23ns)   --->   "%exp_x_39_load_8 = load i10 %exp_x_39_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1589 'load' 'exp_x_39_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1590 [1/1] (0.00ns)   --->   "%exp_x_44_addr_7 = getelementptr i32 %exp_x_44, i64 0, i64 %zext_ln1207_68" [activation_accelerator.cpp:1207]   --->   Operation 1590 'getelementptr' 'exp_x_44_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1591 [1/1] (0.00ns)   --->   "%exp_x_45_addr_7 = getelementptr i32 %exp_x_45, i64 0, i64 %zext_ln1207_68" [activation_accelerator.cpp:1207]   --->   Operation 1591 'getelementptr' 'exp_x_45_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1592 [1/1] (0.00ns)   --->   "%exp_x_46_addr_7 = getelementptr i32 %exp_x_46, i64 0, i64 %zext_ln1207_68" [activation_accelerator.cpp:1207]   --->   Operation 1592 'getelementptr' 'exp_x_46_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1593 [1/1] (0.00ns)   --->   "%exp_x_47_addr_7 = getelementptr i32 %exp_x_47, i64 0, i64 %zext_ln1207_68" [activation_accelerator.cpp:1207]   --->   Operation 1593 'getelementptr' 'exp_x_47_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1594 [1/2] (1.23ns)   --->   "%exp_x_40_load_8 = load i10 %exp_x_40_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1594 'load' 'exp_x_40_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1595 [1/2] (1.23ns)   --->   "%exp_x_41_load_8 = load i10 %exp_x_41_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1595 'load' 'exp_x_41_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1596 [1/2] (1.23ns)   --->   "%exp_x_42_load_8 = load i10 %exp_x_42_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1596 'load' 'exp_x_42_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1597 [1/2] (1.23ns)   --->   "%exp_x_43_load_8 = load i10 %exp_x_43_addr_4" [activation_accelerator.cpp:1207]   --->   Operation 1597 'load' 'exp_x_43_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1598 [2/2] (1.23ns)   --->   "%exp_x_44_load_8 = load i10 %exp_x_44_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1598 'load' 'exp_x_44_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1599 [2/2] (1.23ns)   --->   "%exp_x_45_load_8 = load i10 %exp_x_45_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1599 'load' 'exp_x_45_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1600 [2/2] (1.23ns)   --->   "%exp_x_46_load_8 = load i10 %exp_x_46_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1600 'load' 'exp_x_46_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1601 [2/2] (1.23ns)   --->   "%exp_x_47_load_8 = load i10 %exp_x_47_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1601 'load' 'exp_x_47_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1602 [1/2] (1.23ns)   --->   "%exp_x_48_load_8 = load i10 %exp_x_48_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1602 'load' 'exp_x_48_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1603 [1/2] (1.23ns)   --->   "%exp_x_49_load_8 = load i10 %exp_x_49_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1603 'load' 'exp_x_49_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1604 [1/2] (1.23ns)   --->   "%exp_x_50_load_8 = load i10 %exp_x_50_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1604 'load' 'exp_x_50_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1605 [1/2] (1.23ns)   --->   "%exp_x_51_load_8 = load i10 %exp_x_51_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1605 'load' 'exp_x_51_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1606 [1/2] (1.23ns)   --->   "%exp_x_52_load_8 = load i10 %exp_x_52_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1606 'load' 'exp_x_52_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1607 [1/2] (1.23ns)   --->   "%exp_x_53_load_8 = load i10 %exp_x_53_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1607 'load' 'exp_x_53_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1608 [1/2] (1.23ns)   --->   "%exp_x_54_load_8 = load i10 %exp_x_54_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1608 'load' 'exp_x_54_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1609 [1/2] (1.23ns)   --->   "%exp_x_55_load_8 = load i10 %exp_x_55_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1609 'load' 'exp_x_55_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1610 [1/2] (1.23ns)   --->   "%exp_x_56_load_8 = load i10 %exp_x_56_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1610 'load' 'exp_x_56_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1611 [1/2] (1.23ns)   --->   "%exp_x_57_load_8 = load i10 %exp_x_57_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1611 'load' 'exp_x_57_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1612 [1/2] (1.23ns)   --->   "%exp_x_58_load_8 = load i10 %exp_x_58_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1612 'load' 'exp_x_58_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1613 [1/2] (1.23ns)   --->   "%exp_x_59_load_8 = load i10 %exp_x_59_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1613 'load' 'exp_x_59_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1614 [1/2] (1.23ns)   --->   "%exp_x_16_load_9 = load i10 %exp_x_16_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1614 'load' 'exp_x_16_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1615 [1/2] (1.23ns)   --->   "%exp_x_17_load_9 = load i10 %exp_x_17_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1615 'load' 'exp_x_17_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1616 [1/2] (1.23ns)   --->   "%exp_x_18_load_9 = load i10 %exp_x_18_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1616 'load' 'exp_x_18_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1617 [1/2] (1.23ns)   --->   "%exp_x_19_load_9 = load i10 %exp_x_19_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1617 'load' 'exp_x_19_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1618 [1/2] (1.23ns)   --->   "%exp_x_20_load_9 = load i10 %exp_x_20_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1618 'load' 'exp_x_20_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1619 [1/2] (1.23ns)   --->   "%exp_x_21_load_9 = load i10 %exp_x_21_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1619 'load' 'exp_x_21_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1620 [1/2] (1.23ns)   --->   "%exp_x_22_load_9 = load i10 %exp_x_22_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1620 'load' 'exp_x_22_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1621 [1/2] (1.23ns)   --->   "%exp_x_23_load_9 = load i10 %exp_x_23_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1621 'load' 'exp_x_23_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1622 [1/2] (1.23ns)   --->   "%exp_x_24_load_9 = load i10 %exp_x_24_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1622 'load' 'exp_x_24_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1623 [1/2] (1.23ns)   --->   "%exp_x_25_load_9 = load i10 %exp_x_25_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1623 'load' 'exp_x_25_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1624 [1/2] (1.23ns)   --->   "%exp_x_26_load_9 = load i10 %exp_x_26_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1624 'load' 'exp_x_26_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1625 [1/2] (1.23ns)   --->   "%exp_x_27_load_9 = load i10 %exp_x_27_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1625 'load' 'exp_x_27_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1626 [1/2] (1.23ns)   --->   "%exp_x_32_load_9 = load i10 %exp_x_32_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1626 'load' 'exp_x_32_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1627 [1/2] (1.23ns)   --->   "%exp_x_33_load_9 = load i10 %exp_x_33_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1627 'load' 'exp_x_33_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1628 [1/2] (1.23ns)   --->   "%exp_x_34_load_9 = load i10 %exp_x_34_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1628 'load' 'exp_x_34_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1629 [1/2] (1.23ns)   --->   "%exp_x_35_load_9 = load i10 %exp_x_35_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1629 'load' 'exp_x_35_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1630 [1/2] (1.23ns)   --->   "%exp_x_36_load_9 = load i10 %exp_x_36_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1630 'load' 'exp_x_36_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1631 [1/2] (1.23ns)   --->   "%exp_x_37_load_9 = load i10 %exp_x_37_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1631 'load' 'exp_x_37_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1632 [1/2] (1.23ns)   --->   "%exp_x_38_load_9 = load i10 %exp_x_38_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1632 'load' 'exp_x_38_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1633 [1/2] (1.23ns)   --->   "%exp_x_39_load_9 = load i10 %exp_x_39_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1633 'load' 'exp_x_39_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1634 [1/2] (1.23ns)   --->   "%exp_x_40_load_9 = load i10 %exp_x_40_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1634 'load' 'exp_x_40_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1635 [1/2] (1.23ns)   --->   "%exp_x_41_load_9 = load i10 %exp_x_41_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1635 'load' 'exp_x_41_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1636 [1/2] (1.23ns)   --->   "%exp_x_42_load_9 = load i10 %exp_x_42_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1636 'load' 'exp_x_42_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1637 [1/2] (1.23ns)   --->   "%exp_x_43_load_9 = load i10 %exp_x_43_addr_5" [activation_accelerator.cpp:1207]   --->   Operation 1637 'load' 'exp_x_43_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1638 [1/1] (0.78ns)   --->   "%add_ln1205_35 = add i10 %trunc_ln1207_cast15, i10 636" [activation_accelerator.cpp:1205]   --->   Operation 1638 'add' 'add_ln1205_35' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1639 [1/1] (0.00ns)   --->   "%lshr_ln1207_22 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_35, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1639 'partselect' 'lshr_ln1207_22' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1640 [1/1] (0.00ns)   --->   "%zext_ln1207_80 = zext i4 %lshr_ln1207_22" [activation_accelerator.cpp:1207]   --->   Operation 1640 'zext' 'zext_ln1207_80' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1641 [1/1] (0.00ns)   --->   "%exp_x_addr_6 = getelementptr i32 %exp_x, i64 0, i64 %zext_ln1207_80" [activation_accelerator.cpp:1207]   --->   Operation 1641 'getelementptr' 'exp_x_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1642 [1/1] (0.00ns)   --->   "%exp_x_1_addr_6 = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln1207_80" [activation_accelerator.cpp:1207]   --->   Operation 1642 'getelementptr' 'exp_x_1_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1643 [1/1] (0.00ns)   --->   "%exp_x_2_addr_6 = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln1207_80" [activation_accelerator.cpp:1207]   --->   Operation 1643 'getelementptr' 'exp_x_2_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1644 [1/1] (0.00ns)   --->   "%exp_x_3_addr_6 = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln1207_80" [activation_accelerator.cpp:1207]   --->   Operation 1644 'getelementptr' 'exp_x_3_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1645 [1/1] (0.00ns)   --->   "%exp_x_4_addr_6 = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln1207_80" [activation_accelerator.cpp:1207]   --->   Operation 1645 'getelementptr' 'exp_x_4_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1646 [1/1] (0.00ns)   --->   "%exp_x_5_addr_6 = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln1207_80" [activation_accelerator.cpp:1207]   --->   Operation 1646 'getelementptr' 'exp_x_5_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1647 [1/1] (0.00ns)   --->   "%exp_x_6_addr_6 = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln1207_80" [activation_accelerator.cpp:1207]   --->   Operation 1647 'getelementptr' 'exp_x_6_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1648 [1/1] (0.00ns)   --->   "%exp_x_7_addr_6 = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln1207_80" [activation_accelerator.cpp:1207]   --->   Operation 1648 'getelementptr' 'exp_x_7_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1649 [2/2] (1.23ns)   --->   "%exp_x_load_10 = load i10 %exp_x_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1649 'load' 'exp_x_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1650 [2/2] (1.23ns)   --->   "%exp_x_1_load_10 = load i10 %exp_x_1_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1650 'load' 'exp_x_1_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1651 [2/2] (1.23ns)   --->   "%exp_x_2_load_10 = load i10 %exp_x_2_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1651 'load' 'exp_x_2_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1652 [2/2] (1.23ns)   --->   "%exp_x_3_load_10 = load i10 %exp_x_3_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1652 'load' 'exp_x_3_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1653 [2/2] (1.23ns)   --->   "%exp_x_4_load_10 = load i10 %exp_x_4_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1653 'load' 'exp_x_4_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1654 [2/2] (1.23ns)   --->   "%exp_x_5_load_10 = load i10 %exp_x_5_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1654 'load' 'exp_x_5_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1655 [2/2] (1.23ns)   --->   "%exp_x_6_load_10 = load i10 %exp_x_6_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1655 'load' 'exp_x_6_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1656 [2/2] (1.23ns)   --->   "%exp_x_7_load_10 = load i10 %exp_x_7_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1656 'load' 'exp_x_7_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1657 [1/1] (0.78ns)   --->   "%add_ln1205_36 = add i10 %trunc_ln1207_cast15, i10 648" [activation_accelerator.cpp:1205]   --->   Operation 1657 'add' 'add_ln1205_36' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1658 [1/1] (0.00ns)   --->   "%lshr_ln1207_23 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_36, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1658 'partselect' 'lshr_ln1207_23' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1659 [1/1] (0.00ns)   --->   "%zext_ln1207_82 = zext i4 %lshr_ln1207_23" [activation_accelerator.cpp:1207]   --->   Operation 1659 'zext' 'zext_ln1207_82' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1660 [1/1] (0.00ns)   --->   "%exp_x_8_addr_6 = getelementptr i32 %exp_x_8, i64 0, i64 %zext_ln1207_82" [activation_accelerator.cpp:1207]   --->   Operation 1660 'getelementptr' 'exp_x_8_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1661 [1/1] (0.00ns)   --->   "%exp_x_9_addr_6 = getelementptr i32 %exp_x_9, i64 0, i64 %zext_ln1207_82" [activation_accelerator.cpp:1207]   --->   Operation 1661 'getelementptr' 'exp_x_9_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1662 [1/1] (0.00ns)   --->   "%exp_x_10_addr_6 = getelementptr i32 %exp_x_10, i64 0, i64 %zext_ln1207_82" [activation_accelerator.cpp:1207]   --->   Operation 1662 'getelementptr' 'exp_x_10_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1663 [1/1] (0.00ns)   --->   "%exp_x_11_addr_6 = getelementptr i32 %exp_x_11, i64 0, i64 %zext_ln1207_82" [activation_accelerator.cpp:1207]   --->   Operation 1663 'getelementptr' 'exp_x_11_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1664 [1/1] (0.00ns)   --->   "%exp_x_16_addr_6 = getelementptr i32 %exp_x_16, i64 0, i64 %zext_ln1207_82" [activation_accelerator.cpp:1207]   --->   Operation 1664 'getelementptr' 'exp_x_16_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1665 [1/1] (0.00ns)   --->   "%exp_x_17_addr_6 = getelementptr i32 %exp_x_17, i64 0, i64 %zext_ln1207_82" [activation_accelerator.cpp:1207]   --->   Operation 1665 'getelementptr' 'exp_x_17_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1666 [1/1] (0.00ns)   --->   "%exp_x_18_addr_6 = getelementptr i32 %exp_x_18, i64 0, i64 %zext_ln1207_82" [activation_accelerator.cpp:1207]   --->   Operation 1666 'getelementptr' 'exp_x_18_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1667 [1/1] (0.00ns)   --->   "%exp_x_19_addr_6 = getelementptr i32 %exp_x_19, i64 0, i64 %zext_ln1207_82" [activation_accelerator.cpp:1207]   --->   Operation 1667 'getelementptr' 'exp_x_19_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1668 [2/2] (1.23ns)   --->   "%exp_x_8_load_10 = load i10 %exp_x_8_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1668 'load' 'exp_x_8_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1669 [2/2] (1.23ns)   --->   "%exp_x_9_load_10 = load i10 %exp_x_9_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1669 'load' 'exp_x_9_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1670 [2/2] (1.23ns)   --->   "%exp_x_10_load_10 = load i10 %exp_x_10_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1670 'load' 'exp_x_10_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1671 [2/2] (1.23ns)   --->   "%exp_x_11_load_10 = load i10 %exp_x_11_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1671 'load' 'exp_x_11_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1672 [2/2] (1.23ns)   --->   "%exp_x_16_load_10 = load i10 %exp_x_16_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1672 'load' 'exp_x_16_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1673 [2/2] (1.23ns)   --->   "%exp_x_17_load_10 = load i10 %exp_x_17_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1673 'load' 'exp_x_17_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1674 [2/2] (1.23ns)   --->   "%exp_x_18_load_10 = load i10 %exp_x_18_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1674 'load' 'exp_x_18_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1675 [2/2] (1.23ns)   --->   "%exp_x_19_load_10 = load i10 %exp_x_19_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1675 'load' 'exp_x_19_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1676 [1/1] (0.78ns)   --->   "%add_ln1205_37 = add i10 %trunc_ln1207_cast15, i10 660" [activation_accelerator.cpp:1205]   --->   Operation 1676 'add' 'add_ln1205_37' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1677 [1/1] (0.00ns)   --->   "%lshr_ln1207_24 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_37, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1677 'partselect' 'lshr_ln1207_24' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln1207_84 = zext i4 %lshr_ln1207_24" [activation_accelerator.cpp:1207]   --->   Operation 1678 'zext' 'zext_ln1207_84' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1679 [1/1] (0.00ns)   --->   "%exp_x_20_addr_6 = getelementptr i32 %exp_x_20, i64 0, i64 %zext_ln1207_84" [activation_accelerator.cpp:1207]   --->   Operation 1679 'getelementptr' 'exp_x_20_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1680 [1/1] (0.00ns)   --->   "%exp_x_21_addr_6 = getelementptr i32 %exp_x_21, i64 0, i64 %zext_ln1207_84" [activation_accelerator.cpp:1207]   --->   Operation 1680 'getelementptr' 'exp_x_21_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1681 [1/1] (0.00ns)   --->   "%exp_x_22_addr_6 = getelementptr i32 %exp_x_22, i64 0, i64 %zext_ln1207_84" [activation_accelerator.cpp:1207]   --->   Operation 1681 'getelementptr' 'exp_x_22_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1682 [1/1] (0.00ns)   --->   "%exp_x_23_addr_6 = getelementptr i32 %exp_x_23, i64 0, i64 %zext_ln1207_84" [activation_accelerator.cpp:1207]   --->   Operation 1682 'getelementptr' 'exp_x_23_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1683 [1/1] (0.00ns)   --->   "%exp_x_24_addr_6 = getelementptr i32 %exp_x_24, i64 0, i64 %zext_ln1207_84" [activation_accelerator.cpp:1207]   --->   Operation 1683 'getelementptr' 'exp_x_24_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1684 [1/1] (0.00ns)   --->   "%exp_x_25_addr_6 = getelementptr i32 %exp_x_25, i64 0, i64 %zext_ln1207_84" [activation_accelerator.cpp:1207]   --->   Operation 1684 'getelementptr' 'exp_x_25_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1685 [1/1] (0.00ns)   --->   "%exp_x_26_addr_6 = getelementptr i32 %exp_x_26, i64 0, i64 %zext_ln1207_84" [activation_accelerator.cpp:1207]   --->   Operation 1685 'getelementptr' 'exp_x_26_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1686 [1/1] (0.00ns)   --->   "%exp_x_27_addr_6 = getelementptr i32 %exp_x_27, i64 0, i64 %zext_ln1207_84" [activation_accelerator.cpp:1207]   --->   Operation 1686 'getelementptr' 'exp_x_27_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1687 [2/2] (1.23ns)   --->   "%exp_x_20_load_10 = load i10 %exp_x_20_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1687 'load' 'exp_x_20_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1688 [2/2] (1.23ns)   --->   "%exp_x_21_load_10 = load i10 %exp_x_21_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1688 'load' 'exp_x_21_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1689 [2/2] (1.23ns)   --->   "%exp_x_22_load_10 = load i10 %exp_x_22_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1689 'load' 'exp_x_22_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1690 [2/2] (1.23ns)   --->   "%exp_x_23_load_10 = load i10 %exp_x_23_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1690 'load' 'exp_x_23_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1691 [2/2] (1.23ns)   --->   "%exp_x_24_load_10 = load i10 %exp_x_24_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1691 'load' 'exp_x_24_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1692 [2/2] (1.23ns)   --->   "%exp_x_25_load_10 = load i10 %exp_x_25_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1692 'load' 'exp_x_25_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1693 [2/2] (1.23ns)   --->   "%exp_x_26_load_10 = load i10 %exp_x_26_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1693 'load' 'exp_x_26_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1694 [2/2] (1.23ns)   --->   "%exp_x_27_load_10 = load i10 %exp_x_27_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1694 'load' 'exp_x_27_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1695 [1/1] (0.78ns)   --->   "%add_ln1205_38 = add i10 %trunc_ln1207_cast15, i10 684" [activation_accelerator.cpp:1205]   --->   Operation 1695 'add' 'add_ln1205_38' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1696 [1/1] (0.00ns)   --->   "%lshr_ln1207_25 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_38, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1696 'partselect' 'lshr_ln1207_25' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln1207_87 = zext i4 %lshr_ln1207_25" [activation_accelerator.cpp:1207]   --->   Operation 1697 'zext' 'zext_ln1207_87' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1698 [1/1] (0.00ns)   --->   "%exp_x_48_addr_6 = getelementptr i32 %exp_x_48, i64 0, i64 %zext_ln1207_87" [activation_accelerator.cpp:1207]   --->   Operation 1698 'getelementptr' 'exp_x_48_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1699 [1/1] (0.00ns)   --->   "%exp_x_49_addr_6 = getelementptr i32 %exp_x_49, i64 0, i64 %zext_ln1207_87" [activation_accelerator.cpp:1207]   --->   Operation 1699 'getelementptr' 'exp_x_49_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1700 [1/1] (0.00ns)   --->   "%exp_x_50_addr_6 = getelementptr i32 %exp_x_50, i64 0, i64 %zext_ln1207_87" [activation_accelerator.cpp:1207]   --->   Operation 1700 'getelementptr' 'exp_x_50_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1701 [1/1] (0.00ns)   --->   "%exp_x_51_addr_6 = getelementptr i32 %exp_x_51, i64 0, i64 %zext_ln1207_87" [activation_accelerator.cpp:1207]   --->   Operation 1701 'getelementptr' 'exp_x_51_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1702 [1/1] (0.00ns)   --->   "%exp_x_52_addr_6 = getelementptr i32 %exp_x_52, i64 0, i64 %zext_ln1207_87" [activation_accelerator.cpp:1207]   --->   Operation 1702 'getelementptr' 'exp_x_52_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1703 [1/1] (0.00ns)   --->   "%exp_x_53_addr_6 = getelementptr i32 %exp_x_53, i64 0, i64 %zext_ln1207_87" [activation_accelerator.cpp:1207]   --->   Operation 1703 'getelementptr' 'exp_x_53_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1704 [1/1] (0.00ns)   --->   "%exp_x_54_addr_6 = getelementptr i32 %exp_x_54, i64 0, i64 %zext_ln1207_87" [activation_accelerator.cpp:1207]   --->   Operation 1704 'getelementptr' 'exp_x_54_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1705 [1/1] (0.00ns)   --->   "%exp_x_55_addr_6 = getelementptr i32 %exp_x_55, i64 0, i64 %zext_ln1207_87" [activation_accelerator.cpp:1207]   --->   Operation 1705 'getelementptr' 'exp_x_55_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1706 [2/2] (1.23ns)   --->   "%exp_x_48_load_10 = load i10 %exp_x_48_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1706 'load' 'exp_x_48_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1707 [2/2] (1.23ns)   --->   "%exp_x_49_load_10 = load i10 %exp_x_49_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1707 'load' 'exp_x_49_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1708 [2/2] (1.23ns)   --->   "%exp_x_50_load_10 = load i10 %exp_x_50_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1708 'load' 'exp_x_50_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1709 [2/2] (1.23ns)   --->   "%exp_x_51_load_10 = load i10 %exp_x_51_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1709 'load' 'exp_x_51_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1710 [2/2] (1.23ns)   --->   "%exp_x_52_load_10 = load i10 %exp_x_52_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1710 'load' 'exp_x_52_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1711 [2/2] (1.23ns)   --->   "%exp_x_53_load_10 = load i10 %exp_x_53_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1711 'load' 'exp_x_53_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1712 [2/2] (1.23ns)   --->   "%exp_x_54_load_10 = load i10 %exp_x_54_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1712 'load' 'exp_x_54_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1713 [2/2] (1.23ns)   --->   "%exp_x_55_load_10 = load i10 %exp_x_55_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1713 'load' 'exp_x_55_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1714 [1/1] (0.78ns)   --->   "%add_ln1205_39 = add i10 %trunc_ln1207_cast15, i10 696" [activation_accelerator.cpp:1205]   --->   Operation 1714 'add' 'add_ln1205_39' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1715 [1/1] (0.00ns)   --->   "%lshr_ln1207_26 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_39, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1715 'partselect' 'lshr_ln1207_26' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1716 [1/1] (0.00ns)   --->   "%zext_ln1207_89 = zext i4 %lshr_ln1207_26" [activation_accelerator.cpp:1207]   --->   Operation 1716 'zext' 'zext_ln1207_89' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1717 [1/1] (0.00ns)   --->   "%exp_x_addr_7 = getelementptr i32 %exp_x, i64 0, i64 %zext_ln1207_89" [activation_accelerator.cpp:1207]   --->   Operation 1717 'getelementptr' 'exp_x_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1718 [1/1] (0.00ns)   --->   "%exp_x_1_addr_7 = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln1207_89" [activation_accelerator.cpp:1207]   --->   Operation 1718 'getelementptr' 'exp_x_1_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1719 [1/1] (0.00ns)   --->   "%exp_x_2_addr_7 = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln1207_89" [activation_accelerator.cpp:1207]   --->   Operation 1719 'getelementptr' 'exp_x_2_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1720 [1/1] (0.00ns)   --->   "%exp_x_3_addr_7 = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln1207_89" [activation_accelerator.cpp:1207]   --->   Operation 1720 'getelementptr' 'exp_x_3_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1721 [1/1] (0.00ns)   --->   "%exp_x_56_addr_6 = getelementptr i32 %exp_x_56, i64 0, i64 %zext_ln1207_89" [activation_accelerator.cpp:1207]   --->   Operation 1721 'getelementptr' 'exp_x_56_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1722 [1/1] (0.00ns)   --->   "%exp_x_57_addr_6 = getelementptr i32 %exp_x_57, i64 0, i64 %zext_ln1207_89" [activation_accelerator.cpp:1207]   --->   Operation 1722 'getelementptr' 'exp_x_57_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1723 [1/1] (0.00ns)   --->   "%exp_x_58_addr_6 = getelementptr i32 %exp_x_58, i64 0, i64 %zext_ln1207_89" [activation_accelerator.cpp:1207]   --->   Operation 1723 'getelementptr' 'exp_x_58_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1724 [1/1] (0.00ns)   --->   "%exp_x_59_addr_6 = getelementptr i32 %exp_x_59, i64 0, i64 %zext_ln1207_89" [activation_accelerator.cpp:1207]   --->   Operation 1724 'getelementptr' 'exp_x_59_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1725 [2/2] (1.23ns)   --->   "%exp_x_load_11 = load i10 %exp_x_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1725 'load' 'exp_x_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1726 [2/2] (1.23ns)   --->   "%exp_x_1_load_11 = load i10 %exp_x_1_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1726 'load' 'exp_x_1_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1727 [2/2] (1.23ns)   --->   "%exp_x_2_load_11 = load i10 %exp_x_2_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1727 'load' 'exp_x_2_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1728 [2/2] (1.23ns)   --->   "%exp_x_3_load_11 = load i10 %exp_x_3_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1728 'load' 'exp_x_3_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1729 [2/2] (1.23ns)   --->   "%exp_x_56_load_10 = load i10 %exp_x_56_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1729 'load' 'exp_x_56_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1730 [2/2] (1.23ns)   --->   "%exp_x_57_load_10 = load i10 %exp_x_57_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1730 'load' 'exp_x_57_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1731 [2/2] (1.23ns)   --->   "%exp_x_58_load_10 = load i10 %exp_x_58_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1731 'load' 'exp_x_58_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1732 [2/2] (1.23ns)   --->   "%exp_x_59_load_10 = load i10 %exp_x_59_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1732 'load' 'exp_x_59_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1733 [1/1] (0.78ns)   --->   "%add_ln1205_40 = add i10 %trunc_ln1207_cast15, i10 708" [activation_accelerator.cpp:1205]   --->   Operation 1733 'add' 'add_ln1205_40' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1734 [1/1] (0.00ns)   --->   "%lshr_ln1207_27 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_40, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1734 'partselect' 'lshr_ln1207_27' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln1207_91 = zext i4 %lshr_ln1207_27" [activation_accelerator.cpp:1207]   --->   Operation 1735 'zext' 'zext_ln1207_91' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1736 [1/1] (0.00ns)   --->   "%exp_x_4_addr_7 = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln1207_91" [activation_accelerator.cpp:1207]   --->   Operation 1736 'getelementptr' 'exp_x_4_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1737 [1/1] (0.00ns)   --->   "%exp_x_5_addr_7 = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln1207_91" [activation_accelerator.cpp:1207]   --->   Operation 1737 'getelementptr' 'exp_x_5_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1738 [1/1] (0.00ns)   --->   "%exp_x_6_addr_7 = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln1207_91" [activation_accelerator.cpp:1207]   --->   Operation 1738 'getelementptr' 'exp_x_6_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1739 [1/1] (0.00ns)   --->   "%exp_x_7_addr_7 = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln1207_91" [activation_accelerator.cpp:1207]   --->   Operation 1739 'getelementptr' 'exp_x_7_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1740 [1/1] (0.00ns)   --->   "%exp_x_8_addr_7 = getelementptr i32 %exp_x_8, i64 0, i64 %zext_ln1207_91" [activation_accelerator.cpp:1207]   --->   Operation 1740 'getelementptr' 'exp_x_8_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1741 [1/1] (0.00ns)   --->   "%exp_x_9_addr_7 = getelementptr i32 %exp_x_9, i64 0, i64 %zext_ln1207_91" [activation_accelerator.cpp:1207]   --->   Operation 1741 'getelementptr' 'exp_x_9_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1742 [1/1] (0.00ns)   --->   "%exp_x_10_addr_7 = getelementptr i32 %exp_x_10, i64 0, i64 %zext_ln1207_91" [activation_accelerator.cpp:1207]   --->   Operation 1742 'getelementptr' 'exp_x_10_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1743 [1/1] (0.00ns)   --->   "%exp_x_11_addr_7 = getelementptr i32 %exp_x_11, i64 0, i64 %zext_ln1207_91" [activation_accelerator.cpp:1207]   --->   Operation 1743 'getelementptr' 'exp_x_11_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1744 [2/2] (1.23ns)   --->   "%exp_x_4_load_11 = load i10 %exp_x_4_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1744 'load' 'exp_x_4_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1745 [2/2] (1.23ns)   --->   "%exp_x_5_load_11 = load i10 %exp_x_5_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1745 'load' 'exp_x_5_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1746 [2/2] (1.23ns)   --->   "%exp_x_6_load_11 = load i10 %exp_x_6_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1746 'load' 'exp_x_6_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1747 [2/2] (1.23ns)   --->   "%exp_x_7_load_11 = load i10 %exp_x_7_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1747 'load' 'exp_x_7_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1748 [2/2] (1.23ns)   --->   "%exp_x_8_load_11 = load i10 %exp_x_8_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1748 'load' 'exp_x_8_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1749 [2/2] (1.23ns)   --->   "%exp_x_9_load_11 = load i10 %exp_x_9_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1749 'load' 'exp_x_9_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1750 [2/2] (1.23ns)   --->   "%exp_x_10_load_11 = load i10 %exp_x_10_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1750 'load' 'exp_x_10_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1751 [2/2] (1.23ns)   --->   "%exp_x_11_load_11 = load i10 %exp_x_11_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1751 'load' 'exp_x_11_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1752 [1/1] (0.78ns)   --->   "%add_ln1205_41 = add i10 %trunc_ln1207_cast15, i10 732" [activation_accelerator.cpp:1205]   --->   Operation 1752 'add' 'add_ln1205_41' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1753 [1/1] (0.00ns)   --->   "%lshr_ln1207_28 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_41, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1753 'partselect' 'lshr_ln1207_28' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln1207_94 = zext i4 %lshr_ln1207_28" [activation_accelerator.cpp:1207]   --->   Operation 1754 'zext' 'zext_ln1207_94' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1755 [1/1] (0.00ns)   --->   "%exp_x_32_addr_6 = getelementptr i32 %exp_x_32, i64 0, i64 %zext_ln1207_94" [activation_accelerator.cpp:1207]   --->   Operation 1755 'getelementptr' 'exp_x_32_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1756 [1/1] (0.00ns)   --->   "%exp_x_33_addr_6 = getelementptr i32 %exp_x_33, i64 0, i64 %zext_ln1207_94" [activation_accelerator.cpp:1207]   --->   Operation 1756 'getelementptr' 'exp_x_33_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1757 [1/1] (0.00ns)   --->   "%exp_x_34_addr_6 = getelementptr i32 %exp_x_34, i64 0, i64 %zext_ln1207_94" [activation_accelerator.cpp:1207]   --->   Operation 1757 'getelementptr' 'exp_x_34_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1758 [1/1] (0.00ns)   --->   "%exp_x_35_addr_6 = getelementptr i32 %exp_x_35, i64 0, i64 %zext_ln1207_94" [activation_accelerator.cpp:1207]   --->   Operation 1758 'getelementptr' 'exp_x_35_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1759 [1/1] (0.00ns)   --->   "%exp_x_36_addr_6 = getelementptr i32 %exp_x_36, i64 0, i64 %zext_ln1207_94" [activation_accelerator.cpp:1207]   --->   Operation 1759 'getelementptr' 'exp_x_36_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1760 [1/1] (0.00ns)   --->   "%exp_x_37_addr_6 = getelementptr i32 %exp_x_37, i64 0, i64 %zext_ln1207_94" [activation_accelerator.cpp:1207]   --->   Operation 1760 'getelementptr' 'exp_x_37_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1761 [1/1] (0.00ns)   --->   "%exp_x_38_addr_6 = getelementptr i32 %exp_x_38, i64 0, i64 %zext_ln1207_94" [activation_accelerator.cpp:1207]   --->   Operation 1761 'getelementptr' 'exp_x_38_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1762 [1/1] (0.00ns)   --->   "%exp_x_39_addr_6 = getelementptr i32 %exp_x_39, i64 0, i64 %zext_ln1207_94" [activation_accelerator.cpp:1207]   --->   Operation 1762 'getelementptr' 'exp_x_39_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1763 [2/2] (1.23ns)   --->   "%exp_x_32_load_11 = load i10 %exp_x_32_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1763 'load' 'exp_x_32_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1764 [2/2] (1.23ns)   --->   "%exp_x_33_load_11 = load i10 %exp_x_33_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1764 'load' 'exp_x_33_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1765 [2/2] (1.23ns)   --->   "%exp_x_34_load_11 = load i10 %exp_x_34_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1765 'load' 'exp_x_34_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1766 [2/2] (1.23ns)   --->   "%exp_x_35_load_11 = load i10 %exp_x_35_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1766 'load' 'exp_x_35_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1767 [2/2] (1.23ns)   --->   "%exp_x_36_load_11 = load i10 %exp_x_36_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1767 'load' 'exp_x_36_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1768 [2/2] (1.23ns)   --->   "%exp_x_37_load_11 = load i10 %exp_x_37_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1768 'load' 'exp_x_37_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1769 [2/2] (1.23ns)   --->   "%exp_x_38_load_11 = load i10 %exp_x_38_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1769 'load' 'exp_x_38_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1770 [2/2] (1.23ns)   --->   "%exp_x_39_load_11 = load i10 %exp_x_39_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1770 'load' 'exp_x_39_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1771 [1/1] (0.78ns)   --->   "%add_ln1205_42 = add i10 %trunc_ln1207_cast15, i10 744" [activation_accelerator.cpp:1205]   --->   Operation 1771 'add' 'add_ln1205_42' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1772 [1/1] (0.00ns)   --->   "%lshr_ln1207_29 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_42, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1772 'partselect' 'lshr_ln1207_29' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1773 [1/1] (0.00ns)   --->   "%zext_ln1207_96 = zext i4 %lshr_ln1207_29" [activation_accelerator.cpp:1207]   --->   Operation 1773 'zext' 'zext_ln1207_96' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1774 [1/1] (0.00ns)   --->   "%exp_x_40_addr_6 = getelementptr i32 %exp_x_40, i64 0, i64 %zext_ln1207_96" [activation_accelerator.cpp:1207]   --->   Operation 1774 'getelementptr' 'exp_x_40_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1775 [1/1] (0.00ns)   --->   "%exp_x_41_addr_6 = getelementptr i32 %exp_x_41, i64 0, i64 %zext_ln1207_96" [activation_accelerator.cpp:1207]   --->   Operation 1775 'getelementptr' 'exp_x_41_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1776 [1/1] (0.00ns)   --->   "%exp_x_42_addr_6 = getelementptr i32 %exp_x_42, i64 0, i64 %zext_ln1207_96" [activation_accelerator.cpp:1207]   --->   Operation 1776 'getelementptr' 'exp_x_42_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1777 [1/1] (0.00ns)   --->   "%exp_x_43_addr_6 = getelementptr i32 %exp_x_43, i64 0, i64 %zext_ln1207_96" [activation_accelerator.cpp:1207]   --->   Operation 1777 'getelementptr' 'exp_x_43_addr_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1778 [1/1] (0.00ns)   --->   "%exp_x_48_addr_7 = getelementptr i32 %exp_x_48, i64 0, i64 %zext_ln1207_96" [activation_accelerator.cpp:1207]   --->   Operation 1778 'getelementptr' 'exp_x_48_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1779 [1/1] (0.00ns)   --->   "%exp_x_49_addr_7 = getelementptr i32 %exp_x_49, i64 0, i64 %zext_ln1207_96" [activation_accelerator.cpp:1207]   --->   Operation 1779 'getelementptr' 'exp_x_49_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1780 [1/1] (0.00ns)   --->   "%exp_x_50_addr_7 = getelementptr i32 %exp_x_50, i64 0, i64 %zext_ln1207_96" [activation_accelerator.cpp:1207]   --->   Operation 1780 'getelementptr' 'exp_x_50_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1781 [1/1] (0.00ns)   --->   "%exp_x_51_addr_7 = getelementptr i32 %exp_x_51, i64 0, i64 %zext_ln1207_96" [activation_accelerator.cpp:1207]   --->   Operation 1781 'getelementptr' 'exp_x_51_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1782 [2/2] (1.23ns)   --->   "%exp_x_40_load_11 = load i10 %exp_x_40_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1782 'load' 'exp_x_40_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1783 [2/2] (1.23ns)   --->   "%exp_x_41_load_11 = load i10 %exp_x_41_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1783 'load' 'exp_x_41_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1784 [2/2] (1.23ns)   --->   "%exp_x_42_load_11 = load i10 %exp_x_42_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1784 'load' 'exp_x_42_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1785 [2/2] (1.23ns)   --->   "%exp_x_43_load_11 = load i10 %exp_x_43_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1785 'load' 'exp_x_43_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1786 [2/2] (1.23ns)   --->   "%exp_x_48_load_11 = load i10 %exp_x_48_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1786 'load' 'exp_x_48_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1787 [2/2] (1.23ns)   --->   "%exp_x_49_load_11 = load i10 %exp_x_49_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1787 'load' 'exp_x_49_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1788 [2/2] (1.23ns)   --->   "%exp_x_50_load_11 = load i10 %exp_x_50_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1788 'load' 'exp_x_50_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1789 [2/2] (1.23ns)   --->   "%exp_x_51_load_11 = load i10 %exp_x_51_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1789 'load' 'exp_x_51_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1790 [1/1] (0.78ns)   --->   "%add_ln1205_43 = add i10 %trunc_ln1207_cast15, i10 756" [activation_accelerator.cpp:1205]   --->   Operation 1790 'add' 'add_ln1205_43' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1791 [1/1] (0.00ns)   --->   "%lshr_ln1207_30 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %add_ln1205_43, i32 6, i32 9" [activation_accelerator.cpp:1207]   --->   Operation 1791 'partselect' 'lshr_ln1207_30' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1792 [1/1] (0.00ns)   --->   "%zext_ln1207_98 = zext i4 %lshr_ln1207_30" [activation_accelerator.cpp:1207]   --->   Operation 1792 'zext' 'zext_ln1207_98' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1793 [1/1] (0.00ns)   --->   "%exp_x_52_addr_7 = getelementptr i32 %exp_x_52, i64 0, i64 %zext_ln1207_98" [activation_accelerator.cpp:1207]   --->   Operation 1793 'getelementptr' 'exp_x_52_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1794 [1/1] (0.00ns)   --->   "%exp_x_53_addr_7 = getelementptr i32 %exp_x_53, i64 0, i64 %zext_ln1207_98" [activation_accelerator.cpp:1207]   --->   Operation 1794 'getelementptr' 'exp_x_53_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1795 [1/1] (0.00ns)   --->   "%exp_x_54_addr_7 = getelementptr i32 %exp_x_54, i64 0, i64 %zext_ln1207_98" [activation_accelerator.cpp:1207]   --->   Operation 1795 'getelementptr' 'exp_x_54_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1796 [1/1] (0.00ns)   --->   "%exp_x_55_addr_7 = getelementptr i32 %exp_x_55, i64 0, i64 %zext_ln1207_98" [activation_accelerator.cpp:1207]   --->   Operation 1796 'getelementptr' 'exp_x_55_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1797 [1/1] (0.00ns)   --->   "%exp_x_56_addr_7 = getelementptr i32 %exp_x_56, i64 0, i64 %zext_ln1207_98" [activation_accelerator.cpp:1207]   --->   Operation 1797 'getelementptr' 'exp_x_56_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1798 [1/1] (0.00ns)   --->   "%exp_x_57_addr_7 = getelementptr i32 %exp_x_57, i64 0, i64 %zext_ln1207_98" [activation_accelerator.cpp:1207]   --->   Operation 1798 'getelementptr' 'exp_x_57_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1799 [1/1] (0.00ns)   --->   "%exp_x_58_addr_7 = getelementptr i32 %exp_x_58, i64 0, i64 %zext_ln1207_98" [activation_accelerator.cpp:1207]   --->   Operation 1799 'getelementptr' 'exp_x_58_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1800 [1/1] (0.00ns)   --->   "%exp_x_59_addr_7 = getelementptr i32 %exp_x_59, i64 0, i64 %zext_ln1207_98" [activation_accelerator.cpp:1207]   --->   Operation 1800 'getelementptr' 'exp_x_59_addr_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_4 : Operation 1801 [2/2] (1.23ns)   --->   "%exp_x_52_load_11 = load i10 %exp_x_52_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1801 'load' 'exp_x_52_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1802 [2/2] (1.23ns)   --->   "%exp_x_53_load_11 = load i10 %exp_x_53_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1802 'load' 'exp_x_53_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1803 [2/2] (1.23ns)   --->   "%exp_x_54_load_11 = load i10 %exp_x_54_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1803 'load' 'exp_x_54_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1804 [2/2] (1.23ns)   --->   "%exp_x_55_load_11 = load i10 %exp_x_55_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1804 'load' 'exp_x_55_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1805 [2/2] (1.23ns)   --->   "%exp_x_56_load_11 = load i10 %exp_x_56_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1805 'load' 'exp_x_56_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1806 [2/2] (1.23ns)   --->   "%exp_x_57_load_11 = load i10 %exp_x_57_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1806 'load' 'exp_x_57_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1807 [2/2] (1.23ns)   --->   "%exp_x_58_load_11 = load i10 %exp_x_58_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1807 'load' 'exp_x_58_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 1808 [2/2] (1.23ns)   --->   "%exp_x_59_load_11 = load i10 %exp_x_59_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1808 'load' 'exp_x_59_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_4 : Operation 2569 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 2569 'ret' 'ret_ln0' <Predicate = (icmp_ln1200)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 1809 [1/1] (0.00ns)   --->   "%trunc_ln1207_cast95 = zext i4 %i" [activation_accelerator.cpp:1200]   --->   Operation 1809 'zext' 'trunc_ln1207_cast95' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1810 [3/3] (7.01ns)   --->   "%y = fmul i32 %tmp_s, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1810 'fmul' 'y' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1811 [3/3] (7.01ns)   --->   "%y_1 = fmul i32 %tmp_2, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1811 'fmul' 'y_1' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1812 [1/1] (0.78ns)   --->   "%add_ln1205_2 = add i6 %trunc_ln1207_cast95, i6 36" [activation_accelerator.cpp:1205]   --->   Operation 1812 'add' 'add_ln1205_2' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln1207_2 = zext i6 %add_ln1205_2" [activation_accelerator.cpp:1207]   --->   Operation 1813 'zext' 'zext_ln1207_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1814 [1/1] (4.01ns)   --->   "%tmp_7 = call i16 @round_float32_to_bf16_ieee, i32 %y_3" [activation_accelerator.cpp:1208]   --->   Operation 1814 'call' 'tmp_7' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1815 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_2" [activation_accelerator.cpp:1208]   --->   Operation 1815 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1816 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_7, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4" [activation_accelerator.cpp:1208]   --->   Operation 1816 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_5 : Operation 1817 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %i" [activation_accelerator.cpp:1205]   --->   Operation 1817 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln1207 = sext i5 %or_ln2" [activation_accelerator.cpp:1207]   --->   Operation 1818 'sext' 'sext_ln1207' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln1207_3 = zext i6 %sext_ln1207" [activation_accelerator.cpp:1207]   --->   Operation 1819 'zext' 'zext_ln1207_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1820 [1/1] (4.01ns)   --->   "%tmp_9 = call i16 @round_float32_to_bf16_ieee, i32 %y_4" [activation_accelerator.cpp:1208]   --->   Operation 1820 'call' 'tmp_9' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 1821 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_3" [activation_accelerator.cpp:1208]   --->   Operation 1821 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1822 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_9, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5" [activation_accelerator.cpp:1208]   --->   Operation 1822 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_5 : Operation 1823 [1/3] (7.01ns)   --->   "%y_6 = fmul i32 %tmp_12, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1823 'fmul' 'y_6' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1824 [2/3] (7.01ns)   --->   "%y_7 = fmul i32 %tmp_14, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1824 'fmul' 'y_7' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1825 [1/3] (7.01ns)   --->   "%y_8 = fmul i32 %tmp_16, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1825 'fmul' 'y_8' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1826 [2/3] (7.01ns)   --->   "%y_9 = fmul i32 %tmp_18, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 1826 'fmul' 'y_9' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1827 [1/2] (1.23ns)   --->   "%exp_x_60_load_6 = load i10 %exp_x_60_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1827 'load' 'exp_x_60_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1828 [1/2] (1.23ns)   --->   "%exp_x_61_load_6 = load i10 %exp_x_61_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1828 'load' 'exp_x_61_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1829 [1/2] (1.23ns)   --->   "%exp_x_62_load_6 = load i10 %exp_x_62_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1829 'load' 'exp_x_62_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1830 [1/2] (1.23ns)   --->   "%exp_x_63_load_6 = load i10 %exp_x_63_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1830 'load' 'exp_x_63_load_6' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1831 [1/1] (0.72ns)   --->   "%tmp_74 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_60_load_6, i32 %exp_x_61_load_6, i32 %exp_x_62_load_6, i32 %exp_x_63_load_6, i32 %exp_x_load_8, i32 %exp_x_1_load_8, i32 %exp_x_2_load_8, i32 %exp_x_3_load_8, i32 %exp_x_4_load_8, i32 %exp_x_5_load_8, i32 %exp_x_6_load_8, i32 %exp_x_7_load_8, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1831 'mux' 'tmp_74' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1832 [1/2] (1.23ns)   --->   "%exp_x_12_load_7 = load i10 %exp_x_12_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1832 'load' 'exp_x_12_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1833 [1/2] (1.23ns)   --->   "%exp_x_13_load_7 = load i10 %exp_x_13_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1833 'load' 'exp_x_13_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1834 [1/2] (1.23ns)   --->   "%exp_x_14_load_7 = load i10 %exp_x_14_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1834 'load' 'exp_x_14_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1835 [1/2] (1.23ns)   --->   "%exp_x_15_load_7 = load i10 %exp_x_15_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1835 'load' 'exp_x_15_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1836 [1/1] (0.72ns)   --->   "%tmp_76 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_8_load_8, i32 %exp_x_9_load_8, i32 %exp_x_10_load_8, i32 %exp_x_11_load_8, i32 %exp_x_12_load_7, i32 %exp_x_13_load_7, i32 %exp_x_14_load_7, i32 %exp_x_15_load_7, i32 %exp_x_16_load_7, i32 %exp_x_17_load_7, i32 %exp_x_18_load_7, i32 %exp_x_19_load_7, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1836 'mux' 'tmp_76' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1837 [1/2] (1.23ns)   --->   "%exp_x_28_load_7 = load i10 %exp_x_28_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1837 'load' 'exp_x_28_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1838 [1/2] (1.23ns)   --->   "%exp_x_29_load_7 = load i10 %exp_x_29_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1838 'load' 'exp_x_29_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1839 [1/2] (1.23ns)   --->   "%exp_x_30_load_7 = load i10 %exp_x_30_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1839 'load' 'exp_x_30_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1840 [1/2] (1.23ns)   --->   "%exp_x_31_load_7 = load i10 %exp_x_31_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1840 'load' 'exp_x_31_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1841 [1/1] (0.72ns)   --->   "%tmp_78 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_20_load_7, i32 %exp_x_21_load_7, i32 %exp_x_22_load_7, i32 %exp_x_23_load_7, i32 %exp_x_24_load_7, i32 %exp_x_25_load_7, i32 %exp_x_26_load_7, i32 %exp_x_27_load_7, i32 %exp_x_28_load_7, i32 %exp_x_29_load_7, i32 %exp_x_30_load_7, i32 %exp_x_31_load_7, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1841 'mux' 'tmp_78' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1842 [1/2] (1.23ns)   --->   "%exp_x_44_load_7 = load i10 %exp_x_44_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1842 'load' 'exp_x_44_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1843 [1/2] (1.23ns)   --->   "%exp_x_45_load_7 = load i10 %exp_x_45_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1843 'load' 'exp_x_45_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1844 [1/2] (1.23ns)   --->   "%exp_x_46_load_7 = load i10 %exp_x_46_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1844 'load' 'exp_x_46_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1845 [1/2] (1.23ns)   --->   "%exp_x_47_load_7 = load i10 %exp_x_47_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1845 'load' 'exp_x_47_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1846 [1/1] (0.72ns)   --->   "%tmp_82 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_44_load_7, i32 %exp_x_45_load_7, i32 %exp_x_46_load_7, i32 %exp_x_47_load_7, i32 %exp_x_48_load_7, i32 %exp_x_49_load_7, i32 %exp_x_50_load_7, i32 %exp_x_51_load_7, i32 %exp_x_52_load_7, i32 %exp_x_53_load_7, i32 %exp_x_54_load_7, i32 %exp_x_55_load_7, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1846 'mux' 'tmp_82' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1847 [1/2] (1.23ns)   --->   "%exp_x_60_load_7 = load i10 %exp_x_60_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1847 'load' 'exp_x_60_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1848 [1/2] (1.23ns)   --->   "%exp_x_61_load_7 = load i10 %exp_x_61_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1848 'load' 'exp_x_61_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1849 [1/2] (1.23ns)   --->   "%exp_x_62_load_7 = load i10 %exp_x_62_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1849 'load' 'exp_x_62_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1850 [1/2] (1.23ns)   --->   "%exp_x_63_load_7 = load i10 %exp_x_63_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1850 'load' 'exp_x_63_load_7' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1851 [1/1] (0.72ns)   --->   "%tmp_84 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_56_load_7, i32 %exp_x_57_load_7, i32 %exp_x_58_load_7, i32 %exp_x_59_load_7, i32 %exp_x_60_load_7, i32 %exp_x_61_load_7, i32 %exp_x_62_load_7, i32 %exp_x_63_load_7, i32 %exp_x_load_9, i32 %exp_x_1_load_9, i32 %exp_x_2_load_9, i32 %exp_x_3_load_9, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1851 'mux' 'tmp_84' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1852 [1/2] (1.23ns)   --->   "%exp_x_12_load_8 = load i10 %exp_x_12_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1852 'load' 'exp_x_12_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1853 [1/2] (1.23ns)   --->   "%exp_x_13_load_8 = load i10 %exp_x_13_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1853 'load' 'exp_x_13_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1854 [1/2] (1.23ns)   --->   "%exp_x_14_load_8 = load i10 %exp_x_14_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1854 'load' 'exp_x_14_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1855 [1/2] (1.23ns)   --->   "%exp_x_15_load_8 = load i10 %exp_x_15_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1855 'load' 'exp_x_15_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1856 [1/1] (0.72ns)   --->   "%tmp_86 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_4_load_9, i32 %exp_x_5_load_9, i32 %exp_x_6_load_9, i32 %exp_x_7_load_9, i32 %exp_x_8_load_9, i32 %exp_x_9_load_9, i32 %exp_x_10_load_9, i32 %exp_x_11_load_9, i32 %exp_x_12_load_8, i32 %exp_x_13_load_8, i32 %exp_x_14_load_8, i32 %exp_x_15_load_8, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1856 'mux' 'tmp_86' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1857 [1/2] (1.23ns)   --->   "%exp_x_28_load_8 = load i10 %exp_x_28_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1857 'load' 'exp_x_28_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1858 [1/2] (1.23ns)   --->   "%exp_x_29_load_8 = load i10 %exp_x_29_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1858 'load' 'exp_x_29_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1859 [1/2] (1.23ns)   --->   "%exp_x_30_load_8 = load i10 %exp_x_30_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1859 'load' 'exp_x_30_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1860 [1/2] (1.23ns)   --->   "%exp_x_31_load_8 = load i10 %exp_x_31_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1860 'load' 'exp_x_31_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1861 [1/1] (0.72ns)   --->   "%tmp_90 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_28_load_8, i32 %exp_x_29_load_8, i32 %exp_x_30_load_8, i32 %exp_x_31_load_8, i32 %exp_x_32_load_8, i32 %exp_x_33_load_8, i32 %exp_x_34_load_8, i32 %exp_x_35_load_8, i32 %exp_x_36_load_8, i32 %exp_x_37_load_8, i32 %exp_x_38_load_8, i32 %exp_x_39_load_8, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1861 'mux' 'tmp_90' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1862 [1/2] (1.23ns)   --->   "%exp_x_44_load_8 = load i10 %exp_x_44_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1862 'load' 'exp_x_44_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1863 [1/2] (1.23ns)   --->   "%exp_x_45_load_8 = load i10 %exp_x_45_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1863 'load' 'exp_x_45_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1864 [1/2] (1.23ns)   --->   "%exp_x_46_load_8 = load i10 %exp_x_46_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1864 'load' 'exp_x_46_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1865 [1/2] (1.23ns)   --->   "%exp_x_47_load_8 = load i10 %exp_x_47_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1865 'load' 'exp_x_47_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1866 [1/1] (0.72ns)   --->   "%tmp_92 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_40_load_8, i32 %exp_x_41_load_8, i32 %exp_x_42_load_8, i32 %exp_x_43_load_8, i32 %exp_x_44_load_8, i32 %exp_x_45_load_8, i32 %exp_x_46_load_8, i32 %exp_x_47_load_8, i32 %exp_x_48_load_8, i32 %exp_x_49_load_8, i32 %exp_x_50_load_8, i32 %exp_x_51_load_8, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 1866 'mux' 'tmp_92' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1867 [1/1] (0.00ns)   --->   "%exp_x_60_addr_8 = getelementptr i32 %exp_x_60, i64 0, i64 %zext_ln1207_70" [activation_accelerator.cpp:1207]   --->   Operation 1867 'getelementptr' 'exp_x_60_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1868 [1/1] (0.00ns)   --->   "%exp_x_61_addr_8 = getelementptr i32 %exp_x_61, i64 0, i64 %zext_ln1207_70" [activation_accelerator.cpp:1207]   --->   Operation 1868 'getelementptr' 'exp_x_61_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1869 [1/1] (0.00ns)   --->   "%exp_x_62_addr_8 = getelementptr i32 %exp_x_62, i64 0, i64 %zext_ln1207_70" [activation_accelerator.cpp:1207]   --->   Operation 1869 'getelementptr' 'exp_x_62_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1870 [1/1] (0.00ns)   --->   "%exp_x_63_addr_8 = getelementptr i32 %exp_x_63, i64 0, i64 %zext_ln1207_70" [activation_accelerator.cpp:1207]   --->   Operation 1870 'getelementptr' 'exp_x_63_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1871 [2/2] (1.23ns)   --->   "%exp_x_60_load_8 = load i10 %exp_x_60_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1871 'load' 'exp_x_60_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1872 [2/2] (1.23ns)   --->   "%exp_x_61_load_8 = load i10 %exp_x_61_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1872 'load' 'exp_x_61_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1873 [2/2] (1.23ns)   --->   "%exp_x_62_load_8 = load i10 %exp_x_62_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1873 'load' 'exp_x_62_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1874 [2/2] (1.23ns)   --->   "%exp_x_63_load_8 = load i10 %exp_x_63_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1874 'load' 'exp_x_63_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1875 [1/1] (0.00ns)   --->   "%exp_x_12_addr_8 = getelementptr i32 %exp_x_12, i64 0, i64 %zext_ln1207_73" [activation_accelerator.cpp:1207]   --->   Operation 1875 'getelementptr' 'exp_x_12_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1876 [1/1] (0.00ns)   --->   "%exp_x_13_addr_8 = getelementptr i32 %exp_x_13, i64 0, i64 %zext_ln1207_73" [activation_accelerator.cpp:1207]   --->   Operation 1876 'getelementptr' 'exp_x_13_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1877 [1/1] (0.00ns)   --->   "%exp_x_14_addr_8 = getelementptr i32 %exp_x_14, i64 0, i64 %zext_ln1207_73" [activation_accelerator.cpp:1207]   --->   Operation 1877 'getelementptr' 'exp_x_14_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1878 [1/1] (0.00ns)   --->   "%exp_x_15_addr_8 = getelementptr i32 %exp_x_15, i64 0, i64 %zext_ln1207_73" [activation_accelerator.cpp:1207]   --->   Operation 1878 'getelementptr' 'exp_x_15_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1879 [2/2] (1.23ns)   --->   "%exp_x_12_load_9 = load i10 %exp_x_12_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1879 'load' 'exp_x_12_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1880 [2/2] (1.23ns)   --->   "%exp_x_13_load_9 = load i10 %exp_x_13_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1880 'load' 'exp_x_13_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1881 [2/2] (1.23ns)   --->   "%exp_x_14_load_9 = load i10 %exp_x_14_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1881 'load' 'exp_x_14_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1882 [2/2] (1.23ns)   --->   "%exp_x_15_load_9 = load i10 %exp_x_15_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1882 'load' 'exp_x_15_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1883 [1/1] (0.00ns)   --->   "%exp_x_28_addr_8 = getelementptr i32 %exp_x_28, i64 0, i64 %zext_ln1207_75" [activation_accelerator.cpp:1207]   --->   Operation 1883 'getelementptr' 'exp_x_28_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1884 [1/1] (0.00ns)   --->   "%exp_x_29_addr_8 = getelementptr i32 %exp_x_29, i64 0, i64 %zext_ln1207_75" [activation_accelerator.cpp:1207]   --->   Operation 1884 'getelementptr' 'exp_x_29_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1885 [1/1] (0.00ns)   --->   "%exp_x_30_addr_8 = getelementptr i32 %exp_x_30, i64 0, i64 %zext_ln1207_75" [activation_accelerator.cpp:1207]   --->   Operation 1885 'getelementptr' 'exp_x_30_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1886 [1/1] (0.00ns)   --->   "%exp_x_31_addr_8 = getelementptr i32 %exp_x_31, i64 0, i64 %zext_ln1207_75" [activation_accelerator.cpp:1207]   --->   Operation 1886 'getelementptr' 'exp_x_31_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1887 [2/2] (1.23ns)   --->   "%exp_x_28_load_9 = load i10 %exp_x_28_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1887 'load' 'exp_x_28_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1888 [2/2] (1.23ns)   --->   "%exp_x_29_load_9 = load i10 %exp_x_29_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1888 'load' 'exp_x_29_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1889 [2/2] (1.23ns)   --->   "%exp_x_30_load_9 = load i10 %exp_x_30_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1889 'load' 'exp_x_30_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1890 [2/2] (1.23ns)   --->   "%exp_x_31_load_9 = load i10 %exp_x_31_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1890 'load' 'exp_x_31_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1891 [1/1] (0.00ns)   --->   "%exp_x_44_addr_8 = getelementptr i32 %exp_x_44, i64 0, i64 %zext_ln1207_77" [activation_accelerator.cpp:1207]   --->   Operation 1891 'getelementptr' 'exp_x_44_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1892 [1/1] (0.00ns)   --->   "%exp_x_45_addr_8 = getelementptr i32 %exp_x_45, i64 0, i64 %zext_ln1207_77" [activation_accelerator.cpp:1207]   --->   Operation 1892 'getelementptr' 'exp_x_45_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1893 [1/1] (0.00ns)   --->   "%exp_x_46_addr_8 = getelementptr i32 %exp_x_46, i64 0, i64 %zext_ln1207_77" [activation_accelerator.cpp:1207]   --->   Operation 1893 'getelementptr' 'exp_x_46_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1894 [1/1] (0.00ns)   --->   "%exp_x_47_addr_8 = getelementptr i32 %exp_x_47, i64 0, i64 %zext_ln1207_77" [activation_accelerator.cpp:1207]   --->   Operation 1894 'getelementptr' 'exp_x_47_addr_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1895 [2/2] (1.23ns)   --->   "%exp_x_44_load_9 = load i10 %exp_x_44_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1895 'load' 'exp_x_44_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1896 [2/2] (1.23ns)   --->   "%exp_x_45_load_9 = load i10 %exp_x_45_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1896 'load' 'exp_x_45_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1897 [2/2] (1.23ns)   --->   "%exp_x_46_load_9 = load i10 %exp_x_46_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1897 'load' 'exp_x_46_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1898 [2/2] (1.23ns)   --->   "%exp_x_47_load_9 = load i10 %exp_x_47_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 1898 'load' 'exp_x_47_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1899 [1/1] (0.00ns)   --->   "%exp_x_60_addr_9 = getelementptr i32 %exp_x_60, i64 0, i64 %zext_ln1207_80" [activation_accelerator.cpp:1207]   --->   Operation 1899 'getelementptr' 'exp_x_60_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1900 [1/1] (0.00ns)   --->   "%exp_x_61_addr_9 = getelementptr i32 %exp_x_61, i64 0, i64 %zext_ln1207_80" [activation_accelerator.cpp:1207]   --->   Operation 1900 'getelementptr' 'exp_x_61_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1901 [1/1] (0.00ns)   --->   "%exp_x_62_addr_9 = getelementptr i32 %exp_x_62, i64 0, i64 %zext_ln1207_80" [activation_accelerator.cpp:1207]   --->   Operation 1901 'getelementptr' 'exp_x_62_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1902 [1/1] (0.00ns)   --->   "%exp_x_63_addr_9 = getelementptr i32 %exp_x_63, i64 0, i64 %zext_ln1207_80" [activation_accelerator.cpp:1207]   --->   Operation 1902 'getelementptr' 'exp_x_63_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1903 [1/2] (1.23ns)   --->   "%exp_x_load_10 = load i10 %exp_x_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1903 'load' 'exp_x_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1904 [1/2] (1.23ns)   --->   "%exp_x_1_load_10 = load i10 %exp_x_1_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1904 'load' 'exp_x_1_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1905 [1/2] (1.23ns)   --->   "%exp_x_2_load_10 = load i10 %exp_x_2_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1905 'load' 'exp_x_2_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1906 [1/2] (1.23ns)   --->   "%exp_x_3_load_10 = load i10 %exp_x_3_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1906 'load' 'exp_x_3_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1907 [1/2] (1.23ns)   --->   "%exp_x_4_load_10 = load i10 %exp_x_4_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1907 'load' 'exp_x_4_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1908 [1/2] (1.23ns)   --->   "%exp_x_5_load_10 = load i10 %exp_x_5_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1908 'load' 'exp_x_5_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1909 [1/2] (1.23ns)   --->   "%exp_x_6_load_10 = load i10 %exp_x_6_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1909 'load' 'exp_x_6_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1910 [1/2] (1.23ns)   --->   "%exp_x_7_load_10 = load i10 %exp_x_7_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1910 'load' 'exp_x_7_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1911 [2/2] (1.23ns)   --->   "%exp_x_60_load_9 = load i10 %exp_x_60_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1911 'load' 'exp_x_60_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1912 [2/2] (1.23ns)   --->   "%exp_x_61_load_9 = load i10 %exp_x_61_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1912 'load' 'exp_x_61_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1913 [2/2] (1.23ns)   --->   "%exp_x_62_load_9 = load i10 %exp_x_62_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1913 'load' 'exp_x_62_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1914 [2/2] (1.23ns)   --->   "%exp_x_63_load_9 = load i10 %exp_x_63_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1914 'load' 'exp_x_63_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1915 [1/1] (0.00ns)   --->   "%exp_x_12_addr_9 = getelementptr i32 %exp_x_12, i64 0, i64 %zext_ln1207_82" [activation_accelerator.cpp:1207]   --->   Operation 1915 'getelementptr' 'exp_x_12_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1916 [1/1] (0.00ns)   --->   "%exp_x_13_addr_9 = getelementptr i32 %exp_x_13, i64 0, i64 %zext_ln1207_82" [activation_accelerator.cpp:1207]   --->   Operation 1916 'getelementptr' 'exp_x_13_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1917 [1/1] (0.00ns)   --->   "%exp_x_14_addr_9 = getelementptr i32 %exp_x_14, i64 0, i64 %zext_ln1207_82" [activation_accelerator.cpp:1207]   --->   Operation 1917 'getelementptr' 'exp_x_14_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1918 [1/1] (0.00ns)   --->   "%exp_x_15_addr_9 = getelementptr i32 %exp_x_15, i64 0, i64 %zext_ln1207_82" [activation_accelerator.cpp:1207]   --->   Operation 1918 'getelementptr' 'exp_x_15_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1919 [1/2] (1.23ns)   --->   "%exp_x_8_load_10 = load i10 %exp_x_8_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1919 'load' 'exp_x_8_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1920 [1/2] (1.23ns)   --->   "%exp_x_9_load_10 = load i10 %exp_x_9_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1920 'load' 'exp_x_9_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1921 [1/2] (1.23ns)   --->   "%exp_x_10_load_10 = load i10 %exp_x_10_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1921 'load' 'exp_x_10_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1922 [1/2] (1.23ns)   --->   "%exp_x_11_load_10 = load i10 %exp_x_11_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1922 'load' 'exp_x_11_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1923 [2/2] (1.23ns)   --->   "%exp_x_12_load_10 = load i10 %exp_x_12_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1923 'load' 'exp_x_12_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1924 [2/2] (1.23ns)   --->   "%exp_x_13_load_10 = load i10 %exp_x_13_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1924 'load' 'exp_x_13_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1925 [2/2] (1.23ns)   --->   "%exp_x_14_load_10 = load i10 %exp_x_14_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1925 'load' 'exp_x_14_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1926 [2/2] (1.23ns)   --->   "%exp_x_15_load_10 = load i10 %exp_x_15_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1926 'load' 'exp_x_15_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1927 [1/2] (1.23ns)   --->   "%exp_x_16_load_10 = load i10 %exp_x_16_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1927 'load' 'exp_x_16_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1928 [1/2] (1.23ns)   --->   "%exp_x_17_load_10 = load i10 %exp_x_17_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1928 'load' 'exp_x_17_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1929 [1/2] (1.23ns)   --->   "%exp_x_18_load_10 = load i10 %exp_x_18_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1929 'load' 'exp_x_18_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1930 [1/2] (1.23ns)   --->   "%exp_x_19_load_10 = load i10 %exp_x_19_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1930 'load' 'exp_x_19_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1931 [1/1] (0.00ns)   --->   "%exp_x_28_addr_9 = getelementptr i32 %exp_x_28, i64 0, i64 %zext_ln1207_84" [activation_accelerator.cpp:1207]   --->   Operation 1931 'getelementptr' 'exp_x_28_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1932 [1/1] (0.00ns)   --->   "%exp_x_29_addr_9 = getelementptr i32 %exp_x_29, i64 0, i64 %zext_ln1207_84" [activation_accelerator.cpp:1207]   --->   Operation 1932 'getelementptr' 'exp_x_29_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1933 [1/1] (0.00ns)   --->   "%exp_x_30_addr_9 = getelementptr i32 %exp_x_30, i64 0, i64 %zext_ln1207_84" [activation_accelerator.cpp:1207]   --->   Operation 1933 'getelementptr' 'exp_x_30_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1934 [1/1] (0.00ns)   --->   "%exp_x_31_addr_9 = getelementptr i32 %exp_x_31, i64 0, i64 %zext_ln1207_84" [activation_accelerator.cpp:1207]   --->   Operation 1934 'getelementptr' 'exp_x_31_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1935 [1/2] (1.23ns)   --->   "%exp_x_20_load_10 = load i10 %exp_x_20_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1935 'load' 'exp_x_20_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1936 [1/2] (1.23ns)   --->   "%exp_x_21_load_10 = load i10 %exp_x_21_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1936 'load' 'exp_x_21_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1937 [1/2] (1.23ns)   --->   "%exp_x_22_load_10 = load i10 %exp_x_22_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1937 'load' 'exp_x_22_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1938 [1/2] (1.23ns)   --->   "%exp_x_23_load_10 = load i10 %exp_x_23_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1938 'load' 'exp_x_23_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1939 [1/2] (1.23ns)   --->   "%exp_x_24_load_10 = load i10 %exp_x_24_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1939 'load' 'exp_x_24_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1940 [1/2] (1.23ns)   --->   "%exp_x_25_load_10 = load i10 %exp_x_25_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1940 'load' 'exp_x_25_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1941 [1/2] (1.23ns)   --->   "%exp_x_26_load_10 = load i10 %exp_x_26_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1941 'load' 'exp_x_26_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1942 [1/2] (1.23ns)   --->   "%exp_x_27_load_10 = load i10 %exp_x_27_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1942 'load' 'exp_x_27_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1943 [2/2] (1.23ns)   --->   "%exp_x_28_load_10 = load i10 %exp_x_28_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1943 'load' 'exp_x_28_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1944 [2/2] (1.23ns)   --->   "%exp_x_29_load_10 = load i10 %exp_x_29_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1944 'load' 'exp_x_29_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1945 [2/2] (1.23ns)   --->   "%exp_x_30_load_10 = load i10 %exp_x_30_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1945 'load' 'exp_x_30_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1946 [2/2] (1.23ns)   --->   "%exp_x_31_load_10 = load i10 %exp_x_31_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1946 'load' 'exp_x_31_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1947 [1/1] (0.00ns)   --->   "%exp_x_44_addr_9 = getelementptr i32 %exp_x_44, i64 0, i64 %zext_ln1207_87" [activation_accelerator.cpp:1207]   --->   Operation 1947 'getelementptr' 'exp_x_44_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1948 [1/1] (0.00ns)   --->   "%exp_x_45_addr_9 = getelementptr i32 %exp_x_45, i64 0, i64 %zext_ln1207_87" [activation_accelerator.cpp:1207]   --->   Operation 1948 'getelementptr' 'exp_x_45_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1949 [1/1] (0.00ns)   --->   "%exp_x_46_addr_9 = getelementptr i32 %exp_x_46, i64 0, i64 %zext_ln1207_87" [activation_accelerator.cpp:1207]   --->   Operation 1949 'getelementptr' 'exp_x_46_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1950 [1/1] (0.00ns)   --->   "%exp_x_47_addr_9 = getelementptr i32 %exp_x_47, i64 0, i64 %zext_ln1207_87" [activation_accelerator.cpp:1207]   --->   Operation 1950 'getelementptr' 'exp_x_47_addr_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_5 : Operation 1951 [2/2] (1.23ns)   --->   "%exp_x_44_load_10 = load i10 %exp_x_44_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1951 'load' 'exp_x_44_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1952 [2/2] (1.23ns)   --->   "%exp_x_45_load_10 = load i10 %exp_x_45_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1952 'load' 'exp_x_45_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1953 [2/2] (1.23ns)   --->   "%exp_x_46_load_10 = load i10 %exp_x_46_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1953 'load' 'exp_x_46_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1954 [2/2] (1.23ns)   --->   "%exp_x_47_load_10 = load i10 %exp_x_47_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 1954 'load' 'exp_x_47_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1955 [1/2] (1.23ns)   --->   "%exp_x_48_load_10 = load i10 %exp_x_48_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1955 'load' 'exp_x_48_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1956 [1/2] (1.23ns)   --->   "%exp_x_49_load_10 = load i10 %exp_x_49_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1956 'load' 'exp_x_49_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1957 [1/2] (1.23ns)   --->   "%exp_x_50_load_10 = load i10 %exp_x_50_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1957 'load' 'exp_x_50_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1958 [1/2] (1.23ns)   --->   "%exp_x_51_load_10 = load i10 %exp_x_51_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1958 'load' 'exp_x_51_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1959 [1/2] (1.23ns)   --->   "%exp_x_52_load_10 = load i10 %exp_x_52_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1959 'load' 'exp_x_52_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1960 [1/2] (1.23ns)   --->   "%exp_x_53_load_10 = load i10 %exp_x_53_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1960 'load' 'exp_x_53_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1961 [1/2] (1.23ns)   --->   "%exp_x_54_load_10 = load i10 %exp_x_54_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1961 'load' 'exp_x_54_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1962 [1/2] (1.23ns)   --->   "%exp_x_55_load_10 = load i10 %exp_x_55_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1962 'load' 'exp_x_55_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1963 [1/2] (1.23ns)   --->   "%exp_x_load_11 = load i10 %exp_x_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1963 'load' 'exp_x_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1964 [1/2] (1.23ns)   --->   "%exp_x_1_load_11 = load i10 %exp_x_1_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1964 'load' 'exp_x_1_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1965 [1/2] (1.23ns)   --->   "%exp_x_2_load_11 = load i10 %exp_x_2_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1965 'load' 'exp_x_2_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1966 [1/2] (1.23ns)   --->   "%exp_x_3_load_11 = load i10 %exp_x_3_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1966 'load' 'exp_x_3_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1967 [1/2] (1.23ns)   --->   "%exp_x_56_load_10 = load i10 %exp_x_56_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1967 'load' 'exp_x_56_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1968 [1/2] (1.23ns)   --->   "%exp_x_57_load_10 = load i10 %exp_x_57_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1968 'load' 'exp_x_57_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1969 [1/2] (1.23ns)   --->   "%exp_x_58_load_10 = load i10 %exp_x_58_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1969 'load' 'exp_x_58_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1970 [1/2] (1.23ns)   --->   "%exp_x_59_load_10 = load i10 %exp_x_59_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1970 'load' 'exp_x_59_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1971 [1/2] (1.23ns)   --->   "%exp_x_4_load_11 = load i10 %exp_x_4_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1971 'load' 'exp_x_4_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1972 [1/2] (1.23ns)   --->   "%exp_x_5_load_11 = load i10 %exp_x_5_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1972 'load' 'exp_x_5_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1973 [1/2] (1.23ns)   --->   "%exp_x_6_load_11 = load i10 %exp_x_6_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1973 'load' 'exp_x_6_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1974 [1/2] (1.23ns)   --->   "%exp_x_7_load_11 = load i10 %exp_x_7_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1974 'load' 'exp_x_7_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1975 [1/2] (1.23ns)   --->   "%exp_x_8_load_11 = load i10 %exp_x_8_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1975 'load' 'exp_x_8_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1976 [1/2] (1.23ns)   --->   "%exp_x_9_load_11 = load i10 %exp_x_9_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1976 'load' 'exp_x_9_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1977 [1/2] (1.23ns)   --->   "%exp_x_10_load_11 = load i10 %exp_x_10_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1977 'load' 'exp_x_10_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1978 [1/2] (1.23ns)   --->   "%exp_x_11_load_11 = load i10 %exp_x_11_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1978 'load' 'exp_x_11_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1979 [1/2] (1.23ns)   --->   "%exp_x_32_load_11 = load i10 %exp_x_32_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1979 'load' 'exp_x_32_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1980 [1/2] (1.23ns)   --->   "%exp_x_33_load_11 = load i10 %exp_x_33_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1980 'load' 'exp_x_33_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1981 [1/2] (1.23ns)   --->   "%exp_x_34_load_11 = load i10 %exp_x_34_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1981 'load' 'exp_x_34_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1982 [1/2] (1.23ns)   --->   "%exp_x_35_load_11 = load i10 %exp_x_35_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1982 'load' 'exp_x_35_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1983 [1/2] (1.23ns)   --->   "%exp_x_36_load_11 = load i10 %exp_x_36_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1983 'load' 'exp_x_36_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1984 [1/2] (1.23ns)   --->   "%exp_x_37_load_11 = load i10 %exp_x_37_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1984 'load' 'exp_x_37_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1985 [1/2] (1.23ns)   --->   "%exp_x_38_load_11 = load i10 %exp_x_38_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1985 'load' 'exp_x_38_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1986 [1/2] (1.23ns)   --->   "%exp_x_39_load_11 = load i10 %exp_x_39_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1986 'load' 'exp_x_39_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1987 [1/2] (1.23ns)   --->   "%exp_x_40_load_11 = load i10 %exp_x_40_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1987 'load' 'exp_x_40_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1988 [1/2] (1.23ns)   --->   "%exp_x_41_load_11 = load i10 %exp_x_41_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1988 'load' 'exp_x_41_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1989 [1/2] (1.23ns)   --->   "%exp_x_42_load_11 = load i10 %exp_x_42_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1989 'load' 'exp_x_42_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1990 [1/2] (1.23ns)   --->   "%exp_x_43_load_11 = load i10 %exp_x_43_addr_6" [activation_accelerator.cpp:1207]   --->   Operation 1990 'load' 'exp_x_43_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1991 [1/2] (1.23ns)   --->   "%exp_x_48_load_11 = load i10 %exp_x_48_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1991 'load' 'exp_x_48_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1992 [1/2] (1.23ns)   --->   "%exp_x_49_load_11 = load i10 %exp_x_49_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1992 'load' 'exp_x_49_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1993 [1/2] (1.23ns)   --->   "%exp_x_50_load_11 = load i10 %exp_x_50_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1993 'load' 'exp_x_50_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1994 [1/2] (1.23ns)   --->   "%exp_x_51_load_11 = load i10 %exp_x_51_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1994 'load' 'exp_x_51_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1995 [1/2] (1.23ns)   --->   "%exp_x_52_load_11 = load i10 %exp_x_52_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1995 'load' 'exp_x_52_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1996 [1/2] (1.23ns)   --->   "%exp_x_53_load_11 = load i10 %exp_x_53_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1996 'load' 'exp_x_53_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1997 [1/2] (1.23ns)   --->   "%exp_x_54_load_11 = load i10 %exp_x_54_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1997 'load' 'exp_x_54_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1998 [1/2] (1.23ns)   --->   "%exp_x_55_load_11 = load i10 %exp_x_55_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1998 'load' 'exp_x_55_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 1999 [1/2] (1.23ns)   --->   "%exp_x_56_load_11 = load i10 %exp_x_56_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 1999 'load' 'exp_x_56_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 2000 [1/2] (1.23ns)   --->   "%exp_x_57_load_11 = load i10 %exp_x_57_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 2000 'load' 'exp_x_57_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 2001 [1/2] (1.23ns)   --->   "%exp_x_58_load_11 = load i10 %exp_x_58_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 2001 'load' 'exp_x_58_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 2002 [1/2] (1.23ns)   --->   "%exp_x_59_load_11 = load i10 %exp_x_59_addr_7" [activation_accelerator.cpp:1207]   --->   Operation 2002 'load' 'exp_x_59_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 2003 [2/3] (7.01ns)   --->   "%y = fmul i32 %tmp_s, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2003 'fmul' 'y' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2004 [2/3] (7.01ns)   --->   "%y_1 = fmul i32 %tmp_2, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2004 'fmul' 'y_1' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2005 [3/3] (7.01ns)   --->   "%y_2 = fmul i32 %tmp_4, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2005 'fmul' 'y_2' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2006 [1/1] (0.77ns)   --->   "%add_ln1205_4 = add i7 %trunc_ln1207_cast92, i7 72" [activation_accelerator.cpp:1205]   --->   Operation 2006 'add' 'add_ln1205_4' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2007 [1/1] (0.00ns)   --->   "%zext_ln1207_6 = zext i7 %add_ln1205_4" [activation_accelerator.cpp:1207]   --->   Operation 2007 'zext' 'zext_ln1207_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2008 [1/1] (4.01ns)   --->   "%tmp_13 = call i16 @round_float32_to_bf16_ieee, i32 %y_6" [activation_accelerator.cpp:1208]   --->   Operation 2008 'call' 'tmp_13' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 2009 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_6" [activation_accelerator.cpp:1208]   --->   Operation 2009 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2010 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_13, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7" [activation_accelerator.cpp:1208]   --->   Operation 2010 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_6 : Operation 2011 [1/3] (7.01ns)   --->   "%y_7 = fmul i32 %tmp_14, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2011 'fmul' 'y_7' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2012 [1/1] (0.00ns)   --->   "%or_ln1205_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %i" [activation_accelerator.cpp:1205]   --->   Operation 2012 'bitconcatenate' 'or_ln1205_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln1207_1 = sext i6 %or_ln1205_1" [activation_accelerator.cpp:1207]   --->   Operation 2013 'sext' 'sext_ln1207_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln1207_8 = zext i7 %sext_ln1207_1" [activation_accelerator.cpp:1207]   --->   Operation 2014 'zext' 'zext_ln1207_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2015 [1/1] (4.01ns)   --->   "%tmp_17 = call i16 @round_float32_to_bf16_ieee, i32 %y_8" [activation_accelerator.cpp:1208]   --->   Operation 2015 'call' 'tmp_17' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 2016 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_8" [activation_accelerator.cpp:1208]   --->   Operation 2016 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2017 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_17, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9" [activation_accelerator.cpp:1208]   --->   Operation 2017 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_6 : Operation 2018 [1/3] (7.01ns)   --->   "%y_9 = fmul i32 %tmp_18, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2018 'fmul' 'y_9' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2019 [3/3] (7.01ns)   --->   "%y_12 = fmul i32 %tmp_24, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2019 'fmul' 'y_12' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2020 [1/2] (1.23ns)   --->   "%exp_x_60_load_8 = load i10 %exp_x_60_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2020 'load' 'exp_x_60_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2021 [1/2] (1.23ns)   --->   "%exp_x_61_load_8 = load i10 %exp_x_61_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2021 'load' 'exp_x_61_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2022 [1/2] (1.23ns)   --->   "%exp_x_62_load_8 = load i10 %exp_x_62_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2022 'load' 'exp_x_62_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2023 [1/2] (1.23ns)   --->   "%exp_x_63_load_8 = load i10 %exp_x_63_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2023 'load' 'exp_x_63_load_8' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2024 [1/1] (0.72ns)   --->   "%tmp_94 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_52_load_8, i32 %exp_x_53_load_8, i32 %exp_x_54_load_8, i32 %exp_x_55_load_8, i32 %exp_x_56_load_8, i32 %exp_x_57_load_8, i32 %exp_x_58_load_8, i32 %exp_x_59_load_8, i32 %exp_x_60_load_8, i32 %exp_x_61_load_8, i32 %exp_x_62_load_8, i32 %exp_x_63_load_8, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2024 'mux' 'tmp_94' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2025 [1/2] (1.23ns)   --->   "%exp_x_12_load_9 = load i10 %exp_x_12_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2025 'load' 'exp_x_12_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2026 [1/2] (1.23ns)   --->   "%exp_x_13_load_9 = load i10 %exp_x_13_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2026 'load' 'exp_x_13_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2027 [1/2] (1.23ns)   --->   "%exp_x_14_load_9 = load i10 %exp_x_14_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2027 'load' 'exp_x_14_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2028 [1/2] (1.23ns)   --->   "%exp_x_15_load_9 = load i10 %exp_x_15_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2028 'load' 'exp_x_15_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2029 [1/1] (0.72ns)   --->   "%tmp_98 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_12_load_9, i32 %exp_x_13_load_9, i32 %exp_x_14_load_9, i32 %exp_x_15_load_9, i32 %exp_x_16_load_9, i32 %exp_x_17_load_9, i32 %exp_x_18_load_9, i32 %exp_x_19_load_9, i32 %exp_x_20_load_9, i32 %exp_x_21_load_9, i32 %exp_x_22_load_9, i32 %exp_x_23_load_9, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2029 'mux' 'tmp_98' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2030 [1/2] (1.23ns)   --->   "%exp_x_28_load_9 = load i10 %exp_x_28_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2030 'load' 'exp_x_28_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2031 [1/2] (1.23ns)   --->   "%exp_x_29_load_9 = load i10 %exp_x_29_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2031 'load' 'exp_x_29_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2032 [1/2] (1.23ns)   --->   "%exp_x_30_load_9 = load i10 %exp_x_30_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2032 'load' 'exp_x_30_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2033 [1/2] (1.23ns)   --->   "%exp_x_31_load_9 = load i10 %exp_x_31_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2033 'load' 'exp_x_31_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2034 [1/1] (0.72ns)   --->   "%tmp_100 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_24_load_9, i32 %exp_x_25_load_9, i32 %exp_x_26_load_9, i32 %exp_x_27_load_9, i32 %exp_x_28_load_9, i32 %exp_x_29_load_9, i32 %exp_x_30_load_9, i32 %exp_x_31_load_9, i32 %exp_x_32_load_9, i32 %exp_x_33_load_9, i32 %exp_x_34_load_9, i32 %exp_x_35_load_9, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2034 'mux' 'tmp_100' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2035 [1/2] (1.23ns)   --->   "%exp_x_44_load_9 = load i10 %exp_x_44_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2035 'load' 'exp_x_44_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2036 [1/2] (1.23ns)   --->   "%exp_x_45_load_9 = load i10 %exp_x_45_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2036 'load' 'exp_x_45_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2037 [1/2] (1.23ns)   --->   "%exp_x_46_load_9 = load i10 %exp_x_46_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2037 'load' 'exp_x_46_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2038 [1/2] (1.23ns)   --->   "%exp_x_47_load_9 = load i10 %exp_x_47_addr_8" [activation_accelerator.cpp:1207]   --->   Operation 2038 'load' 'exp_x_47_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2039 [1/1] (0.72ns)   --->   "%tmp_102 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_36_load_9, i32 %exp_x_37_load_9, i32 %exp_x_38_load_9, i32 %exp_x_39_load_9, i32 %exp_x_40_load_9, i32 %exp_x_41_load_9, i32 %exp_x_42_load_9, i32 %exp_x_43_load_9, i32 %exp_x_44_load_9, i32 %exp_x_45_load_9, i32 %exp_x_46_load_9, i32 %exp_x_47_load_9, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2039 'mux' 'tmp_102' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2040 [1/2] (1.23ns)   --->   "%exp_x_60_load_9 = load i10 %exp_x_60_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2040 'load' 'exp_x_60_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2041 [1/2] (1.23ns)   --->   "%exp_x_61_load_9 = load i10 %exp_x_61_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2041 'load' 'exp_x_61_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2042 [1/2] (1.23ns)   --->   "%exp_x_62_load_9 = load i10 %exp_x_62_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2042 'load' 'exp_x_62_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2043 [1/2] (1.23ns)   --->   "%exp_x_63_load_9 = load i10 %exp_x_63_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2043 'load' 'exp_x_63_load_9' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2044 [1/1] (0.72ns)   --->   "%tmp_106 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_60_load_9, i32 %exp_x_61_load_9, i32 %exp_x_62_load_9, i32 %exp_x_63_load_9, i32 %exp_x_load_10, i32 %exp_x_1_load_10, i32 %exp_x_2_load_10, i32 %exp_x_3_load_10, i32 %exp_x_4_load_10, i32 %exp_x_5_load_10, i32 %exp_x_6_load_10, i32 %exp_x_7_load_10, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2044 'mux' 'tmp_106' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2045 [1/2] (1.23ns)   --->   "%exp_x_12_load_10 = load i10 %exp_x_12_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2045 'load' 'exp_x_12_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2046 [1/2] (1.23ns)   --->   "%exp_x_13_load_10 = load i10 %exp_x_13_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2046 'load' 'exp_x_13_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2047 [1/2] (1.23ns)   --->   "%exp_x_14_load_10 = load i10 %exp_x_14_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2047 'load' 'exp_x_14_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2048 [1/2] (1.23ns)   --->   "%exp_x_15_load_10 = load i10 %exp_x_15_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2048 'load' 'exp_x_15_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2049 [1/1] (0.72ns)   --->   "%tmp_108 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_8_load_10, i32 %exp_x_9_load_10, i32 %exp_x_10_load_10, i32 %exp_x_11_load_10, i32 %exp_x_12_load_10, i32 %exp_x_13_load_10, i32 %exp_x_14_load_10, i32 %exp_x_15_load_10, i32 %exp_x_16_load_10, i32 %exp_x_17_load_10, i32 %exp_x_18_load_10, i32 %exp_x_19_load_10, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2049 'mux' 'tmp_108' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2050 [1/2] (1.23ns)   --->   "%exp_x_28_load_10 = load i10 %exp_x_28_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2050 'load' 'exp_x_28_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2051 [1/2] (1.23ns)   --->   "%exp_x_29_load_10 = load i10 %exp_x_29_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2051 'load' 'exp_x_29_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2052 [1/2] (1.23ns)   --->   "%exp_x_30_load_10 = load i10 %exp_x_30_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2052 'load' 'exp_x_30_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2053 [1/2] (1.23ns)   --->   "%exp_x_31_load_10 = load i10 %exp_x_31_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2053 'load' 'exp_x_31_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2054 [1/1] (0.72ns)   --->   "%tmp_110 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_20_load_10, i32 %exp_x_21_load_10, i32 %exp_x_22_load_10, i32 %exp_x_23_load_10, i32 %exp_x_24_load_10, i32 %exp_x_25_load_10, i32 %exp_x_26_load_10, i32 %exp_x_27_load_10, i32 %exp_x_28_load_10, i32 %exp_x_29_load_10, i32 %exp_x_30_load_10, i32 %exp_x_31_load_10, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2054 'mux' 'tmp_110' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2055 [1/2] (1.23ns)   --->   "%exp_x_44_load_10 = load i10 %exp_x_44_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2055 'load' 'exp_x_44_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2056 [1/2] (1.23ns)   --->   "%exp_x_45_load_10 = load i10 %exp_x_45_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2056 'load' 'exp_x_45_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2057 [1/2] (1.23ns)   --->   "%exp_x_46_load_10 = load i10 %exp_x_46_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2057 'load' 'exp_x_46_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2058 [1/2] (1.23ns)   --->   "%exp_x_47_load_10 = load i10 %exp_x_47_addr_9" [activation_accelerator.cpp:1207]   --->   Operation 2058 'load' 'exp_x_47_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2059 [1/1] (0.72ns)   --->   "%tmp_114 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_44_load_10, i32 %exp_x_45_load_10, i32 %exp_x_46_load_10, i32 %exp_x_47_load_10, i32 %exp_x_48_load_10, i32 %exp_x_49_load_10, i32 %exp_x_50_load_10, i32 %exp_x_51_load_10, i32 %exp_x_52_load_10, i32 %exp_x_53_load_10, i32 %exp_x_54_load_10, i32 %exp_x_55_load_10, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2059 'mux' 'tmp_114' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2060 [1/1] (0.00ns)   --->   "%exp_x_60_addr_10 = getelementptr i32 %exp_x_60, i64 0, i64 %zext_ln1207_89" [activation_accelerator.cpp:1207]   --->   Operation 2060 'getelementptr' 'exp_x_60_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2061 [1/1] (0.00ns)   --->   "%exp_x_61_addr_10 = getelementptr i32 %exp_x_61, i64 0, i64 %zext_ln1207_89" [activation_accelerator.cpp:1207]   --->   Operation 2061 'getelementptr' 'exp_x_61_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2062 [1/1] (0.00ns)   --->   "%exp_x_62_addr_10 = getelementptr i32 %exp_x_62, i64 0, i64 %zext_ln1207_89" [activation_accelerator.cpp:1207]   --->   Operation 2062 'getelementptr' 'exp_x_62_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2063 [1/1] (0.00ns)   --->   "%exp_x_63_addr_10 = getelementptr i32 %exp_x_63, i64 0, i64 %zext_ln1207_89" [activation_accelerator.cpp:1207]   --->   Operation 2063 'getelementptr' 'exp_x_63_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2064 [2/2] (1.23ns)   --->   "%exp_x_60_load_10 = load i10 %exp_x_60_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2064 'load' 'exp_x_60_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2065 [2/2] (1.23ns)   --->   "%exp_x_61_load_10 = load i10 %exp_x_61_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2065 'load' 'exp_x_61_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2066 [2/2] (1.23ns)   --->   "%exp_x_62_load_10 = load i10 %exp_x_62_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2066 'load' 'exp_x_62_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2067 [2/2] (1.23ns)   --->   "%exp_x_63_load_10 = load i10 %exp_x_63_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2067 'load' 'exp_x_63_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2068 [1/1] (0.00ns)   --->   "%exp_x_12_addr_10 = getelementptr i32 %exp_x_12, i64 0, i64 %zext_ln1207_91" [activation_accelerator.cpp:1207]   --->   Operation 2068 'getelementptr' 'exp_x_12_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2069 [1/1] (0.00ns)   --->   "%exp_x_13_addr_10 = getelementptr i32 %exp_x_13, i64 0, i64 %zext_ln1207_91" [activation_accelerator.cpp:1207]   --->   Operation 2069 'getelementptr' 'exp_x_13_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2070 [1/1] (0.00ns)   --->   "%exp_x_14_addr_10 = getelementptr i32 %exp_x_14, i64 0, i64 %zext_ln1207_91" [activation_accelerator.cpp:1207]   --->   Operation 2070 'getelementptr' 'exp_x_14_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2071 [1/1] (0.00ns)   --->   "%exp_x_15_addr_10 = getelementptr i32 %exp_x_15, i64 0, i64 %zext_ln1207_91" [activation_accelerator.cpp:1207]   --->   Operation 2071 'getelementptr' 'exp_x_15_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2072 [2/2] (1.23ns)   --->   "%exp_x_12_load_11 = load i10 %exp_x_12_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2072 'load' 'exp_x_12_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2073 [2/2] (1.23ns)   --->   "%exp_x_13_load_11 = load i10 %exp_x_13_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2073 'load' 'exp_x_13_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2074 [2/2] (1.23ns)   --->   "%exp_x_14_load_11 = load i10 %exp_x_14_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2074 'load' 'exp_x_14_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2075 [2/2] (1.23ns)   --->   "%exp_x_15_load_11 = load i10 %exp_x_15_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2075 'load' 'exp_x_15_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2076 [1/1] (0.00ns)   --->   "%exp_x_28_addr_10 = getelementptr i32 %exp_x_28, i64 0, i64 %zext_ln1207_94" [activation_accelerator.cpp:1207]   --->   Operation 2076 'getelementptr' 'exp_x_28_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2077 [1/1] (0.00ns)   --->   "%exp_x_29_addr_10 = getelementptr i32 %exp_x_29, i64 0, i64 %zext_ln1207_94" [activation_accelerator.cpp:1207]   --->   Operation 2077 'getelementptr' 'exp_x_29_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2078 [1/1] (0.00ns)   --->   "%exp_x_30_addr_10 = getelementptr i32 %exp_x_30, i64 0, i64 %zext_ln1207_94" [activation_accelerator.cpp:1207]   --->   Operation 2078 'getelementptr' 'exp_x_30_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2079 [1/1] (0.00ns)   --->   "%exp_x_31_addr_10 = getelementptr i32 %exp_x_31, i64 0, i64 %zext_ln1207_94" [activation_accelerator.cpp:1207]   --->   Operation 2079 'getelementptr' 'exp_x_31_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2080 [2/2] (1.23ns)   --->   "%exp_x_28_load_11 = load i10 %exp_x_28_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2080 'load' 'exp_x_28_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2081 [2/2] (1.23ns)   --->   "%exp_x_29_load_11 = load i10 %exp_x_29_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2081 'load' 'exp_x_29_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2082 [2/2] (1.23ns)   --->   "%exp_x_30_load_11 = load i10 %exp_x_30_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2082 'load' 'exp_x_30_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2083 [2/2] (1.23ns)   --->   "%exp_x_31_load_11 = load i10 %exp_x_31_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2083 'load' 'exp_x_31_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2084 [1/1] (0.00ns)   --->   "%exp_x_44_addr_10 = getelementptr i32 %exp_x_44, i64 0, i64 %zext_ln1207_96" [activation_accelerator.cpp:1207]   --->   Operation 2084 'getelementptr' 'exp_x_44_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2085 [1/1] (0.00ns)   --->   "%exp_x_45_addr_10 = getelementptr i32 %exp_x_45, i64 0, i64 %zext_ln1207_96" [activation_accelerator.cpp:1207]   --->   Operation 2085 'getelementptr' 'exp_x_45_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2086 [1/1] (0.00ns)   --->   "%exp_x_46_addr_10 = getelementptr i32 %exp_x_46, i64 0, i64 %zext_ln1207_96" [activation_accelerator.cpp:1207]   --->   Operation 2086 'getelementptr' 'exp_x_46_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2087 [1/1] (0.00ns)   --->   "%exp_x_47_addr_10 = getelementptr i32 %exp_x_47, i64 0, i64 %zext_ln1207_96" [activation_accelerator.cpp:1207]   --->   Operation 2087 'getelementptr' 'exp_x_47_addr_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2088 [2/2] (1.23ns)   --->   "%exp_x_44_load_11 = load i10 %exp_x_44_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2088 'load' 'exp_x_44_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2089 [2/2] (1.23ns)   --->   "%exp_x_45_load_11 = load i10 %exp_x_45_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2089 'load' 'exp_x_45_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2090 [2/2] (1.23ns)   --->   "%exp_x_46_load_11 = load i10 %exp_x_46_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2090 'load' 'exp_x_46_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2091 [2/2] (1.23ns)   --->   "%exp_x_47_load_11 = load i10 %exp_x_47_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2091 'load' 'exp_x_47_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2092 [1/1] (0.00ns)   --->   "%exp_x_60_addr_11 = getelementptr i32 %exp_x_60, i64 0, i64 %zext_ln1207_98" [activation_accelerator.cpp:1207]   --->   Operation 2092 'getelementptr' 'exp_x_60_addr_11' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2093 [1/1] (0.00ns)   --->   "%exp_x_61_addr_11 = getelementptr i32 %exp_x_61, i64 0, i64 %zext_ln1207_98" [activation_accelerator.cpp:1207]   --->   Operation 2093 'getelementptr' 'exp_x_61_addr_11' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2094 [1/1] (0.00ns)   --->   "%exp_x_62_addr_11 = getelementptr i32 %exp_x_62, i64 0, i64 %zext_ln1207_98" [activation_accelerator.cpp:1207]   --->   Operation 2094 'getelementptr' 'exp_x_62_addr_11' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2095 [1/1] (0.00ns)   --->   "%exp_x_63_addr_11 = getelementptr i32 %exp_x_63, i64 0, i64 %zext_ln1207_98" [activation_accelerator.cpp:1207]   --->   Operation 2095 'getelementptr' 'exp_x_63_addr_11' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_6 : Operation 2096 [2/2] (1.23ns)   --->   "%exp_x_60_load_11 = load i10 %exp_x_60_addr_11" [activation_accelerator.cpp:1207]   --->   Operation 2096 'load' 'exp_x_60_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2097 [2/2] (1.23ns)   --->   "%exp_x_61_load_11 = load i10 %exp_x_61_addr_11" [activation_accelerator.cpp:1207]   --->   Operation 2097 'load' 'exp_x_61_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2098 [2/2] (1.23ns)   --->   "%exp_x_62_load_11 = load i10 %exp_x_62_addr_11" [activation_accelerator.cpp:1207]   --->   Operation 2098 'load' 'exp_x_62_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 2099 [2/2] (1.23ns)   --->   "%exp_x_63_load_11 = load i10 %exp_x_63_addr_11" [activation_accelerator.cpp:1207]   --->   Operation 2099 'load' 'exp_x_63_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 2100 [1/3] (7.01ns)   --->   "%y = fmul i32 %tmp_s, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2100 'fmul' 'y' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2101 [1/3] (7.01ns)   --->   "%y_1 = fmul i32 %tmp_2, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2101 'fmul' 'y_1' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2102 [2/3] (7.01ns)   --->   "%y_2 = fmul i32 %tmp_4, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2102 'fmul' 'y_2' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2103 [1/1] (0.77ns)   --->   "%add_ln1205_5 = add i7 %trunc_ln1207_cast92, i7 84" [activation_accelerator.cpp:1205]   --->   Operation 2103 'add' 'add_ln1205_5' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2104 [1/1] (0.00ns)   --->   "%zext_ln1207_7 = zext i7 %add_ln1205_5" [activation_accelerator.cpp:1207]   --->   Operation 2104 'zext' 'zext_ln1207_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_7 : Operation 2105 [1/1] (4.01ns)   --->   "%tmp_15 = call i16 @round_float32_to_bf16_ieee, i32 %y_7" [activation_accelerator.cpp:1208]   --->   Operation 2105 'call' 'tmp_15' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 2106 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_7" [activation_accelerator.cpp:1208]   --->   Operation 2106 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_7 : Operation 2107 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_15, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8" [activation_accelerator.cpp:1208]   --->   Operation 2107 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_7 : Operation 2108 [1/1] (0.78ns)   --->   "%add_ln1205_6 = add i6 %trunc_ln1207_cast95, i6 44" [activation_accelerator.cpp:1205]   --->   Operation 2108 'add' 'add_ln1205_6' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln1207_2 = sext i6 %add_ln1205_6" [activation_accelerator.cpp:1207]   --->   Operation 2109 'sext' 'sext_ln1207_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_7 : Operation 2110 [1/1] (0.00ns)   --->   "%zext_ln1207_9 = zext i7 %sext_ln1207_2" [activation_accelerator.cpp:1207]   --->   Operation 2110 'zext' 'zext_ln1207_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_7 : Operation 2111 [1/1] (4.01ns)   --->   "%tmp_19 = call i16 @round_float32_to_bf16_ieee, i32 %y_9" [activation_accelerator.cpp:1208]   --->   Operation 2111 'call' 'tmp_19' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 2112 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_9" [activation_accelerator.cpp:1208]   --->   Operation 2112 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_7 : Operation 2113 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_19, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10" [activation_accelerator.cpp:1208]   --->   Operation 2113 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_7 : Operation 2114 [2/3] (7.01ns)   --->   "%y_12 = fmul i32 %tmp_24, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2114 'fmul' 'y_12' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2115 [3/3] (7.01ns)   --->   "%y_16 = fmul i32 %tmp_32, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2115 'fmul' 'y_16' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2116 [3/3] (7.01ns)   --->   "%y_20 = fmul i32 %tmp_40, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2116 'fmul' 'y_20' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2117 [1/2] (1.23ns)   --->   "%exp_x_60_load_10 = load i10 %exp_x_60_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2117 'load' 'exp_x_60_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2118 [1/2] (1.23ns)   --->   "%exp_x_61_load_10 = load i10 %exp_x_61_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2118 'load' 'exp_x_61_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2119 [1/2] (1.23ns)   --->   "%exp_x_62_load_10 = load i10 %exp_x_62_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2119 'load' 'exp_x_62_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2120 [1/2] (1.23ns)   --->   "%exp_x_63_load_10 = load i10 %exp_x_63_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2120 'load' 'exp_x_63_load_10' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2121 [1/1] (0.72ns)   --->   "%tmp_116 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_56_load_10, i32 %exp_x_57_load_10, i32 %exp_x_58_load_10, i32 %exp_x_59_load_10, i32 %exp_x_60_load_10, i32 %exp_x_61_load_10, i32 %exp_x_62_load_10, i32 %exp_x_63_load_10, i32 %exp_x_load_11, i32 %exp_x_1_load_11, i32 %exp_x_2_load_11, i32 %exp_x_3_load_11, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2121 'mux' 'tmp_116' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2122 [1/2] (1.23ns)   --->   "%exp_x_12_load_11 = load i10 %exp_x_12_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2122 'load' 'exp_x_12_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2123 [1/2] (1.23ns)   --->   "%exp_x_13_load_11 = load i10 %exp_x_13_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2123 'load' 'exp_x_13_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2124 [1/2] (1.23ns)   --->   "%exp_x_14_load_11 = load i10 %exp_x_14_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2124 'load' 'exp_x_14_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2125 [1/2] (1.23ns)   --->   "%exp_x_15_load_11 = load i10 %exp_x_15_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2125 'load' 'exp_x_15_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2126 [1/1] (0.72ns)   --->   "%tmp_118 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_4_load_11, i32 %exp_x_5_load_11, i32 %exp_x_6_load_11, i32 %exp_x_7_load_11, i32 %exp_x_8_load_11, i32 %exp_x_9_load_11, i32 %exp_x_10_load_11, i32 %exp_x_11_load_11, i32 %exp_x_12_load_11, i32 %exp_x_13_load_11, i32 %exp_x_14_load_11, i32 %exp_x_15_load_11, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2126 'mux' 'tmp_118' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2127 [1/2] (1.23ns)   --->   "%exp_x_28_load_11 = load i10 %exp_x_28_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2127 'load' 'exp_x_28_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2128 [1/2] (1.23ns)   --->   "%exp_x_29_load_11 = load i10 %exp_x_29_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2128 'load' 'exp_x_29_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2129 [1/2] (1.23ns)   --->   "%exp_x_30_load_11 = load i10 %exp_x_30_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2129 'load' 'exp_x_30_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2130 [1/2] (1.23ns)   --->   "%exp_x_31_load_11 = load i10 %exp_x_31_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2130 'load' 'exp_x_31_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2131 [1/1] (0.72ns)   --->   "%tmp_122 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_28_load_11, i32 %exp_x_29_load_11, i32 %exp_x_30_load_11, i32 %exp_x_31_load_11, i32 %exp_x_32_load_11, i32 %exp_x_33_load_11, i32 %exp_x_34_load_11, i32 %exp_x_35_load_11, i32 %exp_x_36_load_11, i32 %exp_x_37_load_11, i32 %exp_x_38_load_11, i32 %exp_x_39_load_11, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2131 'mux' 'tmp_122' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2132 [1/2] (1.23ns)   --->   "%exp_x_44_load_11 = load i10 %exp_x_44_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2132 'load' 'exp_x_44_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2133 [1/2] (1.23ns)   --->   "%exp_x_45_load_11 = load i10 %exp_x_45_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2133 'load' 'exp_x_45_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2134 [1/2] (1.23ns)   --->   "%exp_x_46_load_11 = load i10 %exp_x_46_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2134 'load' 'exp_x_46_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2135 [1/2] (1.23ns)   --->   "%exp_x_47_load_11 = load i10 %exp_x_47_addr_10" [activation_accelerator.cpp:1207]   --->   Operation 2135 'load' 'exp_x_47_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2136 [1/1] (0.72ns)   --->   "%tmp_124 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_40_load_11, i32 %exp_x_41_load_11, i32 %exp_x_42_load_11, i32 %exp_x_43_load_11, i32 %exp_x_44_load_11, i32 %exp_x_45_load_11, i32 %exp_x_46_load_11, i32 %exp_x_47_load_11, i32 %exp_x_48_load_11, i32 %exp_x_49_load_11, i32 %exp_x_50_load_11, i32 %exp_x_51_load_11, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2136 'mux' 'tmp_124' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2137 [1/2] (1.23ns)   --->   "%exp_x_60_load_11 = load i10 %exp_x_60_addr_11" [activation_accelerator.cpp:1207]   --->   Operation 2137 'load' 'exp_x_60_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2138 [1/2] (1.23ns)   --->   "%exp_x_61_load_11 = load i10 %exp_x_61_addr_11" [activation_accelerator.cpp:1207]   --->   Operation 2138 'load' 'exp_x_61_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2139 [1/2] (1.23ns)   --->   "%exp_x_62_load_11 = load i10 %exp_x_62_addr_11" [activation_accelerator.cpp:1207]   --->   Operation 2139 'load' 'exp_x_62_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2140 [1/2] (1.23ns)   --->   "%exp_x_63_load_11 = load i10 %exp_x_63_addr_11" [activation_accelerator.cpp:1207]   --->   Operation 2140 'load' 'exp_x_63_load_11' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 2141 [1/1] (0.72ns)   --->   "%tmp_126 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %exp_x_52_load_11, i32 %exp_x_53_load_11, i32 %exp_x_54_load_11, i32 %exp_x_55_load_11, i32 %exp_x_56_load_11, i32 %exp_x_57_load_11, i32 %exp_x_58_load_11, i32 %exp_x_59_load_11, i32 %exp_x_60_load_11, i32 %exp_x_61_load_11, i32 %exp_x_62_load_11, i32 %exp_x_63_load_11, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2141 'mux' 'tmp_126' <Predicate = (!icmp_ln1200)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 2142 [1/1] (0.00ns)   --->   "%trunc_ln1207_cast18 = zext i4 %i" [activation_accelerator.cpp:1200]   --->   Operation 2142 'zext' 'trunc_ln1207_cast18' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_8 : Operation 2143 [1/1] (0.00ns)   --->   "%trunc_ln1207_cast83 = zext i4 %i" [activation_accelerator.cpp:1200]   --->   Operation 2143 'zext' 'trunc_ln1207_cast83' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_8 : Operation 2144 [1/1] (4.01ns)   --->   "%tmp_1 = call i16 @round_float32_to_bf16_ieee, i32 %y" [activation_accelerator.cpp:1208]   --->   Operation 2144 'call' 'tmp_1' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 2145 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %trunc_ln1207_cast18" [activation_accelerator.cpp:1208]   --->   Operation 2145 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_8 : Operation 2146 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_1, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1" [activation_accelerator.cpp:1208]   --->   Operation 2146 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_8 : Operation 2147 [1/1] (0.78ns)   --->   "%add_ln1205 = add i5 %trunc_ln1207_cast83, i5 12" [activation_accelerator.cpp:1205]   --->   Operation 2147 'add' 'add_ln1205' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2148 [1/1] (0.00ns)   --->   "%zext_ln1207 = zext i5 %add_ln1205" [activation_accelerator.cpp:1207]   --->   Operation 2148 'zext' 'zext_ln1207' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_8 : Operation 2149 [1/1] (4.01ns)   --->   "%tmp_3 = call i16 @round_float32_to_bf16_ieee, i32 %y_1" [activation_accelerator.cpp:1208]   --->   Operation 2149 'call' 'tmp_3' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 2150 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207" [activation_accelerator.cpp:1208]   --->   Operation 2150 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_8 : Operation 2151 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_3, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2" [activation_accelerator.cpp:1208]   --->   Operation 2151 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_8 : Operation 2152 [1/3] (7.01ns)   --->   "%y_2 = fmul i32 %tmp_4, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2152 'fmul' 'y_2' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2153 [1/3] (7.01ns)   --->   "%y_12 = fmul i32 %tmp_24, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2153 'fmul' 'y_12' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2154 [2/3] (7.01ns)   --->   "%y_16 = fmul i32 %tmp_32, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2154 'fmul' 'y_16' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2155 [2/3] (7.01ns)   --->   "%y_20 = fmul i32 %tmp_40, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2155 'fmul' 'y_20' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2156 [3/3] (7.01ns)   --->   "%y_24 = fmul i32 %tmp_48, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2156 'fmul' 'y_24' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2157 [3/3] (7.01ns)   --->   "%y_28 = fmul i32 %tmp_56, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2157 'fmul' 'y_28' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 2158 [1/1] (0.78ns)   --->   "%add_ln1205_1 = add i6 %trunc_ln1207_cast95, i6 24" [activation_accelerator.cpp:1205]   --->   Operation 2158 'add' 'add_ln1205_1' <Predicate = (!icmp_ln1200)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2159 [1/1] (0.00ns)   --->   "%zext_ln1207_1 = zext i6 %add_ln1205_1" [activation_accelerator.cpp:1207]   --->   Operation 2159 'zext' 'zext_ln1207_1' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_9 : Operation 2160 [1/1] (4.01ns)   --->   "%tmp_5 = call i16 @round_float32_to_bf16_ieee, i32 %y_2" [activation_accelerator.cpp:1208]   --->   Operation 2160 'call' 'tmp_5' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 2161 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_1" [activation_accelerator.cpp:1208]   --->   Operation 2161 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_9 : Operation 2162 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_5, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3" [activation_accelerator.cpp:1208]   --->   Operation 2162 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_9 : Operation 2163 [1/1] (0.00ns)   --->   "%zext_ln1207_17_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 9, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2163 'bitconcatenate' 'zext_ln1207_17_cast' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_9 : Operation 2164 [1/1] (0.00ns)   --->   "%zext_ln1207_14 = zext i8 %zext_ln1207_17_cast" [activation_accelerator.cpp:1207]   --->   Operation 2164 'zext' 'zext_ln1207_14' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_9 : Operation 2165 [1/1] (4.01ns)   --->   "%tmp_25 = call i16 @round_float32_to_bf16_ieee, i32 %y_12" [activation_accelerator.cpp:1208]   --->   Operation 2165 'call' 'tmp_25' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 2166 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_14" [activation_accelerator.cpp:1208]   --->   Operation 2166 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_9 : Operation 2167 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_25, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13" [activation_accelerator.cpp:1208]   --->   Operation 2167 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_9 : Operation 2168 [1/3] (7.01ns)   --->   "%y_16 = fmul i32 %tmp_32, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2168 'fmul' 'y_16' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2169 [1/3] (7.01ns)   --->   "%y_20 = fmul i32 %tmp_40, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2169 'fmul' 'y_20' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2170 [2/3] (7.01ns)   --->   "%y_24 = fmul i32 %tmp_48, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2170 'fmul' 'y_24' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2171 [2/3] (7.01ns)   --->   "%y_28 = fmul i32 %tmp_56, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2171 'fmul' 'y_28' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2172 [3/3] (7.01ns)   --->   "%y_32 = fmul i32 %tmp_64, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2172 'fmul' 'y_32' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2173 [3/3] (7.01ns)   --->   "%y_36 = fmul i32 %tmp_72, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2173 'fmul' 'y_36' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 2174 [1/1] (0.00ns)   --->   "%or_ln1205_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 4, i4 %i" [activation_accelerator.cpp:1205]   --->   Operation 2174 'bitconcatenate' 'or_ln1205_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_10 : Operation 2175 [1/1] (0.00ns)   --->   "%sext_ln1207_3 = sext i7 %or_ln1205_3" [activation_accelerator.cpp:1207]   --->   Operation 2175 'sext' 'sext_ln1207_3' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_10 : Operation 2176 [1/1] (0.00ns)   --->   "%zext_ln1207_21 = zext i8 %sext_ln1207_3" [activation_accelerator.cpp:1207]   --->   Operation 2176 'zext' 'zext_ln1207_21' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_10 : Operation 2177 [1/1] (4.01ns)   --->   "%tmp_33 = call i16 @round_float32_to_bf16_ieee, i32 %y_16" [activation_accelerator.cpp:1208]   --->   Operation 2177 'call' 'tmp_33' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 2178 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_21" [activation_accelerator.cpp:1208]   --->   Operation 2178 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_10 : Operation 2179 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_33, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17" [activation_accelerator.cpp:1208]   --->   Operation 2179 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_10 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln1207_7 = sext i5 %or_ln2" [activation_accelerator.cpp:1207]   --->   Operation 2180 'sext' 'sext_ln1207_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_10 : Operation 2181 [1/1] (0.00ns)   --->   "%zext_ln1207_25 = zext i8 %sext_ln1207_7" [activation_accelerator.cpp:1207]   --->   Operation 2181 'zext' 'zext_ln1207_25' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_10 : Operation 2182 [1/1] (4.01ns)   --->   "%tmp_41 = call i16 @round_float32_to_bf16_ieee, i32 %y_20" [activation_accelerator.cpp:1208]   --->   Operation 2182 'call' 'tmp_41' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 2183 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_25" [activation_accelerator.cpp:1208]   --->   Operation 2183 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_10 : Operation 2184 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_41, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21" [activation_accelerator.cpp:1208]   --->   Operation 2184 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_10 : Operation 2185 [1/3] (7.01ns)   --->   "%y_24 = fmul i32 %tmp_48, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2185 'fmul' 'y_24' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2186 [1/3] (7.01ns)   --->   "%y_28 = fmul i32 %tmp_56, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2186 'fmul' 'y_28' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2187 [2/3] (7.01ns)   --->   "%y_32 = fmul i32 %tmp_64, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2187 'fmul' 'y_32' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2188 [2/3] (7.01ns)   --->   "%y_36 = fmul i32 %tmp_72, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2188 'fmul' 'y_36' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2189 [3/3] (7.01ns)   --->   "%y_40 = fmul i32 %tmp_80, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2189 'fmul' 'y_40' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2190 [3/3] (7.01ns)   --->   "%y_44 = fmul i32 %tmp_88, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2190 'fmul' 'y_44' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 2191 [1/1] (0.00ns)   --->   "%zext_ln1207_35_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 18, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2191 'bitconcatenate' 'zext_ln1207_35_cast' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_11 : Operation 2192 [1/1] (0.00ns)   --->   "%zext_ln1207_32 = zext i9 %zext_ln1207_35_cast" [activation_accelerator.cpp:1207]   --->   Operation 2192 'zext' 'zext_ln1207_32' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_11 : Operation 2193 [1/1] (4.01ns)   --->   "%tmp_49 = call i16 @round_float32_to_bf16_ieee, i32 %y_24" [activation_accelerator.cpp:1208]   --->   Operation 2193 'call' 'tmp_49' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 2194 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_32" [activation_accelerator.cpp:1208]   --->   Operation 2194 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_11 : Operation 2195 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_49, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25" [activation_accelerator.cpp:1208]   --->   Operation 2195 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_11 : Operation 2196 [1/1] (0.00ns)   --->   "%zext_ln1207_42_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 21, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2196 'bitconcatenate' 'zext_ln1207_42_cast' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_11 : Operation 2197 [1/1] (0.00ns)   --->   "%zext_ln1207_39 = zext i9 %zext_ln1207_42_cast" [activation_accelerator.cpp:1207]   --->   Operation 2197 'zext' 'zext_ln1207_39' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_11 : Operation 2198 [1/1] (4.01ns)   --->   "%tmp_57 = call i16 @round_float32_to_bf16_ieee, i32 %y_28" [activation_accelerator.cpp:1208]   --->   Operation 2198 'call' 'tmp_57' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 2199 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_39" [activation_accelerator.cpp:1208]   --->   Operation 2199 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_11 : Operation 2200 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_57, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29" [activation_accelerator.cpp:1208]   --->   Operation 2200 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_11 : Operation 2201 [1/3] (7.01ns)   --->   "%y_32 = fmul i32 %tmp_64, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2201 'fmul' 'y_32' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2202 [1/3] (7.01ns)   --->   "%y_36 = fmul i32 %tmp_72, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2202 'fmul' 'y_36' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2203 [2/3] (7.01ns)   --->   "%y_40 = fmul i32 %tmp_80, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2203 'fmul' 'y_40' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2204 [2/3] (7.01ns)   --->   "%y_44 = fmul i32 %tmp_88, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2204 'fmul' 'y_44' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2205 [3/3] (7.01ns)   --->   "%y_48 = fmul i32 %tmp_96, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2205 'fmul' 'y_48' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2206 [3/3] (7.01ns)   --->   "%y_52 = fmul i32 %tmp_104, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2206 'fmul' 'y_52' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 2207 [1/1] (0.00ns)   --->   "%or_ln1205_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 8, i4 %i" [activation_accelerator.cpp:1205]   --->   Operation 2207 'bitconcatenate' 'or_ln1205_7' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_12 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln1207_8 = sext i8 %or_ln1205_7" [activation_accelerator.cpp:1207]   --->   Operation 2208 'sext' 'sext_ln1207_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_12 : Operation 2209 [1/1] (0.00ns)   --->   "%zext_ln1207_46 = zext i9 %sext_ln1207_8" [activation_accelerator.cpp:1207]   --->   Operation 2209 'zext' 'zext_ln1207_46' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_12 : Operation 2210 [1/1] (4.01ns)   --->   "%tmp_65 = call i16 @round_float32_to_bf16_ieee, i32 %y_32" [activation_accelerator.cpp:1208]   --->   Operation 2210 'call' 'tmp_65' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 2211 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_46" [activation_accelerator.cpp:1208]   --->   Operation 2211 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_12 : Operation 2212 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_65, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33" [activation_accelerator.cpp:1208]   --->   Operation 2212 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_12 : Operation 2213 [1/1] (0.00ns)   --->   "%or_ln1205_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 11, i4 %i" [activation_accelerator.cpp:1205]   --->   Operation 2213 'bitconcatenate' 'or_ln1205_8' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_12 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln1207_15 = sext i8 %or_ln1205_8" [activation_accelerator.cpp:1207]   --->   Operation 2214 'sext' 'sext_ln1207_15' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_12 : Operation 2215 [1/1] (0.00ns)   --->   "%zext_ln1207_53 = zext i9 %sext_ln1207_15" [activation_accelerator.cpp:1207]   --->   Operation 2215 'zext' 'zext_ln1207_53' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_12 : Operation 2216 [1/1] (4.01ns)   --->   "%tmp_73 = call i16 @round_float32_to_bf16_ieee, i32 %y_36" [activation_accelerator.cpp:1208]   --->   Operation 2216 'call' 'tmp_73' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 2217 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_53" [activation_accelerator.cpp:1208]   --->   Operation 2217 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_12 : Operation 2218 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_73, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37" [activation_accelerator.cpp:1208]   --->   Operation 2218 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_12 : Operation 2219 [1/3] (7.01ns)   --->   "%y_40 = fmul i32 %tmp_80, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2219 'fmul' 'y_40' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2220 [1/3] (7.01ns)   --->   "%y_44 = fmul i32 %tmp_88, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2220 'fmul' 'y_44' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2221 [2/3] (7.01ns)   --->   "%y_48 = fmul i32 %tmp_96, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2221 'fmul' 'y_48' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2222 [2/3] (7.01ns)   --->   "%y_52 = fmul i32 %tmp_104, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2222 'fmul' 'y_52' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2223 [3/3] (7.01ns)   --->   "%y_56 = fmul i32 %tmp_112, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2223 'fmul' 'y_56' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2224 [3/3] (7.01ns)   --->   "%y_60 = fmul i32 %tmp_120, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2224 'fmul' 'y_60' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 2225 [3/3] (7.01ns)   --->   "%y_5 = fmul i32 %tmp_10, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2225 'fmul' 'y_5' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2226 [3/3] (7.01ns)   --->   "%y_10 = fmul i32 %tmp_20, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2226 'fmul' 'y_10' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2227 [1/1] (0.00ns)   --->   "%sext_ln1207_20 = sext i6 %or_ln1205_1" [activation_accelerator.cpp:1207]   --->   Operation 2227 'sext' 'sext_ln1207_20' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_13 : Operation 2228 [1/1] (0.00ns)   --->   "%zext_ln1207_58 = zext i9 %sext_ln1207_20" [activation_accelerator.cpp:1207]   --->   Operation 2228 'zext' 'zext_ln1207_58' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_13 : Operation 2229 [1/1] (4.01ns)   --->   "%tmp_81 = call i16 @round_float32_to_bf16_ieee, i32 %y_40" [activation_accelerator.cpp:1208]   --->   Operation 2229 'call' 'tmp_81' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2230 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_58" [activation_accelerator.cpp:1208]   --->   Operation 2230 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_13 : Operation 2231 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_81, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_41" [activation_accelerator.cpp:1208]   --->   Operation 2231 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_13 : Operation 2232 [1/1] (0.00ns)   --->   "%zext_ln1207_67_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 33, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2232 'bitconcatenate' 'zext_ln1207_67_cast' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_13 : Operation 2233 [1/1] (0.00ns)   --->   "%zext_ln1207_64 = zext i10 %zext_ln1207_67_cast" [activation_accelerator.cpp:1207]   --->   Operation 2233 'zext' 'zext_ln1207_64' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_13 : Operation 2234 [1/1] (4.01ns)   --->   "%tmp_89 = call i16 @round_float32_to_bf16_ieee, i32 %y_44" [activation_accelerator.cpp:1208]   --->   Operation 2234 'call' 'tmp_89' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 2235 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_64" [activation_accelerator.cpp:1208]   --->   Operation 2235 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_13 : Operation 2236 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_89, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_45" [activation_accelerator.cpp:1208]   --->   Operation 2236 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_13 : Operation 2237 [1/3] (7.01ns)   --->   "%y_48 = fmul i32 %tmp_96, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2237 'fmul' 'y_48' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2238 [1/3] (7.01ns)   --->   "%y_52 = fmul i32 %tmp_104, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2238 'fmul' 'y_52' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2239 [2/3] (7.01ns)   --->   "%y_56 = fmul i32 %tmp_112, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2239 'fmul' 'y_56' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2240 [2/3] (7.01ns)   --->   "%y_60 = fmul i32 %tmp_120, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2240 'fmul' 'y_60' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 2241 [2/3] (7.01ns)   --->   "%y_5 = fmul i32 %tmp_10, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2241 'fmul' 'y_5' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2242 [2/3] (7.01ns)   --->   "%y_10 = fmul i32 %tmp_20, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2242 'fmul' 'y_10' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2243 [3/3] (7.01ns)   --->   "%y_11 = fmul i32 %tmp_22, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2243 'fmul' 'y_11' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2244 [3/3] (7.01ns)   --->   "%y_13 = fmul i32 %tmp_26, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2244 'fmul' 'y_13' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2245 [1/1] (0.00ns)   --->   "%zext_ln1207_74_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 36, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2245 'bitconcatenate' 'zext_ln1207_74_cast' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_14 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln1207_71 = zext i10 %zext_ln1207_74_cast" [activation_accelerator.cpp:1207]   --->   Operation 2246 'zext' 'zext_ln1207_71' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_14 : Operation 2247 [1/1] (4.01ns)   --->   "%tmp_97 = call i16 @round_float32_to_bf16_ieee, i32 %y_48" [activation_accelerator.cpp:1208]   --->   Operation 2247 'call' 'tmp_97' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2248 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_71" [activation_accelerator.cpp:1208]   --->   Operation 2248 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_14 : Operation 2249 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_97, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_49" [activation_accelerator.cpp:1208]   --->   Operation 2249 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_14 : Operation 2250 [1/1] (0.00ns)   --->   "%zext_ln1207_81_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 39, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2250 'bitconcatenate' 'zext_ln1207_81_cast' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_14 : Operation 2251 [1/1] (0.00ns)   --->   "%zext_ln1207_78 = zext i10 %zext_ln1207_81_cast" [activation_accelerator.cpp:1207]   --->   Operation 2251 'zext' 'zext_ln1207_78' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_14 : Operation 2252 [1/1] (4.01ns)   --->   "%tmp_105 = call i16 @round_float32_to_bf16_ieee, i32 %y_52" [activation_accelerator.cpp:1208]   --->   Operation 2252 'call' 'tmp_105' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 2253 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_53 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_78" [activation_accelerator.cpp:1208]   --->   Operation 2253 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_53' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_14 : Operation 2254 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_105, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_53" [activation_accelerator.cpp:1208]   --->   Operation 2254 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_14 : Operation 2255 [1/3] (7.01ns)   --->   "%y_56 = fmul i32 %tmp_112, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2255 'fmul' 'y_56' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2256 [1/3] (7.01ns)   --->   "%y_60 = fmul i32 %tmp_120, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2256 'fmul' 'y_60' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 2257 [1/3] (7.01ns)   --->   "%y_5 = fmul i32 %tmp_10, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2257 'fmul' 'y_5' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2258 [1/3] (7.01ns)   --->   "%y_10 = fmul i32 %tmp_20, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2258 'fmul' 'y_10' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2259 [2/3] (7.01ns)   --->   "%y_11 = fmul i32 %tmp_22, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2259 'fmul' 'y_11' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2260 [2/3] (7.01ns)   --->   "%y_13 = fmul i32 %tmp_26, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2260 'fmul' 'y_13' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2261 [3/3] (7.01ns)   --->   "%y_14 = fmul i32 %tmp_28, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2261 'fmul' 'y_14' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2262 [3/3] (7.01ns)   --->   "%y_15 = fmul i32 %tmp_30, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2262 'fmul' 'y_15' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2263 [1/1] (0.00ns)   --->   "%zext_ln1207_88_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 42, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2263 'bitconcatenate' 'zext_ln1207_88_cast' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_15 : Operation 2264 [1/1] (0.00ns)   --->   "%zext_ln1207_85 = zext i10 %zext_ln1207_88_cast" [activation_accelerator.cpp:1207]   --->   Operation 2264 'zext' 'zext_ln1207_85' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_15 : Operation 2265 [1/1] (4.01ns)   --->   "%tmp_113 = call i16 @round_float32_to_bf16_ieee, i32 %y_56" [activation_accelerator.cpp:1208]   --->   Operation 2265 'call' 'tmp_113' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2266 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_85" [activation_accelerator.cpp:1208]   --->   Operation 2266 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_15 : Operation 2267 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_113, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57" [activation_accelerator.cpp:1208]   --->   Operation 2267 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_15 : Operation 2268 [1/1] (0.00ns)   --->   "%zext_ln1207_95_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 45, i4 %i" [activation_accelerator.cpp:1207]   --->   Operation 2268 'bitconcatenate' 'zext_ln1207_95_cast' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_15 : Operation 2269 [1/1] (0.00ns)   --->   "%zext_ln1207_92 = zext i10 %zext_ln1207_95_cast" [activation_accelerator.cpp:1207]   --->   Operation 2269 'zext' 'zext_ln1207_92' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_15 : Operation 2270 [1/1] (4.01ns)   --->   "%tmp_121 = call i16 @round_float32_to_bf16_ieee, i32 %y_60" [activation_accelerator.cpp:1208]   --->   Operation 2270 'call' 'tmp_121' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 2271 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_92" [activation_accelerator.cpp:1208]   --->   Operation 2271 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_15 : Operation 2272 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_121, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61" [activation_accelerator.cpp:1208]   --->   Operation 2272 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 2273 [1/1] (0.00ns)   --->   "%zext_ln1207_4 = zext i7 %add_ln1205_3" [activation_accelerator.cpp:1207]   --->   Operation 2273 'zext' 'zext_ln1207_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_16 : Operation 2274 [1/1] (4.01ns)   --->   "%tmp_11 = call i16 @round_float32_to_bf16_ieee, i32 %y_5" [activation_accelerator.cpp:1208]   --->   Operation 2274 'call' 'tmp_11' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2275 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_4" [activation_accelerator.cpp:1208]   --->   Operation 2275 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_16 : Operation 2276 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_11, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6" [activation_accelerator.cpp:1208]   --->   Operation 2276 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_16 : Operation 2277 [1/1] (0.00ns)   --->   "%zext_ln1207_10 = zext i8 %add_ln1205_7" [activation_accelerator.cpp:1207]   --->   Operation 2277 'zext' 'zext_ln1207_10' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_16 : Operation 2278 [1/1] (4.01ns)   --->   "%tmp_21 = call i16 @round_float32_to_bf16_ieee, i32 %y_10" [activation_accelerator.cpp:1208]   --->   Operation 2278 'call' 'tmp_21' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 2279 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_10" [activation_accelerator.cpp:1208]   --->   Operation 2279 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_16 : Operation 2280 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_21, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11" [activation_accelerator.cpp:1208]   --->   Operation 2280 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_16 : Operation 2281 [1/3] (7.01ns)   --->   "%y_11 = fmul i32 %tmp_22, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2281 'fmul' 'y_11' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2282 [1/3] (7.01ns)   --->   "%y_13 = fmul i32 %tmp_26, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2282 'fmul' 'y_13' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2283 [2/3] (7.01ns)   --->   "%y_14 = fmul i32 %tmp_28, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2283 'fmul' 'y_14' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2284 [2/3] (7.01ns)   --->   "%y_15 = fmul i32 %tmp_30, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2284 'fmul' 'y_15' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2285 [3/3] (7.01ns)   --->   "%y_17 = fmul i32 %tmp_34, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2285 'fmul' 'y_17' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2286 [3/3] (7.01ns)   --->   "%y_18 = fmul i32 %tmp_36, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2286 'fmul' 'y_18' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 2287 [1/1] (0.00ns)   --->   "%zext_ln1207_12 = zext i8 %add_ln1205_8" [activation_accelerator.cpp:1207]   --->   Operation 2287 'zext' 'zext_ln1207_12' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_17 : Operation 2288 [1/1] (4.01ns)   --->   "%tmp_23 = call i16 @round_float32_to_bf16_ieee, i32 %y_11" [activation_accelerator.cpp:1208]   --->   Operation 2288 'call' 'tmp_23' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2289 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_12" [activation_accelerator.cpp:1208]   --->   Operation 2289 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_17 : Operation 2290 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_23, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12" [activation_accelerator.cpp:1208]   --->   Operation 2290 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_17 : Operation 2291 [1/1] (0.00ns)   --->   "%zext_ln1207_15 = zext i8 %add_ln1205_9" [activation_accelerator.cpp:1207]   --->   Operation 2291 'zext' 'zext_ln1207_15' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_17 : Operation 2292 [1/1] (4.01ns)   --->   "%tmp_27 = call i16 @round_float32_to_bf16_ieee, i32 %y_13" [activation_accelerator.cpp:1208]   --->   Operation 2292 'call' 'tmp_27' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 2293 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_15" [activation_accelerator.cpp:1208]   --->   Operation 2293 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_17 : Operation 2294 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_27, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14" [activation_accelerator.cpp:1208]   --->   Operation 2294 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_17 : Operation 2295 [1/3] (7.01ns)   --->   "%y_14 = fmul i32 %tmp_28, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2295 'fmul' 'y_14' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2296 [1/3] (7.01ns)   --->   "%y_15 = fmul i32 %tmp_30, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2296 'fmul' 'y_15' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2297 [2/3] (7.01ns)   --->   "%y_17 = fmul i32 %tmp_34, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2297 'fmul' 'y_17' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2298 [2/3] (7.01ns)   --->   "%y_18 = fmul i32 %tmp_36, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2298 'fmul' 'y_18' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2299 [3/3] (7.01ns)   --->   "%y_19 = fmul i32 %tmp_38, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2299 'fmul' 'y_19' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2300 [3/3] (7.01ns)   --->   "%y_21 = fmul i32 %tmp_42, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2300 'fmul' 'y_21' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 2301 [1/1] (0.00ns)   --->   "%zext_ln1207_17 = zext i8 %add_ln1205_10" [activation_accelerator.cpp:1207]   --->   Operation 2301 'zext' 'zext_ln1207_17' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_18 : Operation 2302 [1/1] (4.01ns)   --->   "%tmp_29 = call i16 @round_float32_to_bf16_ieee, i32 %y_14" [activation_accelerator.cpp:1208]   --->   Operation 2302 'call' 'tmp_29' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2303 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_17" [activation_accelerator.cpp:1208]   --->   Operation 2303 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_18 : Operation 2304 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_29, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15" [activation_accelerator.cpp:1208]   --->   Operation 2304 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_18 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln1207_19 = zext i8 %add_ln1205_11" [activation_accelerator.cpp:1207]   --->   Operation 2305 'zext' 'zext_ln1207_19' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_18 : Operation 2306 [1/1] (4.01ns)   --->   "%tmp_31 = call i16 @round_float32_to_bf16_ieee, i32 %y_15" [activation_accelerator.cpp:1208]   --->   Operation 2306 'call' 'tmp_31' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 2307 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_19" [activation_accelerator.cpp:1208]   --->   Operation 2307 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_18 : Operation 2308 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_31, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16" [activation_accelerator.cpp:1208]   --->   Operation 2308 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_18 : Operation 2309 [1/3] (7.01ns)   --->   "%y_17 = fmul i32 %tmp_34, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2309 'fmul' 'y_17' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2310 [1/3] (7.01ns)   --->   "%y_18 = fmul i32 %tmp_36, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2310 'fmul' 'y_18' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2311 [2/3] (7.01ns)   --->   "%y_19 = fmul i32 %tmp_38, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2311 'fmul' 'y_19' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2312 [2/3] (7.01ns)   --->   "%y_21 = fmul i32 %tmp_42, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2312 'fmul' 'y_21' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2313 [3/3] (7.01ns)   --->   "%y_22 = fmul i32 %tmp_44, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2313 'fmul' 'y_22' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2314 [3/3] (7.01ns)   --->   "%y_23 = fmul i32 %tmp_46, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2314 'fmul' 'y_23' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 2315 [1/1] (0.77ns)   --->   "%add_ln1205_12 = add i7 %trunc_ln1207_cast92, i7 76" [activation_accelerator.cpp:1205]   --->   Operation 2315 'add' 'add_ln1205_12' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln1207_4 = sext i7 %add_ln1205_12" [activation_accelerator.cpp:1207]   --->   Operation 2316 'sext' 'sext_ln1207_4' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_19 : Operation 2317 [1/1] (0.00ns)   --->   "%zext_ln1207_22 = zext i8 %sext_ln1207_4" [activation_accelerator.cpp:1207]   --->   Operation 2317 'zext' 'zext_ln1207_22' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_19 : Operation 2318 [1/1] (4.01ns)   --->   "%tmp_35 = call i16 @round_float32_to_bf16_ieee, i32 %y_17" [activation_accelerator.cpp:1208]   --->   Operation 2318 'call' 'tmp_35' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2319 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_22" [activation_accelerator.cpp:1208]   --->   Operation 2319 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_19 : Operation 2320 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_35, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18" [activation_accelerator.cpp:1208]   --->   Operation 2320 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_19 : Operation 2321 [1/1] (0.77ns)   --->   "%add_ln1205_13 = add i7 %trunc_ln1207_cast92, i7 88" [activation_accelerator.cpp:1205]   --->   Operation 2321 'add' 'add_ln1205_13' <Predicate = (!icmp_ln1200)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln1207_5 = sext i7 %add_ln1205_13" [activation_accelerator.cpp:1207]   --->   Operation 2322 'sext' 'sext_ln1207_5' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_19 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln1207_23 = zext i8 %sext_ln1207_5" [activation_accelerator.cpp:1207]   --->   Operation 2323 'zext' 'zext_ln1207_23' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_19 : Operation 2324 [1/1] (4.01ns)   --->   "%tmp_37 = call i16 @round_float32_to_bf16_ieee, i32 %y_18" [activation_accelerator.cpp:1208]   --->   Operation 2324 'call' 'tmp_37' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2325 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_23" [activation_accelerator.cpp:1208]   --->   Operation 2325 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_19 : Operation 2326 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_37, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19" [activation_accelerator.cpp:1208]   --->   Operation 2326 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_19 : Operation 2327 [1/3] (7.01ns)   --->   "%y_19 = fmul i32 %tmp_38, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2327 'fmul' 'y_19' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2328 [1/3] (7.01ns)   --->   "%y_21 = fmul i32 %tmp_42, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2328 'fmul' 'y_21' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2329 [2/3] (7.01ns)   --->   "%y_22 = fmul i32 %tmp_44, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2329 'fmul' 'y_22' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2330 [2/3] (7.01ns)   --->   "%y_23 = fmul i32 %tmp_46, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2330 'fmul' 'y_23' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2331 [3/3] (7.01ns)   --->   "%y_25 = fmul i32 %tmp_50, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2331 'fmul' 'y_25' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2332 [3/3] (7.01ns)   --->   "%y_26 = fmul i32 %tmp_52, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2332 'fmul' 'y_26' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 2333 [1/1] (0.00ns)   --->   "%sext_ln1207_6 = sext i6 %add_ln1205_2" [activation_accelerator.cpp:1207]   --->   Operation 2333 'sext' 'sext_ln1207_6' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_20 : Operation 2334 [1/1] (0.00ns)   --->   "%zext_ln1207_24 = zext i8 %sext_ln1207_6" [activation_accelerator.cpp:1207]   --->   Operation 2334 'zext' 'zext_ln1207_24' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_20 : Operation 2335 [1/1] (4.01ns)   --->   "%tmp_39 = call i16 @round_float32_to_bf16_ieee, i32 %y_19" [activation_accelerator.cpp:1208]   --->   Operation 2335 'call' 'tmp_39' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2336 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_24" [activation_accelerator.cpp:1208]   --->   Operation 2336 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_20 : Operation 2337 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_39, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20" [activation_accelerator.cpp:1208]   --->   Operation 2337 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_20 : Operation 2338 [1/1] (0.00ns)   --->   "%zext_ln1207_26 = zext i9 %add_ln1205_14" [activation_accelerator.cpp:1207]   --->   Operation 2338 'zext' 'zext_ln1207_26' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_20 : Operation 2339 [1/1] (4.01ns)   --->   "%tmp_43 = call i16 @round_float32_to_bf16_ieee, i32 %y_21" [activation_accelerator.cpp:1208]   --->   Operation 2339 'call' 'tmp_43' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2340 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_26" [activation_accelerator.cpp:1208]   --->   Operation 2340 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_20 : Operation 2341 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_43, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22" [activation_accelerator.cpp:1208]   --->   Operation 2341 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_20 : Operation 2342 [1/3] (7.01ns)   --->   "%y_22 = fmul i32 %tmp_44, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2342 'fmul' 'y_22' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2343 [1/3] (7.01ns)   --->   "%y_23 = fmul i32 %tmp_46, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2343 'fmul' 'y_23' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2344 [2/3] (7.01ns)   --->   "%y_25 = fmul i32 %tmp_50, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2344 'fmul' 'y_25' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2345 [2/3] (7.01ns)   --->   "%y_26 = fmul i32 %tmp_52, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2345 'fmul' 'y_26' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2346 [3/3] (7.01ns)   --->   "%y_27 = fmul i32 %tmp_54, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2346 'fmul' 'y_27' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2347 [3/3] (7.01ns)   --->   "%y_29 = fmul i32 %tmp_58, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2347 'fmul' 'y_29' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 2348 [1/1] (0.00ns)   --->   "%zext_ln1207_28 = zext i9 %add_ln1205_15" [activation_accelerator.cpp:1207]   --->   Operation 2348 'zext' 'zext_ln1207_28' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_21 : Operation 2349 [1/1] (4.01ns)   --->   "%tmp_45 = call i16 @round_float32_to_bf16_ieee, i32 %y_22" [activation_accelerator.cpp:1208]   --->   Operation 2349 'call' 'tmp_45' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 2350 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_28" [activation_accelerator.cpp:1208]   --->   Operation 2350 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_21 : Operation 2351 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_45, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23" [activation_accelerator.cpp:1208]   --->   Operation 2351 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_21 : Operation 2352 [1/1] (0.00ns)   --->   "%zext_ln1207_30 = zext i9 %add_ln1205_16" [activation_accelerator.cpp:1207]   --->   Operation 2352 'zext' 'zext_ln1207_30' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_21 : Operation 2353 [1/1] (4.01ns)   --->   "%tmp_47 = call i16 @round_float32_to_bf16_ieee, i32 %y_23" [activation_accelerator.cpp:1208]   --->   Operation 2353 'call' 'tmp_47' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 2354 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_30" [activation_accelerator.cpp:1208]   --->   Operation 2354 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_21 : Operation 2355 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_47, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24" [activation_accelerator.cpp:1208]   --->   Operation 2355 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_21 : Operation 2356 [1/3] (7.01ns)   --->   "%y_25 = fmul i32 %tmp_50, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2356 'fmul' 'y_25' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2357 [1/3] (7.01ns)   --->   "%y_26 = fmul i32 %tmp_52, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2357 'fmul' 'y_26' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2358 [2/3] (7.01ns)   --->   "%y_27 = fmul i32 %tmp_54, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2358 'fmul' 'y_27' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2359 [2/3] (7.01ns)   --->   "%y_29 = fmul i32 %tmp_58, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2359 'fmul' 'y_29' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2360 [3/3] (7.01ns)   --->   "%y_30 = fmul i32 %tmp_60, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2360 'fmul' 'y_30' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2361 [3/3] (7.01ns)   --->   "%y_31 = fmul i32 %tmp_62, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2361 'fmul' 'y_31' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 2362 [1/1] (0.00ns)   --->   "%zext_ln1207_33 = zext i9 %add_ln1205_17" [activation_accelerator.cpp:1207]   --->   Operation 2362 'zext' 'zext_ln1207_33' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_22 : Operation 2363 [1/1] (4.01ns)   --->   "%tmp_51 = call i16 @round_float32_to_bf16_ieee, i32 %y_25" [activation_accelerator.cpp:1208]   --->   Operation 2363 'call' 'tmp_51' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 2364 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_33" [activation_accelerator.cpp:1208]   --->   Operation 2364 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_22 : Operation 2365 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_51, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26" [activation_accelerator.cpp:1208]   --->   Operation 2365 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_22 : Operation 2366 [1/1] (0.00ns)   --->   "%zext_ln1207_35 = zext i9 %add_ln1205_18" [activation_accelerator.cpp:1207]   --->   Operation 2366 'zext' 'zext_ln1207_35' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_22 : Operation 2367 [1/1] (4.01ns)   --->   "%tmp_53 = call i16 @round_float32_to_bf16_ieee, i32 %y_26" [activation_accelerator.cpp:1208]   --->   Operation 2367 'call' 'tmp_53' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 2368 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_35" [activation_accelerator.cpp:1208]   --->   Operation 2368 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_22 : Operation 2369 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_53, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27" [activation_accelerator.cpp:1208]   --->   Operation 2369 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_22 : Operation 2370 [1/3] (7.01ns)   --->   "%y_27 = fmul i32 %tmp_54, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2370 'fmul' 'y_27' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2371 [1/3] (7.01ns)   --->   "%y_29 = fmul i32 %tmp_58, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2371 'fmul' 'y_29' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2372 [2/3] (7.01ns)   --->   "%y_30 = fmul i32 %tmp_60, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2372 'fmul' 'y_30' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2373 [2/3] (7.01ns)   --->   "%y_31 = fmul i32 %tmp_62, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2373 'fmul' 'y_31' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2374 [3/3] (7.01ns)   --->   "%y_33 = fmul i32 %tmp_66, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2374 'fmul' 'y_33' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2375 [3/3] (7.01ns)   --->   "%y_34 = fmul i32 %tmp_68, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2375 'fmul' 'y_34' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 2376 [1/1] (0.00ns)   --->   "%zext_ln1207_37 = zext i9 %add_ln1205_19" [activation_accelerator.cpp:1207]   --->   Operation 2376 'zext' 'zext_ln1207_37' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_23 : Operation 2377 [1/1] (4.01ns)   --->   "%tmp_55 = call i16 @round_float32_to_bf16_ieee, i32 %y_27" [activation_accelerator.cpp:1208]   --->   Operation 2377 'call' 'tmp_55' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 2378 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_37" [activation_accelerator.cpp:1208]   --->   Operation 2378 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_23 : Operation 2379 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_55, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28" [activation_accelerator.cpp:1208]   --->   Operation 2379 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_23 : Operation 2380 [1/1] (0.00ns)   --->   "%zext_ln1207_40 = zext i9 %add_ln1205_20" [activation_accelerator.cpp:1207]   --->   Operation 2380 'zext' 'zext_ln1207_40' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_23 : Operation 2381 [1/1] (4.01ns)   --->   "%tmp_59 = call i16 @round_float32_to_bf16_ieee, i32 %y_29" [activation_accelerator.cpp:1208]   --->   Operation 2381 'call' 'tmp_59' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 2382 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_40" [activation_accelerator.cpp:1208]   --->   Operation 2382 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_23 : Operation 2383 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_59, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30" [activation_accelerator.cpp:1208]   --->   Operation 2383 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_23 : Operation 2384 [1/3] (7.01ns)   --->   "%y_30 = fmul i32 %tmp_60, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2384 'fmul' 'y_30' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2385 [1/3] (7.01ns)   --->   "%y_31 = fmul i32 %tmp_62, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2385 'fmul' 'y_31' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2386 [2/3] (7.01ns)   --->   "%y_33 = fmul i32 %tmp_66, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2386 'fmul' 'y_33' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2387 [2/3] (7.01ns)   --->   "%y_34 = fmul i32 %tmp_68, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2387 'fmul' 'y_34' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2388 [3/3] (7.01ns)   --->   "%y_35 = fmul i32 %tmp_70, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2388 'fmul' 'y_35' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2389 [3/3] (7.01ns)   --->   "%y_37 = fmul i32 %tmp_74, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2389 'fmul' 'y_37' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln1207_42 = zext i9 %add_ln1205_21" [activation_accelerator.cpp:1207]   --->   Operation 2390 'zext' 'zext_ln1207_42' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_24 : Operation 2391 [1/1] (4.01ns)   --->   "%tmp_61 = call i16 @round_float32_to_bf16_ieee, i32 %y_30" [activation_accelerator.cpp:1208]   --->   Operation 2391 'call' 'tmp_61' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 2392 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_42" [activation_accelerator.cpp:1208]   --->   Operation 2392 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_24 : Operation 2393 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_61, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31" [activation_accelerator.cpp:1208]   --->   Operation 2393 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_24 : Operation 2394 [1/1] (0.00ns)   --->   "%zext_ln1207_44 = zext i9 %add_ln1205_22" [activation_accelerator.cpp:1207]   --->   Operation 2394 'zext' 'zext_ln1207_44' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_24 : Operation 2395 [1/1] (4.01ns)   --->   "%tmp_63 = call i16 @round_float32_to_bf16_ieee, i32 %y_31" [activation_accelerator.cpp:1208]   --->   Operation 2395 'call' 'tmp_63' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 2396 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_44" [activation_accelerator.cpp:1208]   --->   Operation 2396 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_24 : Operation 2397 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_63, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32" [activation_accelerator.cpp:1208]   --->   Operation 2397 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_24 : Operation 2398 [1/3] (7.01ns)   --->   "%y_33 = fmul i32 %tmp_66, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2398 'fmul' 'y_33' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2399 [1/3] (7.01ns)   --->   "%y_34 = fmul i32 %tmp_68, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2399 'fmul' 'y_34' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2400 [2/3] (7.01ns)   --->   "%y_35 = fmul i32 %tmp_70, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2400 'fmul' 'y_35' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2401 [2/3] (7.01ns)   --->   "%y_37 = fmul i32 %tmp_74, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2401 'fmul' 'y_37' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2402 [3/3] (7.01ns)   --->   "%y_38 = fmul i32 %tmp_76, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2402 'fmul' 'y_38' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2403 [3/3] (7.01ns)   --->   "%y_39 = fmul i32 %tmp_78, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2403 'fmul' 'y_39' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 2404 [1/1] (0.00ns)   --->   "%sext_ln1207_9 = sext i8 %add_ln1205_23" [activation_accelerator.cpp:1207]   --->   Operation 2404 'sext' 'sext_ln1207_9' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_25 : Operation 2405 [1/1] (0.00ns)   --->   "%zext_ln1207_47 = zext i9 %sext_ln1207_9" [activation_accelerator.cpp:1207]   --->   Operation 2405 'zext' 'zext_ln1207_47' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_25 : Operation 2406 [1/1] (4.01ns)   --->   "%tmp_67 = call i16 @round_float32_to_bf16_ieee, i32 %y_33" [activation_accelerator.cpp:1208]   --->   Operation 2406 'call' 'tmp_67' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 2407 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_47" [activation_accelerator.cpp:1208]   --->   Operation 2407 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_25 : Operation 2408 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_67, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34" [activation_accelerator.cpp:1208]   --->   Operation 2408 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_25 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln1207_11 = sext i8 %add_ln1205_24" [activation_accelerator.cpp:1207]   --->   Operation 2409 'sext' 'sext_ln1207_11' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_25 : Operation 2410 [1/1] (0.00ns)   --->   "%zext_ln1207_49 = zext i9 %sext_ln1207_11" [activation_accelerator.cpp:1207]   --->   Operation 2410 'zext' 'zext_ln1207_49' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_25 : Operation 2411 [1/1] (4.01ns)   --->   "%tmp_69 = call i16 @round_float32_to_bf16_ieee, i32 %y_34" [activation_accelerator.cpp:1208]   --->   Operation 2411 'call' 'tmp_69' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 2412 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_49" [activation_accelerator.cpp:1208]   --->   Operation 2412 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_25 : Operation 2413 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_69, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35" [activation_accelerator.cpp:1208]   --->   Operation 2413 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_25 : Operation 2414 [1/3] (7.01ns)   --->   "%y_35 = fmul i32 %tmp_70, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2414 'fmul' 'y_35' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2415 [1/3] (7.01ns)   --->   "%y_37 = fmul i32 %tmp_74, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2415 'fmul' 'y_37' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2416 [2/3] (7.01ns)   --->   "%y_38 = fmul i32 %tmp_76, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2416 'fmul' 'y_38' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2417 [2/3] (7.01ns)   --->   "%y_39 = fmul i32 %tmp_78, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2417 'fmul' 'y_39' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2418 [3/3] (7.01ns)   --->   "%y_41 = fmul i32 %tmp_82, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2418 'fmul' 'y_41' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2419 [3/3] (7.01ns)   --->   "%y_42 = fmul i32 %tmp_84, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2419 'fmul' 'y_42' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 2420 [1/1] (0.00ns)   --->   "%sext_ln1207_13 = sext i8 %add_ln1205_25" [activation_accelerator.cpp:1207]   --->   Operation 2420 'sext' 'sext_ln1207_13' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_26 : Operation 2421 [1/1] (0.00ns)   --->   "%zext_ln1207_51 = zext i9 %sext_ln1207_13" [activation_accelerator.cpp:1207]   --->   Operation 2421 'zext' 'zext_ln1207_51' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_26 : Operation 2422 [1/1] (4.01ns)   --->   "%tmp_71 = call i16 @round_float32_to_bf16_ieee, i32 %y_35" [activation_accelerator.cpp:1208]   --->   Operation 2422 'call' 'tmp_71' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 2423 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_51" [activation_accelerator.cpp:1208]   --->   Operation 2423 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_26 : Operation 2424 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_71, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36" [activation_accelerator.cpp:1208]   --->   Operation 2424 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_26 : Operation 2425 [1/1] (0.00ns)   --->   "%sext_ln1207_16 = sext i8 %add_ln1205_26" [activation_accelerator.cpp:1207]   --->   Operation 2425 'sext' 'sext_ln1207_16' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_26 : Operation 2426 [1/1] (0.00ns)   --->   "%zext_ln1207_54 = zext i9 %sext_ln1207_16" [activation_accelerator.cpp:1207]   --->   Operation 2426 'zext' 'zext_ln1207_54' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_26 : Operation 2427 [1/1] (4.01ns)   --->   "%tmp_75 = call i16 @round_float32_to_bf16_ieee, i32 %y_37" [activation_accelerator.cpp:1208]   --->   Operation 2427 'call' 'tmp_75' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 2428 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_54" [activation_accelerator.cpp:1208]   --->   Operation 2428 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_26 : Operation 2429 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_75, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38" [activation_accelerator.cpp:1208]   --->   Operation 2429 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_26 : Operation 2430 [1/3] (7.01ns)   --->   "%y_38 = fmul i32 %tmp_76, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2430 'fmul' 'y_38' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2431 [1/3] (7.01ns)   --->   "%y_39 = fmul i32 %tmp_78, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2431 'fmul' 'y_39' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2432 [2/3] (7.01ns)   --->   "%y_41 = fmul i32 %tmp_82, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2432 'fmul' 'y_41' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2433 [2/3] (7.01ns)   --->   "%y_42 = fmul i32 %tmp_84, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2433 'fmul' 'y_42' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2434 [3/3] (7.01ns)   --->   "%y_43 = fmul i32 %tmp_86, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2434 'fmul' 'y_43' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2435 [3/3] (7.01ns)   --->   "%y_45 = fmul i32 %tmp_90, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2435 'fmul' 'y_45' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 2436 [1/1] (0.00ns)   --->   "%sext_ln1207_18 = sext i7 %add_ln1205_4" [activation_accelerator.cpp:1207]   --->   Operation 2436 'sext' 'sext_ln1207_18' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_27 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln1207_56 = zext i9 %sext_ln1207_18" [activation_accelerator.cpp:1207]   --->   Operation 2437 'zext' 'zext_ln1207_56' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_27 : Operation 2438 [1/1] (4.01ns)   --->   "%tmp_77 = call i16 @round_float32_to_bf16_ieee, i32 %y_38" [activation_accelerator.cpp:1208]   --->   Operation 2438 'call' 'tmp_77' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 2439 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_56" [activation_accelerator.cpp:1208]   --->   Operation 2439 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_27 : Operation 2440 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_77, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39" [activation_accelerator.cpp:1208]   --->   Operation 2440 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_27 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln1207_19 = sext i7 %add_ln1205_5" [activation_accelerator.cpp:1207]   --->   Operation 2441 'sext' 'sext_ln1207_19' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_27 : Operation 2442 [1/1] (0.00ns)   --->   "%zext_ln1207_57 = zext i9 %sext_ln1207_19" [activation_accelerator.cpp:1207]   --->   Operation 2442 'zext' 'zext_ln1207_57' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_27 : Operation 2443 [1/1] (4.01ns)   --->   "%tmp_79 = call i16 @round_float32_to_bf16_ieee, i32 %y_39" [activation_accelerator.cpp:1208]   --->   Operation 2443 'call' 'tmp_79' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 2444 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_57" [activation_accelerator.cpp:1208]   --->   Operation 2444 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_27 : Operation 2445 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_79, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_40" [activation_accelerator.cpp:1208]   --->   Operation 2445 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_27 : Operation 2446 [1/3] (7.01ns)   --->   "%y_41 = fmul i32 %tmp_82, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2446 'fmul' 'y_41' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2447 [1/3] (7.01ns)   --->   "%y_42 = fmul i32 %tmp_84, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2447 'fmul' 'y_42' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2448 [2/3] (7.01ns)   --->   "%y_43 = fmul i32 %tmp_86, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2448 'fmul' 'y_43' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2449 [2/3] (7.01ns)   --->   "%y_45 = fmul i32 %tmp_90, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2449 'fmul' 'y_45' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2450 [3/3] (7.01ns)   --->   "%y_46 = fmul i32 %tmp_92, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2450 'fmul' 'y_46' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2451 [3/3] (7.01ns)   --->   "%y_47 = fmul i32 %tmp_94, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2451 'fmul' 'y_47' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln1207_21 = sext i6 %add_ln1205_6" [activation_accelerator.cpp:1207]   --->   Operation 2452 'sext' 'sext_ln1207_21' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_28 : Operation 2453 [1/1] (0.00ns)   --->   "%zext_ln1207_59 = zext i9 %sext_ln1207_21" [activation_accelerator.cpp:1207]   --->   Operation 2453 'zext' 'zext_ln1207_59' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_28 : Operation 2454 [1/1] (4.01ns)   --->   "%tmp_83 = call i16 @round_float32_to_bf16_ieee, i32 %y_41" [activation_accelerator.cpp:1208]   --->   Operation 2454 'call' 'tmp_83' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 2455 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_59" [activation_accelerator.cpp:1208]   --->   Operation 2455 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_28 : Operation 2456 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_83, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_42" [activation_accelerator.cpp:1208]   --->   Operation 2456 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_28 : Operation 2457 [1/1] (0.00ns)   --->   "%zext_ln1207_60 = zext i10 %add_ln1205_27" [activation_accelerator.cpp:1207]   --->   Operation 2457 'zext' 'zext_ln1207_60' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_28 : Operation 2458 [1/1] (4.01ns)   --->   "%tmp_85 = call i16 @round_float32_to_bf16_ieee, i32 %y_42" [activation_accelerator.cpp:1208]   --->   Operation 2458 'call' 'tmp_85' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 2459 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_60" [activation_accelerator.cpp:1208]   --->   Operation 2459 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_28 : Operation 2460 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_85, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_43" [activation_accelerator.cpp:1208]   --->   Operation 2460 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_28 : Operation 2461 [1/3] (7.01ns)   --->   "%y_43 = fmul i32 %tmp_86, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2461 'fmul' 'y_43' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2462 [1/3] (7.01ns)   --->   "%y_45 = fmul i32 %tmp_90, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2462 'fmul' 'y_45' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2463 [2/3] (7.01ns)   --->   "%y_46 = fmul i32 %tmp_92, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2463 'fmul' 'y_46' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2464 [2/3] (7.01ns)   --->   "%y_47 = fmul i32 %tmp_94, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2464 'fmul' 'y_47' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2465 [3/3] (7.01ns)   --->   "%y_49 = fmul i32 %tmp_98, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2465 'fmul' 'y_49' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2466 [3/3] (7.01ns)   --->   "%y_50 = fmul i32 %tmp_100, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2466 'fmul' 'y_50' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln1207_62 = zext i10 %add_ln1205_28" [activation_accelerator.cpp:1207]   --->   Operation 2467 'zext' 'zext_ln1207_62' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_29 : Operation 2468 [1/1] (4.01ns)   --->   "%tmp_87 = call i16 @round_float32_to_bf16_ieee, i32 %y_43" [activation_accelerator.cpp:1208]   --->   Operation 2468 'call' 'tmp_87' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 2469 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_62" [activation_accelerator.cpp:1208]   --->   Operation 2469 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_29 : Operation 2470 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_87, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_44" [activation_accelerator.cpp:1208]   --->   Operation 2470 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_29 : Operation 2471 [1/1] (0.00ns)   --->   "%zext_ln1207_65 = zext i10 %add_ln1205_29" [activation_accelerator.cpp:1207]   --->   Operation 2471 'zext' 'zext_ln1207_65' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_29 : Operation 2472 [1/1] (4.01ns)   --->   "%tmp_91 = call i16 @round_float32_to_bf16_ieee, i32 %y_45" [activation_accelerator.cpp:1208]   --->   Operation 2472 'call' 'tmp_91' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 2473 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_65" [activation_accelerator.cpp:1208]   --->   Operation 2473 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_29 : Operation 2474 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_91, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_46" [activation_accelerator.cpp:1208]   --->   Operation 2474 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_29 : Operation 2475 [1/3] (7.01ns)   --->   "%y_46 = fmul i32 %tmp_92, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2475 'fmul' 'y_46' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2476 [1/3] (7.01ns)   --->   "%y_47 = fmul i32 %tmp_94, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2476 'fmul' 'y_47' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2477 [2/3] (7.01ns)   --->   "%y_49 = fmul i32 %tmp_98, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2477 'fmul' 'y_49' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2478 [2/3] (7.01ns)   --->   "%y_50 = fmul i32 %tmp_100, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2478 'fmul' 'y_50' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2479 [3/3] (7.01ns)   --->   "%y_51 = fmul i32 %tmp_102, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2479 'fmul' 'y_51' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2480 [3/3] (7.01ns)   --->   "%y_53 = fmul i32 %tmp_106, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2480 'fmul' 'y_53' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 2481 [1/1] (0.00ns)   --->   "%zext_ln1207_67 = zext i10 %add_ln1205_30" [activation_accelerator.cpp:1207]   --->   Operation 2481 'zext' 'zext_ln1207_67' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_30 : Operation 2482 [1/1] (4.01ns)   --->   "%tmp_93 = call i16 @round_float32_to_bf16_ieee, i32 %y_46" [activation_accelerator.cpp:1208]   --->   Operation 2482 'call' 'tmp_93' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 2483 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_67" [activation_accelerator.cpp:1208]   --->   Operation 2483 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_30 : Operation 2484 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_93, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_47" [activation_accelerator.cpp:1208]   --->   Operation 2484 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_30 : Operation 2485 [1/1] (0.00ns)   --->   "%zext_ln1207_69 = zext i10 %add_ln1205_31" [activation_accelerator.cpp:1207]   --->   Operation 2485 'zext' 'zext_ln1207_69' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_30 : Operation 2486 [1/1] (4.01ns)   --->   "%tmp_95 = call i16 @round_float32_to_bf16_ieee, i32 %y_47" [activation_accelerator.cpp:1208]   --->   Operation 2486 'call' 'tmp_95' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 2487 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_69" [activation_accelerator.cpp:1208]   --->   Operation 2487 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_30 : Operation 2488 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_95, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_48" [activation_accelerator.cpp:1208]   --->   Operation 2488 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_30 : Operation 2489 [1/3] (7.01ns)   --->   "%y_49 = fmul i32 %tmp_98, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2489 'fmul' 'y_49' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2490 [1/3] (7.01ns)   --->   "%y_50 = fmul i32 %tmp_100, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2490 'fmul' 'y_50' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2491 [2/3] (7.01ns)   --->   "%y_51 = fmul i32 %tmp_102, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2491 'fmul' 'y_51' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2492 [2/3] (7.01ns)   --->   "%y_53 = fmul i32 %tmp_106, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2492 'fmul' 'y_53' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2493 [3/3] (7.01ns)   --->   "%y_54 = fmul i32 %tmp_108, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2493 'fmul' 'y_54' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2494 [3/3] (7.01ns)   --->   "%y_55 = fmul i32 %tmp_110, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2494 'fmul' 'y_55' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 2495 [1/1] (0.00ns)   --->   "%zext_ln1207_72 = zext i10 %add_ln1205_32" [activation_accelerator.cpp:1207]   --->   Operation 2495 'zext' 'zext_ln1207_72' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_31 : Operation 2496 [1/1] (4.01ns)   --->   "%tmp_99 = call i16 @round_float32_to_bf16_ieee, i32 %y_49" [activation_accelerator.cpp:1208]   --->   Operation 2496 'call' 'tmp_99' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 2497 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_50 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_72" [activation_accelerator.cpp:1208]   --->   Operation 2497 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_50' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_31 : Operation 2498 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_99, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_50" [activation_accelerator.cpp:1208]   --->   Operation 2498 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_31 : Operation 2499 [1/1] (0.00ns)   --->   "%zext_ln1207_74 = zext i10 %add_ln1205_33" [activation_accelerator.cpp:1207]   --->   Operation 2499 'zext' 'zext_ln1207_74' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_31 : Operation 2500 [1/1] (4.01ns)   --->   "%tmp_101 = call i16 @round_float32_to_bf16_ieee, i32 %y_50" [activation_accelerator.cpp:1208]   --->   Operation 2500 'call' 'tmp_101' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 2501 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_51 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_74" [activation_accelerator.cpp:1208]   --->   Operation 2501 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_51' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_31 : Operation 2502 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_101, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_51" [activation_accelerator.cpp:1208]   --->   Operation 2502 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_31 : Operation 2503 [1/3] (7.01ns)   --->   "%y_51 = fmul i32 %tmp_102, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2503 'fmul' 'y_51' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2504 [1/3] (7.01ns)   --->   "%y_53 = fmul i32 %tmp_106, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2504 'fmul' 'y_53' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2505 [2/3] (7.01ns)   --->   "%y_54 = fmul i32 %tmp_108, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2505 'fmul' 'y_54' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2506 [2/3] (7.01ns)   --->   "%y_55 = fmul i32 %tmp_110, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2506 'fmul' 'y_55' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2507 [3/3] (7.01ns)   --->   "%y_57 = fmul i32 %tmp_114, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2507 'fmul' 'y_57' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2508 [3/3] (7.01ns)   --->   "%y_58 = fmul i32 %tmp_116, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2508 'fmul' 'y_58' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 2509 [1/1] (0.00ns)   --->   "%zext_ln1207_76 = zext i10 %add_ln1205_34" [activation_accelerator.cpp:1207]   --->   Operation 2509 'zext' 'zext_ln1207_76' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_32 : Operation 2510 [1/1] (4.01ns)   --->   "%tmp_103 = call i16 @round_float32_to_bf16_ieee, i32 %y_51" [activation_accelerator.cpp:1208]   --->   Operation 2510 'call' 'tmp_103' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 2511 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_52 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_76" [activation_accelerator.cpp:1208]   --->   Operation 2511 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_52' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_32 : Operation 2512 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_103, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_52" [activation_accelerator.cpp:1208]   --->   Operation 2512 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_32 : Operation 2513 [1/1] (0.00ns)   --->   "%zext_ln1207_79 = zext i10 %add_ln1205_35" [activation_accelerator.cpp:1207]   --->   Operation 2513 'zext' 'zext_ln1207_79' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_32 : Operation 2514 [1/1] (4.01ns)   --->   "%tmp_107 = call i16 @round_float32_to_bf16_ieee, i32 %y_53" [activation_accelerator.cpp:1208]   --->   Operation 2514 'call' 'tmp_107' <Predicate = (!icmp_ln1200)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 2515 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_54 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_79" [activation_accelerator.cpp:1208]   --->   Operation 2515 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_54' <Predicate = (!icmp_ln1200)> <Delay = 0.00>
ST_32 : Operation 2516 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_107, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_54" [activation_accelerator.cpp:1208]   --->   Operation 2516 'store' 'store_ln1208' <Predicate = (!icmp_ln1200)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_32 : Operation 2517 [1/3] (7.01ns)   --->   "%y_54 = fmul i32 %tmp_108, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2517 'fmul' 'y_54' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2518 [1/3] (7.01ns)   --->   "%y_55 = fmul i32 %tmp_110, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2518 'fmul' 'y_55' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2519 [2/3] (7.01ns)   --->   "%y_57 = fmul i32 %tmp_114, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2519 'fmul' 'y_57' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2520 [2/3] (7.01ns)   --->   "%y_58 = fmul i32 %tmp_116, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2520 'fmul' 'y_58' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2521 [3/3] (7.01ns)   --->   "%y_59 = fmul i32 %tmp_118, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2521 'fmul' 'y_59' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2522 [3/3] (7.01ns)   --->   "%y_61 = fmul i32 %tmp_122, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2522 'fmul' 'y_61' <Predicate = (!icmp_ln1200)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 2523 [1/1] (0.00ns)   --->   "%zext_ln1207_81 = zext i10 %add_ln1205_36" [activation_accelerator.cpp:1207]   --->   Operation 2523 'zext' 'zext_ln1207_81' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2524 [1/1] (4.01ns)   --->   "%tmp_109 = call i16 @round_float32_to_bf16_ieee, i32 %y_54" [activation_accelerator.cpp:1208]   --->   Operation 2524 'call' 'tmp_109' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 2525 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_55 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_81" [activation_accelerator.cpp:1208]   --->   Operation 2525 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_55' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2526 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_109, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_55" [activation_accelerator.cpp:1208]   --->   Operation 2526 'store' 'store_ln1208' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_33 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln1207_83 = zext i10 %add_ln1205_37" [activation_accelerator.cpp:1207]   --->   Operation 2527 'zext' 'zext_ln1207_83' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2528 [1/1] (4.01ns)   --->   "%tmp_111 = call i16 @round_float32_to_bf16_ieee, i32 %y_55" [activation_accelerator.cpp:1208]   --->   Operation 2528 'call' 'tmp_111' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 2529 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_83" [activation_accelerator.cpp:1208]   --->   Operation 2529 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 2530 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_111, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56" [activation_accelerator.cpp:1208]   --->   Operation 2530 'store' 'store_ln1208' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_33 : Operation 2531 [1/3] (7.01ns)   --->   "%y_57 = fmul i32 %tmp_114, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2531 'fmul' 'y_57' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2532 [1/3] (7.01ns)   --->   "%y_58 = fmul i32 %tmp_116, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2532 'fmul' 'y_58' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2533 [2/3] (7.01ns)   --->   "%y_59 = fmul i32 %tmp_118, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2533 'fmul' 'y_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2534 [2/3] (7.01ns)   --->   "%y_61 = fmul i32 %tmp_122, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2534 'fmul' 'y_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2535 [3/3] (7.01ns)   --->   "%y_62 = fmul i32 %tmp_124, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2535 'fmul' 'y_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2536 [3/3] (7.01ns)   --->   "%y_63 = fmul i32 %tmp_126, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2536 'fmul' 'y_63' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.01>
ST_34 : Operation 2537 [1/1] (0.00ns)   --->   "%zext_ln1207_86 = zext i10 %add_ln1205_38" [activation_accelerator.cpp:1207]   --->   Operation 2537 'zext' 'zext_ln1207_86' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2538 [1/1] (4.01ns)   --->   "%tmp_115 = call i16 @round_float32_to_bf16_ieee, i32 %y_57" [activation_accelerator.cpp:1208]   --->   Operation 2538 'call' 'tmp_115' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 2539 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_86" [activation_accelerator.cpp:1208]   --->   Operation 2539 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2540 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_115, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58" [activation_accelerator.cpp:1208]   --->   Operation 2540 'store' 'store_ln1208' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_34 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln1207_88 = zext i10 %add_ln1205_39" [activation_accelerator.cpp:1207]   --->   Operation 2541 'zext' 'zext_ln1207_88' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2542 [1/1] (4.01ns)   --->   "%tmp_117 = call i16 @round_float32_to_bf16_ieee, i32 %y_58" [activation_accelerator.cpp:1208]   --->   Operation 2542 'call' 'tmp_117' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 2543 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_88" [activation_accelerator.cpp:1208]   --->   Operation 2543 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2544 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_117, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59" [activation_accelerator.cpp:1208]   --->   Operation 2544 'store' 'store_ln1208' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_34 : Operation 2545 [1/3] (7.01ns)   --->   "%y_59 = fmul i32 %tmp_118, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2545 'fmul' 'y_59' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2546 [1/3] (7.01ns)   --->   "%y_61 = fmul i32 %tmp_122, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2546 'fmul' 'y_61' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2547 [2/3] (7.01ns)   --->   "%y_62 = fmul i32 %tmp_124, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2547 'fmul' 'y_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2548 [2/3] (7.01ns)   --->   "%y_63 = fmul i32 %tmp_126, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2548 'fmul' 'y_63' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln1207_90 = zext i10 %add_ln1205_40" [activation_accelerator.cpp:1207]   --->   Operation 2549 'zext' 'zext_ln1207_90' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2550 [1/1] (4.01ns)   --->   "%tmp_119 = call i16 @round_float32_to_bf16_ieee, i32 %y_59" [activation_accelerator.cpp:1208]   --->   Operation 2550 'call' 'tmp_119' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 2551 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_90" [activation_accelerator.cpp:1208]   --->   Operation 2551 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2552 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_119, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60" [activation_accelerator.cpp:1208]   --->   Operation 2552 'store' 'store_ln1208' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_35 : Operation 2553 [1/1] (0.00ns)   --->   "%zext_ln1207_93 = zext i10 %add_ln1205_41" [activation_accelerator.cpp:1207]   --->   Operation 2553 'zext' 'zext_ln1207_93' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2554 [1/1] (4.01ns)   --->   "%tmp_123 = call i16 @round_float32_to_bf16_ieee, i32 %y_61" [activation_accelerator.cpp:1208]   --->   Operation 2554 'call' 'tmp_123' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 2555 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_93" [activation_accelerator.cpp:1208]   --->   Operation 2555 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 2556 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_123, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62" [activation_accelerator.cpp:1208]   --->   Operation 2556 'store' 'store_ln1208' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_35 : Operation 2557 [1/3] (7.01ns)   --->   "%y_62 = fmul i32 %tmp_124, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2557 'fmul' 'y_62' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2558 [1/3] (7.01ns)   --->   "%y_63 = fmul i32 %tmp_126, i32 %inv_sum_read" [activation_accelerator.cpp:1207]   --->   Operation 2558 'fmul' 'y_63' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.25>
ST_36 : Operation 2559 [1/1] (0.00ns)   --->   "%specloopname_ln1203 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [activation_accelerator.cpp:1203]   --->   Operation 2559 'specloopname' 'specloopname_ln1203' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2560 [1/1] (0.00ns)   --->   "%zext_ln1207_95 = zext i10 %add_ln1205_42" [activation_accelerator.cpp:1207]   --->   Operation 2560 'zext' 'zext_ln1207_95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2561 [1/1] (4.01ns)   --->   "%tmp_125 = call i16 @round_float32_to_bf16_ieee, i32 %y_62" [activation_accelerator.cpp:1208]   --->   Operation 2561 'call' 'tmp_125' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 2562 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_95" [activation_accelerator.cpp:1208]   --->   Operation 2562 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2563 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_125, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63" [activation_accelerator.cpp:1208]   --->   Operation 2563 'store' 'store_ln1208' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_36 : Operation 2564 [1/1] (0.00ns)   --->   "%zext_ln1207_97 = zext i10 %add_ln1205_43" [activation_accelerator.cpp:1207]   --->   Operation 2564 'zext' 'zext_ln1207_97' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2565 [1/1] (4.01ns)   --->   "%tmp_127 = call i16 @round_float32_to_bf16_ieee, i32 %y_63" [activation_accelerator.cpp:1208]   --->   Operation 2565 'call' 'tmp_127' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 2566 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1207_97" [activation_accelerator.cpp:1208]   --->   Operation 2566 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2567 [1/1] (1.23ns)   --->   "%store_ln1208 = store i16 %tmp_127, i10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_64" [activation_accelerator.cpp:1208]   --->   Operation 2567 'store' 'store_ln1208' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 768> <RAM>
ST_36 : Operation 2568 [1/1] (0.00ns)   --->   "%br_ln1200 = br void %if.end13.i.63" [activation_accelerator.cpp:1200]   --->   Operation 2568 'br' 'br_ln1200' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.01ns
The critical path consists of the following:
	'alloca' operation ('idx') [295]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:1200) on local variable 'idx' [528]  (0 ns)
	'add' operation ('add_ln1205_3', activation_accelerator.cpp:1205) [577]  (0.773 ns)
	'getelementptr' operation ('exp_x_addr', activation_accelerator.cpp:1207) [581]  (0 ns)
	'load' operation ('exp_x_load_4', activation_accelerator.cpp:1207) on array 'exp_x' [593]  (1.24 ns)

 <State 2>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [565]  (7.02 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [565]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [565]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [544]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [544]  (7.02 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [544]  (7.02 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [558]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [888]  (7.02 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1096]  (7.02 ns)

 <State 11>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1309]  (7.02 ns)

 <State 12>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1526]  (7.02 ns)

 <State 13>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [606]  (7.02 ns)

 <State 14>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [606]  (7.02 ns)

 <State 15>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [606]  (7.02 ns)

 <State 16>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [774]  (7.02 ns)

 <State 17>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [847]  (7.02 ns)

 <State 18>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [920]  (7.02 ns)

 <State 19>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [983]  (7.02 ns)

 <State 20>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1056]  (7.02 ns)

 <State 21>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1129]  (7.02 ns)

 <State 22>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1195]  (7.02 ns)

 <State 23>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1268]  (7.02 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1344]  (7.02 ns)

 <State 25>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1414]  (7.02 ns)

 <State 26>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1488]  (7.02 ns)

 <State 27>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1557]  (7.02 ns)

 <State 28>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1623]  (7.02 ns)

 <State 29>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1696]  (7.02 ns)

 <State 30>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1769]  (7.02 ns)

 <State 31>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1835]  (7.02 ns)

 <State 32>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1908]  (7.02 ns)

 <State 33>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [1981]  (7.02 ns)

 <State 34>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [2047]  (7.02 ns)

 <State 35>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('y', activation_accelerator.cpp:1207) [2120]  (7.02 ns)

 <State 36>: 5.25ns
The critical path consists of the following:
	'call' operation ('tmp_125', activation_accelerator.cpp:1208) to 'round_float32_to_bf16_ieee' [2121]  (4.02 ns)
	'store' operation ('store_ln1208', activation_accelerator.cpp:1208) of variable 'tmp_125', activation_accelerator.cpp:1208 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i' [2123]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
