#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 25 15:40:51 2020
# Process ID: 13100
# Current directory: D:/malho/Project2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29520 D:\malho\Project2\project_2\project_2.xpr
# Log file: D:/malho/Project2/project_2/vivado.log
# Journal file: D:/malho/Project2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/malho/Project2/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 792.027 ; gain = 122.121
update_compile_order -fileset sources_1
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1184.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1840.820 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1840.820 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1840.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1957.625 ; gain = 907.125
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj MIPS_Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD10
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD100
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD101
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD102
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD103
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD104
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD105
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD106
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD107
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD108
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD109
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD11
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD110
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD111
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD112
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD113
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD114
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD115
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD116
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD117
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD118
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD119
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD12
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD120
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD121
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD122
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD123
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD124
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD125
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD126
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD127
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD13
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD14
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD30
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD31
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD32
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD33
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD34
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD35
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD36
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD37
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD38
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD39
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD40
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD41
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD42
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD43
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD44
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD45
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD46
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD47
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD48
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD49
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD50
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD51
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD52
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD53
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD54
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD55
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD56
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD57
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD58
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD59
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD60
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD61
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD62
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD63
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD64
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD65
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD66
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD67
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD68
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD69
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD70
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD71
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD72
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD73
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD74
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD75
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD76
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD77
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD78
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD79
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD80
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD81
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD82
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD83
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD84
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD85
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD86
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD87
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD88
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD89
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD9
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD90
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD91
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD92
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD93
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD94
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD95
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD96
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD97
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD98
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD99
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module ExecuteStage
INFO: [VRFC 10-311] analyzing module InstrucDecode
INFO: [VRFC 10-311] analyzing module InstrucFetch
INFO: [VRFC 10-311] analyzing module InstrucMemory
INFO: [VRFC 10-311] analyzing module MIPS_Processor
INFO: [VRFC 10-311] analyzing module MemoryStage
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module Mux__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module RegisterModule
INFO: [VRFC 10-311] analyzing module RegisterModule_0
INFO: [VRFC 10-311] analyzing module RegisterModule_1
INFO: [VRFC 10-311] analyzing module RegisterModule_10
INFO: [VRFC 10-311] analyzing module RegisterModule_11
INFO: [VRFC 10-311] analyzing module RegisterModule_12
INFO: [VRFC 10-311] analyzing module RegisterModule_13
INFO: [VRFC 10-311] analyzing module RegisterModule_2
INFO: [VRFC 10-311] analyzing module RegisterModule_3
INFO: [VRFC 10-311] analyzing module RegisterModule_4
INFO: [VRFC 10-311] analyzing module RegisterModule_5
INFO: [VRFC 10-311] analyzing module RegisterModule_6
INFO: [VRFC 10-311] analyzing module RegisterModule_7
INFO: [VRFC 10-311] analyzing module RegisterModule_8
INFO: [VRFC 10-311] analyzing module RegisterModule_9
INFO: [VRFC 10-311] analyzing module SevenSegController
INFO: [VRFC 10-311] analyzing module WriteBackStage
INFO: [VRFC 10-311] analyzing module alu4
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0__clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj MIPS_Processor_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1975.824 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
"xelab -wto 496fe5778e4d4c1e9d79dabd2e6ff3c6 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MIPS_Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MIPS_Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 496fe5778e4d4c1e9d79dabd2e6ff3c6 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MIPS_Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MIPS_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "MIPS_Processor_tb_time_impl.sdf", for root module "MIPS_Processor_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "MIPS_Processor_tb_time_impl.sdf", for root module "MIPS_Processor_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.ControlUnit
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterModule
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.RegisterModule_0
Compiling module xil_defaultlib.RegisterModule_1
Compiling module xil_defaultlib.RegisterModule_2
Compiling module xil_defaultlib.RegisterModule_3
Compiling module xil_defaultlib.RegisterModule_4
Compiling module xil_defaultlib.RegisterModule_5
Compiling module xil_defaultlib.RegisterModule_6
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.RegisterModule_7
Compiling module xil_defaultlib.RegisterModule_8
Compiling module xil_defaultlib.RegisterModule_9
Compiling module xil_defaultlib.RegisterModule_10
Compiling module xil_defaultlib.RegisterModule_11
Compiling module xil_defaultlib.RegisterModule_12
Compiling module xil_defaultlib.RegisterModule_13
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.InstrucDecode
Compiling module xil_defaultlib.alu4
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Mux__parameterized1
Compiling module xil_defaultlib.ExecuteStage
Compiling module xil_defaultlib.InstrucMemory
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.InstrucFetch
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD1
Compiling module xil_defaultlib.RAM256X1S_HD2
Compiling module xil_defaultlib.RAM256X1S_HD3
Compiling module xil_defaultlib.RAM256X1S_HD4
Compiling module xil_defaultlib.RAM256X1S_HD5
Compiling module xil_defaultlib.RAM256X1S_HD6
Compiling module xil_defaultlib.RAM256X1S_HD7
Compiling module xil_defaultlib.RAM256X1S_HD8
Compiling module xil_defaultlib.RAM256X1S_HD9
Compiling module xil_defaultlib.RAM256X1S_HD10
Compiling module xil_defaultlib.RAM256X1S_HD11
Compiling module xil_defaultlib.RAM256X1S_HD12
Compiling module xil_defaultlib.RAM256X1S_HD13
Compiling module xil_defaultlib.RAM256X1S_HD14
Compiling module xil_defaultlib.RAM256X1S_HD15
Compiling module xil_defaultlib.RAM256X1S_HD16
Compiling module xil_defaultlib.RAM256X1S_HD17
Compiling module xil_defaultlib.RAM256X1S_HD18
Compiling module xil_defaultlib.RAM256X1S_HD19
Compiling module xil_defaultlib.RAM256X1S_HD20
Compiling module xil_defaultlib.RAM256X1S_HD21
Compiling module xil_defaultlib.RAM256X1S_HD22
Compiling module xil_defaultlib.RAM256X1S_HD23
Compiling module xil_defaultlib.RAM256X1S_HD24
Compiling module xil_defaultlib.RAM256X1S_HD25
Compiling module xil_defaultlib.RAM256X1S_HD26
Compiling module xil_defaultlib.RAM256X1S_HD27
Compiling module xil_defaultlib.RAM256X1S_HD28
Compiling module xil_defaultlib.RAM256X1S_HD29
Compiling module xil_defaultlib.RAM256X1S_HD30
Compiling module xil_defaultlib.RAM256X1S_HD31
Compiling module xil_defaultlib.RAM256X1S_HD32
Compiling module xil_defaultlib.RAM256X1S_HD33
Compiling module xil_defaultlib.RAM256X1S_HD34
Compiling module xil_defaultlib.RAM256X1S_HD35
Compiling module xil_defaultlib.RAM256X1S_HD36
Compiling module xil_defaultlib.RAM256X1S_HD37
Compiling module xil_defaultlib.RAM256X1S_HD38
Compiling module xil_defaultlib.RAM256X1S_HD39
Compiling module xil_defaultlib.RAM256X1S_HD40
Compiling module xil_defaultlib.RAM256X1S_HD41
Compiling module xil_defaultlib.RAM256X1S_HD42
Compiling module xil_defaultlib.RAM256X1S_HD43
Compiling module xil_defaultlib.RAM256X1S_HD44
Compiling module xil_defaultlib.RAM256X1S_HD45
Compiling module xil_defaultlib.RAM256X1S_HD46
Compiling module xil_defaultlib.RAM256X1S_HD47
Compiling module xil_defaultlib.RAM256X1S_HD48
Compiling module xil_defaultlib.RAM256X1S_HD49
Compiling module xil_defaultlib.RAM256X1S_HD50
Compiling module xil_defaultlib.RAM256X1S_HD51
Compiling module xil_defaultlib.RAM256X1S_HD52
Compiling module xil_defaultlib.RAM256X1S_HD53
Compiling module xil_defaultlib.RAM256X1S_HD54
Compiling module xil_defaultlib.RAM256X1S_HD55
Compiling module xil_defaultlib.RAM256X1S_HD56
Compiling module xil_defaultlib.RAM256X1S_HD57
Compiling module xil_defaultlib.RAM256X1S_HD58
Compiling module xil_defaultlib.RAM256X1S_HD59
Compiling module xil_defaultlib.RAM256X1S_HD60
Compiling module xil_defaultlib.RAM256X1S_HD61
Compiling module xil_defaultlib.RAM256X1S_HD62
Compiling module xil_defaultlib.RAM256X1S_HD63
Compiling module xil_defaultlib.RAM256X1S_HD64
Compiling module xil_defaultlib.RAM256X1S_HD65
Compiling module xil_defaultlib.RAM256X1S_HD66
Compiling module xil_defaultlib.RAM256X1S_HD67
Compiling module xil_defaultlib.RAM256X1S_HD68
Compiling module xil_defaultlib.RAM256X1S_HD69
Compiling module xil_defaultlib.RAM256X1S_HD70
Compiling module xil_defaultlib.RAM256X1S_HD71
Compiling module xil_defaultlib.RAM256X1S_HD72
Compiling module xil_defaultlib.RAM256X1S_HD73
Compiling module xil_defaultlib.RAM256X1S_HD74
Compiling module xil_defaultlib.RAM256X1S_HD75
Compiling module xil_defaultlib.RAM256X1S_HD76
Compiling module xil_defaultlib.RAM256X1S_HD77
Compiling module xil_defaultlib.RAM256X1S_HD78
Compiling module xil_defaultlib.RAM256X1S_HD79
Compiling module xil_defaultlib.RAM256X1S_HD80
Compiling module xil_defaultlib.RAM256X1S_HD81
Compiling module xil_defaultlib.RAM256X1S_HD82
Compiling module xil_defaultlib.RAM256X1S_HD83
Compiling module xil_defaultlib.RAM256X1S_HD84
Compiling module xil_defaultlib.RAM256X1S_HD85
Compiling module xil_defaultlib.RAM256X1S_HD86
Compiling module xil_defaultlib.RAM256X1S_HD87
Compiling module xil_defaultlib.RAM256X1S_HD88
Compiling module xil_defaultlib.RAM256X1S_HD89
Compiling module xil_defaultlib.RAM256X1S_HD90
Compiling module xil_defaultlib.RAM256X1S_HD91
Compiling module xil_defaultlib.RAM256X1S_HD92
Compiling module xil_defaultlib.RAM256X1S_HD93
Compiling module xil_defaultlib.RAM256X1S_HD94
Compiling module xil_defaultlib.RAM256X1S_HD95
Compiling module xil_defaultlib.RAM256X1S_HD96
Compiling module xil_defaultlib.RAM256X1S_HD97
Compiling module xil_defaultlib.RAM256X1S_HD98
Compiling module xil_defaultlib.RAM256X1S_HD99
Compiling module xil_defaultlib.RAM256X1S_HD100
Compiling module xil_defaultlib.RAM256X1S_HD101
Compiling module xil_defaultlib.RAM256X1S_HD102
Compiling module xil_defaultlib.RAM256X1S_HD103
Compiling module xil_defaultlib.RAM256X1S_HD104
Compiling module xil_defaultlib.RAM256X1S_HD105
Compiling module xil_defaultlib.RAM256X1S_HD106
Compiling module xil_defaultlib.RAM256X1S_HD107
Compiling module xil_defaultlib.RAM256X1S_HD108
Compiling module xil_defaultlib.RAM256X1S_HD109
Compiling module xil_defaultlib.RAM256X1S_HD110
Compiling module xil_defaultlib.RAM256X1S_HD111
Compiling module xil_defaultlib.RAM256X1S_HD112
Compiling module xil_defaultlib.RAM256X1S_HD113
Compiling module xil_defaultlib.RAM256X1S_HD114
Compiling module xil_defaultlib.RAM256X1S_HD115
Compiling module xil_defaultlib.RAM256X1S_HD116
Compiling module xil_defaultlib.RAM256X1S_HD117
Compiling module xil_defaultlib.RAM256X1S_HD118
Compiling module xil_defaultlib.RAM256X1S_HD119
Compiling module xil_defaultlib.RAM256X1S_HD120
Compiling module xil_defaultlib.RAM256X1S_HD121
Compiling module xil_defaultlib.RAM256X1S_HD122
Compiling module xil_defaultlib.RAM256X1S_HD123
Compiling module xil_defaultlib.RAM256X1S_HD124
Compiling module xil_defaultlib.RAM256X1S_HD125
Compiling module xil_defaultlib.RAM256X1S_HD126
Compiling module xil_defaultlib.RAM256X1S_HD127
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SevenSegController
Compiling module xil_defaultlib.MemoryStage
Compiling module xil_defaultlib.WriteBackStage
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0__clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.MIPS_Processor
Compiling architecture bench of entity xil_defaultlib.mips_processor_tb
Built simulation snapshot MIPS_Processor_tb_time_impl

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/xsim.dir/MIPS_Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/xsim.dir/MIPS_Processor_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 25 15:42:39 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 25 15:42:39 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1975.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:MIPS_Processor_tb} -tclbatch {MIPS_Processor_tb.tcl} -view {D:/malho/Project2/project_2/MIPS_Processor_tb_time_impl.wcfg} -view {D:/malho/Project2/project_2/MIPS_Processor_tb_time_synth.wcfg} -view {D:/malho/Project2/project_2/MIPS_Processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/malho/Project2/project_2/MIPS_Processor_tb_time_impl.wcfg
open_wave_config D:/malho/Project2/project_2/MIPS_Processor_tb_time_synth.wcfg
open_wave_config D:/malho/Project2/project_2/MIPS_Processor_tb_behav.wcfg
source MIPS_Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1975.824 ; gain = 925.324
run all
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/malho/Project2/project_2/project_2.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/malho/Project2/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Apr 25 15:45:46 2020] Launched synth_1...
Run output will be captured here: D:/malho/Project2/project_2/project_2.runs/synth_1/runme.log
[Sat Apr 25 15:45:46 2020] Launched impl_1...
Run output will be captured here: D:/malho/Project2/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/malho/Project2/project_2/project_2.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/malho/Project2/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Apr 25 15:46:44 2020] Launched synth_1...
Run output will be captured here: D:/malho/Project2/project_2/project_2.runs/synth_1/runme.log
[Sat Apr 25 15:46:44 2020] Launched impl_1...
Run output will be captured here: D:/malho/Project2/project_2/project_2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2087.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 2087.457 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 2087.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2087.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj MIPS_Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD128
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD129
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD130
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD131
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD132
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD133
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD134
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD135
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD136
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD137
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD138
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD139
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD140
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD141
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD142
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD143
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD144
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD145
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD146
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD147
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD148
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD149
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD150
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD151
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD152
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD153
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD154
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD155
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD156
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD157
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD158
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD159
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD160
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD161
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD162
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD163
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD164
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD165
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD166
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD167
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD168
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD169
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD170
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD171
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD172
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD173
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD174
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD175
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD176
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD177
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD178
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD179
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD180
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD181
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD182
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD183
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD184
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD185
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD186
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD187
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD188
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD189
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD190
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD191
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD192
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD193
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD194
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD195
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD196
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD197
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD198
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD199
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD200
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD201
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD202
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD203
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD204
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD205
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD206
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD207
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD208
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD209
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD210
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD211
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD212
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD213
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD214
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD215
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD216
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD217
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD218
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD219
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD220
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD221
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD222
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD223
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD224
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD225
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD226
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD227
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD228
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD229
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD230
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD231
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD232
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD233
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD234
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD235
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD236
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD237
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD238
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD239
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD240
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD241
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD242
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD243
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD244
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD245
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD246
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD247
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD248
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD249
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD250
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD251
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD252
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD253
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD254
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module ExecuteStage
INFO: [VRFC 10-311] analyzing module InstrucDecode
INFO: [VRFC 10-311] analyzing module InstrucFetch
INFO: [VRFC 10-311] analyzing module InstrucMemory
INFO: [VRFC 10-311] analyzing module MIPS_Processor
INFO: [VRFC 10-311] analyzing module MemoryStage
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module Mux__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module RegisterModule
INFO: [VRFC 10-311] analyzing module RegisterModule_0
INFO: [VRFC 10-311] analyzing module RegisterModule_1
INFO: [VRFC 10-311] analyzing module RegisterModule_10
INFO: [VRFC 10-311] analyzing module RegisterModule_11
INFO: [VRFC 10-311] analyzing module RegisterModule_12
INFO: [VRFC 10-311] analyzing module RegisterModule_13
INFO: [VRFC 10-311] analyzing module RegisterModule_2
INFO: [VRFC 10-311] analyzing module RegisterModule_3
INFO: [VRFC 10-311] analyzing module RegisterModule_4
INFO: [VRFC 10-311] analyzing module RegisterModule_5
INFO: [VRFC 10-311] analyzing module RegisterModule_6
INFO: [VRFC 10-311] analyzing module RegisterModule_7
INFO: [VRFC 10-311] analyzing module RegisterModule_8
INFO: [VRFC 10-311] analyzing module RegisterModule_9
INFO: [VRFC 10-311] analyzing module SevenSegController
INFO: [VRFC 10-311] analyzing module WriteBackStage
INFO: [VRFC 10-311] analyzing module alu4
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0__clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj MIPS_Processor_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2087.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
"xelab -wto 496fe5778e4d4c1e9d79dabd2e6ff3c6 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MIPS_Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MIPS_Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 496fe5778e4d4c1e9d79dabd2e6ff3c6 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MIPS_Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MIPS_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "MIPS_Processor_tb_time_impl.sdf", for root module "MIPS_Processor_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "MIPS_Processor_tb_time_impl.sdf", for root module "MIPS_Processor_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.ControlUnit
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterModule
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.RegisterModule_0
Compiling module xil_defaultlib.RegisterModule_1
Compiling module xil_defaultlib.RegisterModule_2
Compiling module xil_defaultlib.RegisterModule_3
Compiling module xil_defaultlib.RegisterModule_4
Compiling module xil_defaultlib.RegisterModule_5
Compiling module xil_defaultlib.RegisterModule_6
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.RegisterModule_7
Compiling module xil_defaultlib.RegisterModule_8
Compiling module xil_defaultlib.RegisterModule_9
Compiling module xil_defaultlib.RegisterModule_10
Compiling module xil_defaultlib.RegisterModule_11
Compiling module xil_defaultlib.RegisterModule_12
Compiling module xil_defaultlib.RegisterModule_13
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.InstrucDecode
Compiling module xil_defaultlib.alu4
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Mux__parameterized1
Compiling module xil_defaultlib.ExecuteStage
Compiling module xil_defaultlib.InstrucMemory
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.InstrucFetch
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD128
Compiling module xil_defaultlib.RAM256X1S_HD129
Compiling module xil_defaultlib.RAM256X1S_HD130
Compiling module xil_defaultlib.RAM256X1S_HD131
Compiling module xil_defaultlib.RAM256X1S_HD132
Compiling module xil_defaultlib.RAM256X1S_HD133
Compiling module xil_defaultlib.RAM256X1S_HD134
Compiling module xil_defaultlib.RAM256X1S_HD135
Compiling module xil_defaultlib.RAM256X1S_HD136
Compiling module xil_defaultlib.RAM256X1S_HD137
Compiling module xil_defaultlib.RAM256X1S_HD138
Compiling module xil_defaultlib.RAM256X1S_HD139
Compiling module xil_defaultlib.RAM256X1S_HD140
Compiling module xil_defaultlib.RAM256X1S_HD141
Compiling module xil_defaultlib.RAM256X1S_HD142
Compiling module xil_defaultlib.RAM256X1S_HD143
Compiling module xil_defaultlib.RAM256X1S_HD144
Compiling module xil_defaultlib.RAM256X1S_HD145
Compiling module xil_defaultlib.RAM256X1S_HD146
Compiling module xil_defaultlib.RAM256X1S_HD147
Compiling module xil_defaultlib.RAM256X1S_HD148
Compiling module xil_defaultlib.RAM256X1S_HD149
Compiling module xil_defaultlib.RAM256X1S_HD150
Compiling module xil_defaultlib.RAM256X1S_HD151
Compiling module xil_defaultlib.RAM256X1S_HD152
Compiling module xil_defaultlib.RAM256X1S_HD153
Compiling module xil_defaultlib.RAM256X1S_HD154
Compiling module xil_defaultlib.RAM256X1S_HD155
Compiling module xil_defaultlib.RAM256X1S_HD156
Compiling module xil_defaultlib.RAM256X1S_HD157
Compiling module xil_defaultlib.RAM256X1S_HD158
Compiling module xil_defaultlib.RAM256X1S_HD159
Compiling module xil_defaultlib.RAM256X1S_HD160
Compiling module xil_defaultlib.RAM256X1S_HD161
Compiling module xil_defaultlib.RAM256X1S_HD162
Compiling module xil_defaultlib.RAM256X1S_HD163
Compiling module xil_defaultlib.RAM256X1S_HD164
Compiling module xil_defaultlib.RAM256X1S_HD165
Compiling module xil_defaultlib.RAM256X1S_HD166
Compiling module xil_defaultlib.RAM256X1S_HD167
Compiling module xil_defaultlib.RAM256X1S_HD168
Compiling module xil_defaultlib.RAM256X1S_HD169
Compiling module xil_defaultlib.RAM256X1S_HD170
Compiling module xil_defaultlib.RAM256X1S_HD171
Compiling module xil_defaultlib.RAM256X1S_HD172
Compiling module xil_defaultlib.RAM256X1S_HD173
Compiling module xil_defaultlib.RAM256X1S_HD174
Compiling module xil_defaultlib.RAM256X1S_HD175
Compiling module xil_defaultlib.RAM256X1S_HD176
Compiling module xil_defaultlib.RAM256X1S_HD177
Compiling module xil_defaultlib.RAM256X1S_HD178
Compiling module xil_defaultlib.RAM256X1S_HD179
Compiling module xil_defaultlib.RAM256X1S_HD180
Compiling module xil_defaultlib.RAM256X1S_HD181
Compiling module xil_defaultlib.RAM256X1S_HD182
Compiling module xil_defaultlib.RAM256X1S_HD183
Compiling module xil_defaultlib.RAM256X1S_HD184
Compiling module xil_defaultlib.RAM256X1S_HD185
Compiling module xil_defaultlib.RAM256X1S_HD186
Compiling module xil_defaultlib.RAM256X1S_HD187
Compiling module xil_defaultlib.RAM256X1S_HD188
Compiling module xil_defaultlib.RAM256X1S_HD189
Compiling module xil_defaultlib.RAM256X1S_HD190
Compiling module xil_defaultlib.RAM256X1S_HD191
Compiling module xil_defaultlib.RAM256X1S_HD192
Compiling module xil_defaultlib.RAM256X1S_HD193
Compiling module xil_defaultlib.RAM256X1S_HD194
Compiling module xil_defaultlib.RAM256X1S_HD195
Compiling module xil_defaultlib.RAM256X1S_HD196
Compiling module xil_defaultlib.RAM256X1S_HD197
Compiling module xil_defaultlib.RAM256X1S_HD198
Compiling module xil_defaultlib.RAM256X1S_HD199
Compiling module xil_defaultlib.RAM256X1S_HD200
Compiling module xil_defaultlib.RAM256X1S_HD201
Compiling module xil_defaultlib.RAM256X1S_HD202
Compiling module xil_defaultlib.RAM256X1S_HD203
Compiling module xil_defaultlib.RAM256X1S_HD204
Compiling module xil_defaultlib.RAM256X1S_HD205
Compiling module xil_defaultlib.RAM256X1S_HD206
Compiling module xil_defaultlib.RAM256X1S_HD207
Compiling module xil_defaultlib.RAM256X1S_HD208
Compiling module xil_defaultlib.RAM256X1S_HD209
Compiling module xil_defaultlib.RAM256X1S_HD210
Compiling module xil_defaultlib.RAM256X1S_HD211
Compiling module xil_defaultlib.RAM256X1S_HD212
Compiling module xil_defaultlib.RAM256X1S_HD213
Compiling module xil_defaultlib.RAM256X1S_HD214
Compiling module xil_defaultlib.RAM256X1S_HD215
Compiling module xil_defaultlib.RAM256X1S_HD216
Compiling module xil_defaultlib.RAM256X1S_HD217
Compiling module xil_defaultlib.RAM256X1S_HD218
Compiling module xil_defaultlib.RAM256X1S_HD219
Compiling module xil_defaultlib.RAM256X1S_HD220
Compiling module xil_defaultlib.RAM256X1S_HD221
Compiling module xil_defaultlib.RAM256X1S_HD222
Compiling module xil_defaultlib.RAM256X1S_HD223
Compiling module xil_defaultlib.RAM256X1S_HD224
Compiling module xil_defaultlib.RAM256X1S_HD225
Compiling module xil_defaultlib.RAM256X1S_HD226
Compiling module xil_defaultlib.RAM256X1S_HD227
Compiling module xil_defaultlib.RAM256X1S_HD228
Compiling module xil_defaultlib.RAM256X1S_HD229
Compiling module xil_defaultlib.RAM256X1S_HD230
Compiling module xil_defaultlib.RAM256X1S_HD231
Compiling module xil_defaultlib.RAM256X1S_HD232
Compiling module xil_defaultlib.RAM256X1S_HD233
Compiling module xil_defaultlib.RAM256X1S_HD234
Compiling module xil_defaultlib.RAM256X1S_HD235
Compiling module xil_defaultlib.RAM256X1S_HD236
Compiling module xil_defaultlib.RAM256X1S_HD237
Compiling module xil_defaultlib.RAM256X1S_HD238
Compiling module xil_defaultlib.RAM256X1S_HD239
Compiling module xil_defaultlib.RAM256X1S_HD240
Compiling module xil_defaultlib.RAM256X1S_HD241
Compiling module xil_defaultlib.RAM256X1S_HD242
Compiling module xil_defaultlib.RAM256X1S_HD243
Compiling module xil_defaultlib.RAM256X1S_HD244
Compiling module xil_defaultlib.RAM256X1S_HD245
Compiling module xil_defaultlib.RAM256X1S_HD246
Compiling module xil_defaultlib.RAM256X1S_HD247
Compiling module xil_defaultlib.RAM256X1S_HD248
Compiling module xil_defaultlib.RAM256X1S_HD249
Compiling module xil_defaultlib.RAM256X1S_HD250
Compiling module xil_defaultlib.RAM256X1S_HD251
Compiling module xil_defaultlib.RAM256X1S_HD252
Compiling module xil_defaultlib.RAM256X1S_HD253
Compiling module xil_defaultlib.RAM256X1S_HD254
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SevenSegController
Compiling module xil_defaultlib.MemoryStage
Compiling module xil_defaultlib.WriteBackStage
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0__clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.MIPS_Processor
Compiling architecture bench of entity xil_defaultlib.mips_processor_tb
Built simulation snapshot MIPS_Processor_tb_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 2087.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:MIPS_Processor_tb} -tclbatch {MIPS_Processor_tb.tcl} -view {D:/malho/Project2/project_2/MIPS_Processor_tb_time_impl.wcfg} -view {D:/malho/Project2/project_2/MIPS_Processor_tb_time_synth.wcfg} -view {D:/malho/Project2/project_2/MIPS_Processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/malho/Project2/project_2/MIPS_Processor_tb_time_impl.wcfg
open_wave_config D:/malho/Project2/project_2/MIPS_Processor_tb_time_synth.wcfg
open_wave_config D:/malho/Project2/project_2/MIPS_Processor_tb_behav.wcfg
source MIPS_Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 2087.457 ; gain = 0.000
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {45} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {22.000} CONFIG.CLKOUT1_JITTER {276.887} CONFIG.CLKOUT1_PHASE_ERROR {296.868}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/malho/Project2/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 3b21192a0b16e8d9; cache size = 1.377 MB.
export_ip_user_files -of_objects [get_files D:/malho/Project2/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/malho/Project2/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/malho/Project2/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -of_objects [get_files D:/malho/Project2/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/malho/Project2/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/malho/Project2/project_2/project_2.ip_user_files -ipstatic_source_dir D:/malho/Project2/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/malho/Project2/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/malho/Project2/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/malho/Project2/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/malho/Project2/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/malho/Project2/project_2/project_2.runs/synth_1

launch_runs impl_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/malho/Project2/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Apr 25 15:51:48 2020] Launched synth_1...
Run output will be captured here: D:/malho/Project2/project_2/project_2.runs/synth_1/runme.log
[Sat Apr 25 15:51:48 2020] Launched impl_1...
Run output will be captured here: D:/malho/Project2/project_2/project_2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2087.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2087.457 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2087.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2087.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MIPS_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj MIPS_Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim/MIPS_Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD255
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD256
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD257
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD258
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD259
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD260
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD261
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD262
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD263
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD264
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD265
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD266
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD267
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD268
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD269
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD270
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD271
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD272
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD273
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD274
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD275
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD276
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD277
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD278
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD279
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD280
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD281
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD282
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD283
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD284
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD285
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD286
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD287
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD288
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD289
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD290
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD291
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD292
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD293
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD294
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD295
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD296
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD297
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD298
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD299
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD300
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD301
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD302
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD303
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD304
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD305
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD306
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD307
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD308
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD309
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD310
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD311
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD312
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD313
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD314
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD315
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD316
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD317
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD318
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD319
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD320
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD321
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD322
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD323
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD324
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD325
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD326
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD327
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD328
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD329
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD330
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD331
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD332
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD333
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD334
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD335
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD336
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD337
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD338
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD339
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD340
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD341
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD342
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD343
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD344
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD345
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD346
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD347
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD348
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD349
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD350
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD351
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD352
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD353
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD354
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD355
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD356
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD357
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD358
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD359
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD360
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD361
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD362
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD363
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD364
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD365
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD366
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD367
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD368
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD369
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD370
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD371
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD372
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD373
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD374
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD375
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD376
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD377
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD378
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD379
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD380
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD381
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module ExecuteStage
INFO: [VRFC 10-311] analyzing module InstrucDecode
INFO: [VRFC 10-311] analyzing module InstrucFetch
INFO: [VRFC 10-311] analyzing module InstrucMemory
INFO: [VRFC 10-311] analyzing module MIPS_Processor
INFO: [VRFC 10-311] analyzing module MemoryStage
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module Mux__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module RegisterModule
INFO: [VRFC 10-311] analyzing module RegisterModule_0
INFO: [VRFC 10-311] analyzing module RegisterModule_1
INFO: [VRFC 10-311] analyzing module RegisterModule_10
INFO: [VRFC 10-311] analyzing module RegisterModule_11
INFO: [VRFC 10-311] analyzing module RegisterModule_12
INFO: [VRFC 10-311] analyzing module RegisterModule_13
INFO: [VRFC 10-311] analyzing module RegisterModule_2
INFO: [VRFC 10-311] analyzing module RegisterModule_3
INFO: [VRFC 10-311] analyzing module RegisterModule_4
INFO: [VRFC 10-311] analyzing module RegisterModule_5
INFO: [VRFC 10-311] analyzing module RegisterModule_6
INFO: [VRFC 10-311] analyzing module RegisterModule_7
INFO: [VRFC 10-311] analyzing module RegisterModule_8
INFO: [VRFC 10-311] analyzing module RegisterModule_9
INFO: [VRFC 10-311] analyzing module SevenSegController
INFO: [VRFC 10-311] analyzing module WriteBackStage
INFO: [VRFC 10-311] analyzing module alu4
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0__clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj MIPS_Processor_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2100.016 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
"xelab -wto 496fe5778e4d4c1e9d79dabd2e6ff3c6 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MIPS_Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MIPS_Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 496fe5778e4d4c1e9d79dabd2e6ff3c6 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot MIPS_Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.MIPS_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "MIPS_Processor_tb_time_impl.sdf", for root module "MIPS_Processor_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "MIPS_Processor_tb_time_impl.sdf", for root module "MIPS_Processor_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.ControlUnit
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterModule
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.RegisterModule_0
Compiling module xil_defaultlib.RegisterModule_1
Compiling module xil_defaultlib.RegisterModule_2
Compiling module xil_defaultlib.RegisterModule_3
Compiling module xil_defaultlib.RegisterModule_4
Compiling module xil_defaultlib.RegisterModule_5
Compiling module xil_defaultlib.RegisterModule_6
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.RegisterModule_7
Compiling module xil_defaultlib.RegisterModule_8
Compiling module xil_defaultlib.RegisterModule_9
Compiling module xil_defaultlib.RegisterModule_10
Compiling module xil_defaultlib.RegisterModule_11
Compiling module xil_defaultlib.RegisterModule_12
Compiling module xil_defaultlib.RegisterModule_13
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.InstrucDecode
Compiling module xil_defaultlib.alu4
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Mux__parameterized1
Compiling module xil_defaultlib.ExecuteStage
Compiling module xil_defaultlib.InstrucMemory
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.InstrucFetch
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD255
Compiling module xil_defaultlib.RAM256X1S_HD256
Compiling module xil_defaultlib.RAM256X1S_HD257
Compiling module xil_defaultlib.RAM256X1S_HD258
Compiling module xil_defaultlib.RAM256X1S_HD259
Compiling module xil_defaultlib.RAM256X1S_HD260
Compiling module xil_defaultlib.RAM256X1S_HD261
Compiling module xil_defaultlib.RAM256X1S_HD262
Compiling module xil_defaultlib.RAM256X1S_HD263
Compiling module xil_defaultlib.RAM256X1S_HD264
Compiling module xil_defaultlib.RAM256X1S_HD265
Compiling module xil_defaultlib.RAM256X1S_HD266
Compiling module xil_defaultlib.RAM256X1S_HD267
Compiling module xil_defaultlib.RAM256X1S_HD268
Compiling module xil_defaultlib.RAM256X1S_HD269
Compiling module xil_defaultlib.RAM256X1S_HD270
Compiling module xil_defaultlib.RAM256X1S_HD271
Compiling module xil_defaultlib.RAM256X1S_HD272
Compiling module xil_defaultlib.RAM256X1S_HD273
Compiling module xil_defaultlib.RAM256X1S_HD274
Compiling module xil_defaultlib.RAM256X1S_HD275
Compiling module xil_defaultlib.RAM256X1S_HD276
Compiling module xil_defaultlib.RAM256X1S_HD277
Compiling module xil_defaultlib.RAM256X1S_HD278
Compiling module xil_defaultlib.RAM256X1S_HD279
Compiling module xil_defaultlib.RAM256X1S_HD280
Compiling module xil_defaultlib.RAM256X1S_HD281
Compiling module xil_defaultlib.RAM256X1S_HD282
Compiling module xil_defaultlib.RAM256X1S_HD283
Compiling module xil_defaultlib.RAM256X1S_HD284
Compiling module xil_defaultlib.RAM256X1S_HD285
Compiling module xil_defaultlib.RAM256X1S_HD286
Compiling module xil_defaultlib.RAM256X1S_HD287
Compiling module xil_defaultlib.RAM256X1S_HD288
Compiling module xil_defaultlib.RAM256X1S_HD289
Compiling module xil_defaultlib.RAM256X1S_HD290
Compiling module xil_defaultlib.RAM256X1S_HD291
Compiling module xil_defaultlib.RAM256X1S_HD292
Compiling module xil_defaultlib.RAM256X1S_HD293
Compiling module xil_defaultlib.RAM256X1S_HD294
Compiling module xil_defaultlib.RAM256X1S_HD295
Compiling module xil_defaultlib.RAM256X1S_HD296
Compiling module xil_defaultlib.RAM256X1S_HD297
Compiling module xil_defaultlib.RAM256X1S_HD298
Compiling module xil_defaultlib.RAM256X1S_HD299
Compiling module xil_defaultlib.RAM256X1S_HD300
Compiling module xil_defaultlib.RAM256X1S_HD301
Compiling module xil_defaultlib.RAM256X1S_HD302
Compiling module xil_defaultlib.RAM256X1S_HD303
Compiling module xil_defaultlib.RAM256X1S_HD304
Compiling module xil_defaultlib.RAM256X1S_HD305
Compiling module xil_defaultlib.RAM256X1S_HD306
Compiling module xil_defaultlib.RAM256X1S_HD307
Compiling module xil_defaultlib.RAM256X1S_HD308
Compiling module xil_defaultlib.RAM256X1S_HD309
Compiling module xil_defaultlib.RAM256X1S_HD310
Compiling module xil_defaultlib.RAM256X1S_HD311
Compiling module xil_defaultlib.RAM256X1S_HD312
Compiling module xil_defaultlib.RAM256X1S_HD313
Compiling module xil_defaultlib.RAM256X1S_HD314
Compiling module xil_defaultlib.RAM256X1S_HD315
Compiling module xil_defaultlib.RAM256X1S_HD316
Compiling module xil_defaultlib.RAM256X1S_HD317
Compiling module xil_defaultlib.RAM256X1S_HD318
Compiling module xil_defaultlib.RAM256X1S_HD319
Compiling module xil_defaultlib.RAM256X1S_HD320
Compiling module xil_defaultlib.RAM256X1S_HD321
Compiling module xil_defaultlib.RAM256X1S_HD322
Compiling module xil_defaultlib.RAM256X1S_HD323
Compiling module xil_defaultlib.RAM256X1S_HD324
Compiling module xil_defaultlib.RAM256X1S_HD325
Compiling module xil_defaultlib.RAM256X1S_HD326
Compiling module xil_defaultlib.RAM256X1S_HD327
Compiling module xil_defaultlib.RAM256X1S_HD328
Compiling module xil_defaultlib.RAM256X1S_HD329
Compiling module xil_defaultlib.RAM256X1S_HD330
Compiling module xil_defaultlib.RAM256X1S_HD331
Compiling module xil_defaultlib.RAM256X1S_HD332
Compiling module xil_defaultlib.RAM256X1S_HD333
Compiling module xil_defaultlib.RAM256X1S_HD334
Compiling module xil_defaultlib.RAM256X1S_HD335
Compiling module xil_defaultlib.RAM256X1S_HD336
Compiling module xil_defaultlib.RAM256X1S_HD337
Compiling module xil_defaultlib.RAM256X1S_HD338
Compiling module xil_defaultlib.RAM256X1S_HD339
Compiling module xil_defaultlib.RAM256X1S_HD340
Compiling module xil_defaultlib.RAM256X1S_HD341
Compiling module xil_defaultlib.RAM256X1S_HD342
Compiling module xil_defaultlib.RAM256X1S_HD343
Compiling module xil_defaultlib.RAM256X1S_HD344
Compiling module xil_defaultlib.RAM256X1S_HD345
Compiling module xil_defaultlib.RAM256X1S_HD346
Compiling module xil_defaultlib.RAM256X1S_HD347
Compiling module xil_defaultlib.RAM256X1S_HD348
Compiling module xil_defaultlib.RAM256X1S_HD349
Compiling module xil_defaultlib.RAM256X1S_HD350
Compiling module xil_defaultlib.RAM256X1S_HD351
Compiling module xil_defaultlib.RAM256X1S_HD352
Compiling module xil_defaultlib.RAM256X1S_HD353
Compiling module xil_defaultlib.RAM256X1S_HD354
Compiling module xil_defaultlib.RAM256X1S_HD355
Compiling module xil_defaultlib.RAM256X1S_HD356
Compiling module xil_defaultlib.RAM256X1S_HD357
Compiling module xil_defaultlib.RAM256X1S_HD358
Compiling module xil_defaultlib.RAM256X1S_HD359
Compiling module xil_defaultlib.RAM256X1S_HD360
Compiling module xil_defaultlib.RAM256X1S_HD361
Compiling module xil_defaultlib.RAM256X1S_HD362
Compiling module xil_defaultlib.RAM256X1S_HD363
Compiling module xil_defaultlib.RAM256X1S_HD364
Compiling module xil_defaultlib.RAM256X1S_HD365
Compiling module xil_defaultlib.RAM256X1S_HD366
Compiling module xil_defaultlib.RAM256X1S_HD367
Compiling module xil_defaultlib.RAM256X1S_HD368
Compiling module xil_defaultlib.RAM256X1S_HD369
Compiling module xil_defaultlib.RAM256X1S_HD370
Compiling module xil_defaultlib.RAM256X1S_HD371
Compiling module xil_defaultlib.RAM256X1S_HD372
Compiling module xil_defaultlib.RAM256X1S_HD373
Compiling module xil_defaultlib.RAM256X1S_HD374
Compiling module xil_defaultlib.RAM256X1S_HD375
Compiling module xil_defaultlib.RAM256X1S_HD376
Compiling module xil_defaultlib.RAM256X1S_HD377
Compiling module xil_defaultlib.RAM256X1S_HD378
Compiling module xil_defaultlib.RAM256X1S_HD379
Compiling module xil_defaultlib.RAM256X1S_HD380
Compiling module xil_defaultlib.RAM256X1S_HD381
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SevenSegController
Compiling module xil_defaultlib.MemoryStage
Compiling module xil_defaultlib.WriteBackStage
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module xil_defaultlib.clk_wiz_0__clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.MIPS_Processor
Compiling architecture bench of entity xil_defaultlib.mips_processor_tb
Built simulation snapshot MIPS_Processor_tb_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2100.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malho/Project2/project_2/project_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:MIPS_Processor_tb} -tclbatch {MIPS_Processor_tb.tcl} -view {D:/malho/Project2/project_2/MIPS_Processor_tb_time_impl.wcfg} -view {D:/malho/Project2/project_2/MIPS_Processor_tb_time_synth.wcfg} -view {D:/malho/Project2/project_2/MIPS_Processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/malho/Project2/project_2/MIPS_Processor_tb_time_impl.wcfg
open_wave_config D:/malho/Project2/project_2/MIPS_Processor_tb_time_synth.wcfg
open_wave_config D:/malho/Project2/project_2/MIPS_Processor_tb_behav.wcfg
source MIPS_Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 2100.016 ; gain = 12.559
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 25 16:12:42 2020...
