// Seed: 456100061
module module_0;
  assign id_1[1] = id_1;
  wire id_2, id_3 = id_2, id_4, id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  assign id_3 = id_2;
  always id_2 <= 1;
  wire id_5;
  module_0();
endmodule
module module_2;
  wire id_1;
  wire id_2 = id_1;
  module_0();
endmodule
