library ieee;

use IEEE.STD_LOGIC_1164.all;
use work.cpu_lib.all;

entity CSR is
	port(
		-- Input ports 
		load : STD_LOGIC;
		reset : STD_LOGIC;
		
		pc_in : STD_LOGIC;
		
		-- Output ports
		pc_out : STD_LOGIC
	);
end entity;

architecture BHV of CSR is
begin
	process(load) is
	begin
		if(rising_edge(load)) then
			n_out <= n_in;
			c_out <= c_in;
			v_out <= v_in;
			z_out <= z_in;
		end if;
	end process;
end architecture;