HelpInfo,D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\hdl\system_top.vhd'.||top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/46||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/48||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/84||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/86||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/88||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/90||polarfire_syn_comps.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/120
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/92||polarfire_syn_comps.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/94||polarfire_syn_comps.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/96||polarfire_syn_comps.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/238
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/98||polarfire_syn_comps.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/287
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/100||polarfire_syn_comps.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/341
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/102||polarfire_syn_comps.v(663);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/663
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/104||polarfire_syn_comps.v(767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/106||polarfire_syn_comps.v(803);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/803
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/108||polarfire_syn_comps.v(1067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/110||polarfire_syn_comps.v(1377);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1377
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/112||polarfire_syn_comps.v(1406);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1406
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/114||polarfire_syn_comps.v(1453);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1453
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/116||polarfire_syn_comps.v(1486);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1486
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/118||polarfire_syn_comps.v(1504);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/120||polarfire_syn_comps.v(1530);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1530
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/122||polarfire_syn_comps.v(1571);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1571
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/124||polarfire_syn_comps.v(1593);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1593
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/126||polarfire_syn_comps.v(1611);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1611
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/128||polarfire_syn_comps.v(1628);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1628
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/130||polarfire_syn_comps.v(1647);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1647
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/132||polarfire_syn_comps.v(1664);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1664
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/134||polarfire_syn_comps.v(1693);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1693
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/136||polarfire_syn_comps.v(1724);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1724
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/138||polarfire_syn_comps.v(1814);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1814
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/140||polarfire_syn_comps.v(2038);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2038
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/142||polarfire_syn_comps.v(2199);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2199
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/144||polarfire_syn_comps.v(2215);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2215
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/146||polarfire_syn_comps.v(2231);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2231
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/148||polarfire_syn_comps.v(2247);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2247
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/150||polarfire_syn_comps.v(2279);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2279
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/152||polarfire_syn_comps.v(2660);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2660
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/154||polarfire_syn_comps.v(3673);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3673
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/156||polarfire_syn_comps.v(3744);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3744
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/158||polarfire_syn_comps.v(3873);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3873
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/160||polarfire_syn_comps.v(3891);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3891
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/162||polarfire_syn_comps.v(3908);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3908
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/164||polarfire_syn_comps.v(3923);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3923
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/166||polarfire_syn_comps.v(3938);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3938
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/168||polarfire_syn_comps.v(3965);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3965
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/170||polarfire_syn_comps.v(4076);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4076
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/172||polarfire_syn_comps.v(4108);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4108
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/174||polarfire_syn_comps.v(4156);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4156
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/176||polarfire_syn_comps.v(4266);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4266
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/178||polarfire_syn_comps.v(4450);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4450
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/180||polarfire_syn_comps.v(4491);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4491
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/182||polarfire_syn_comps.v(4519);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4519
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/184||polarfire_syn_comps.v(4538);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4538
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/186||polarfire_syn_comps.v(4617);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4617
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/188||polarfire_syn_comps.v(5381);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5381
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/190||polarfire_syn_comps.v(6191);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6191
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/192||polarfire_syn_comps.v(6300);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6300
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/194||polarfire_syn_comps.v(6338);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/196||polarfire_syn_comps.v(6411);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6411
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/198||polarfire_syn_comps.v(7300);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7300
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/200||polarfire_syn_comps.v(8357);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8357
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/202||polarfire_syn_comps.v(9316);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9316
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/204||polarfire_syn_comps.v(10052);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10052
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/206||polarfire_syn_comps.v(10767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/208||polarfire_syn_comps.v(10801);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10801
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/210||polarfire_syn_comps.v(10837);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10837
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/212||polarfire_syn_comps.v(10884);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10884
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/214||polarfire_syn_comps.v(10918);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10918
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/216||polarfire_syn_comps.v(11784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/218||polarfire_syn_comps.v(12827);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12827
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/220||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/222||polarfire_syn_comps.v(12856);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12856
Implementation;Synthesis||CG1337||@W:Net axi_read_not_ready is not declared.||top.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/249||AHBL_Ctrl.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v'/linenumber/297
Implementation;Synthesis||CG289||@W:Specified digits overflow the number's size||top.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/252||AXI4_Write_Ctrl.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v'/linenumber/260
Implementation;Synthesis||CG1337||@W:Net addr_beat is not declared.||top.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/277||DWC_UpConv_AChannel.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/457
Implementation;Synthesis||CG1337||@W:Net mask is not declared.||top.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/278||DWC_UpConv_AChannel.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/461
Implementation;Synthesis||CG1337||@W:Net FIXED is not declared.||top.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/279||DWC_UpConv_AChannel.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/498
Implementation;Synthesis||CG1337||@W:Net CAXI4DMAIO1l is not declared.||top.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/349||coreaxi4dmacontroller_axi4_master_ctrl.v(7954);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7954
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/534||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/536||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/538||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/540||polarfire_syn_comps.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/120
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/542||polarfire_syn_comps.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/544||polarfire_syn_comps.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/546||polarfire_syn_comps.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/238
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/548||polarfire_syn_comps.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/287
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/550||polarfire_syn_comps.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/341
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/552||polarfire_syn_comps.v(663);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/663
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/554||polarfire_syn_comps.v(767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/556||polarfire_syn_comps.v(803);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/803
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/558||polarfire_syn_comps.v(1067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/560||polarfire_syn_comps.v(1377);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1377
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/562||polarfire_syn_comps.v(1406);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1406
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/564||polarfire_syn_comps.v(1453);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1453
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/566||polarfire_syn_comps.v(1486);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1486
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/568||polarfire_syn_comps.v(1504);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/570||polarfire_syn_comps.v(1530);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1530
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/572||polarfire_syn_comps.v(1571);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1571
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/574||polarfire_syn_comps.v(1593);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1593
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/576||polarfire_syn_comps.v(1611);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1611
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/578||polarfire_syn_comps.v(1628);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1628
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/580||polarfire_syn_comps.v(1647);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1647
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/582||polarfire_syn_comps.v(1664);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1664
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/584||polarfire_syn_comps.v(1693);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1693
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/586||polarfire_syn_comps.v(1724);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1724
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/588||polarfire_syn_comps.v(1814);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1814
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/590||polarfire_syn_comps.v(2038);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2038
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/592||polarfire_syn_comps.v(2199);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2199
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/594||polarfire_syn_comps.v(2215);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2215
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/596||polarfire_syn_comps.v(2231);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2231
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/598||polarfire_syn_comps.v(2247);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2247
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/600||polarfire_syn_comps.v(2279);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2279
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/602||polarfire_syn_comps.v(2660);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2660
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/604||polarfire_syn_comps.v(3673);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3673
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/606||polarfire_syn_comps.v(3744);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3744
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/608||polarfire_syn_comps.v(3873);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3873
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/610||polarfire_syn_comps.v(3891);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3891
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/612||polarfire_syn_comps.v(3908);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3908
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/614||polarfire_syn_comps.v(3923);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3923
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/616||polarfire_syn_comps.v(3938);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3938
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/618||polarfire_syn_comps.v(3965);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3965
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/620||polarfire_syn_comps.v(4076);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4076
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/622||polarfire_syn_comps.v(4108);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4108
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/624||polarfire_syn_comps.v(4156);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4156
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/626||polarfire_syn_comps.v(4266);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4266
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/628||polarfire_syn_comps.v(4450);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4450
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/630||polarfire_syn_comps.v(4491);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4491
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/632||polarfire_syn_comps.v(4519);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4519
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/634||polarfire_syn_comps.v(4538);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4538
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/636||polarfire_syn_comps.v(4617);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4617
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/638||polarfire_syn_comps.v(5381);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5381
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/640||polarfire_syn_comps.v(6191);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6191
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/642||polarfire_syn_comps.v(6300);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6300
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/644||polarfire_syn_comps.v(6338);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/646||polarfire_syn_comps.v(6411);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6411
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/648||polarfire_syn_comps.v(7300);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7300
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/650||polarfire_syn_comps.v(8357);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8357
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/652||polarfire_syn_comps.v(9316);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9316
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/654||polarfire_syn_comps.v(10052);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10052
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/656||polarfire_syn_comps.v(10767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/658||polarfire_syn_comps.v(10801);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10801
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/660||polarfire_syn_comps.v(10837);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10837
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/662||polarfire_syn_comps.v(10884);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10884
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/664||polarfire_syn_comps.v(10918);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10918
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/666||polarfire_syn_comps.v(11784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/668||polarfire_syn_comps.v(12827);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12827
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/670||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/672||polarfire_syn_comps.v(12856);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12856
Implementation;Synthesis||CG1337||@W:Net axi_read_not_ready is not declared.||top.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/699||AHBL_Ctrl.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v'/linenumber/297
Implementation;Synthesis||CG289||@W:Specified digits overflow the number's size||top.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/702||AXI4_Write_Ctrl.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v'/linenumber/260
Implementation;Synthesis||CG1337||@W:Net addr_beat is not declared.||top.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/727||DWC_UpConv_AChannel.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/457
Implementation;Synthesis||CG1337||@W:Net mask is not declared.||top.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/728||DWC_UpConv_AChannel.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/461
Implementation;Synthesis||CG1337||@W:Net FIXED is not declared.||top.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/729||DWC_UpConv_AChannel.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/498
Implementation;Synthesis||CG1337||@W:Net CAXI4DMAIO1l is not declared.||top.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/799||coreaxi4dmacontroller_axi4_master_ctrl.v(7954);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7954
Implementation;Synthesis||CG1283||@W:Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value||top.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/971||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/972||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/973||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/974||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/975||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/976||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/977||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/978||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/979||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/980||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/981||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/982||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/983||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/984||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/985||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/986||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/987||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/988||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/989||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/990||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/991||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/992||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/993||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/994||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/995||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/996||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/997||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/998||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/999||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1000||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1001||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1002||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_START_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1003||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1004||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1005||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1006||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1007||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1008||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1009||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1010||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1011||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1012||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1013||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1014||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1015||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1016||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1017||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1018||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1019||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1020||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1021||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1022||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1023||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1024||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1025||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1026||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1027||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1028||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1029||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1030||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1031||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1032||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1033||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1034||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_START_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1035||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1036||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1037||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1038||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1039||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1040||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1041||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1042||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1043||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1044||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1045||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1046||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1047||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1048||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1049||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1050||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1051||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1052||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1053||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1054||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1055||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1056||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1057||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1058||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1059||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1060||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1061||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1062||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1063||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1064||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1065||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1066||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_END_ADDR on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1067||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_END_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1068||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_END_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1069||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_END_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1070||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_END_ADDR_UPPER on the instance AXI4_Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1071||AXI4_Interconnect.v(5661);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v'/linenumber/5661
Implementation;Synthesis||CL169||@W:Pruning unused register currTransID_d[5:0]. Make sure that there are no unused intermediate registers.||top.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1249||DependenceChecker.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/232
Implementation;Synthesis||CL169||@W:Pruning unused register masterValid_d. Make sure that there are no unused intermediate registers.||top.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1250||DependenceChecker.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/226
Implementation;Synthesis||CL169||@W:Pruning unused register openTransInc_d. Make sure that there are no unused intermediate registers.||top.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1251||DependenceChecker.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/220
Implementation;Synthesis||CL169||@W:Pruning unused register currTransID_d[5:0]. Make sure that there are no unused intermediate registers.||top.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1389||DependenceChecker.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/232
Implementation;Synthesis||CL169||@W:Pruning unused register masterValid_d. Make sure that there are no unused intermediate registers.||top.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1390||DependenceChecker.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/226
Implementation;Synthesis||CL169||@W:Pruning unused register openTransInc_d. Make sure that there are no unused intermediate registers.||top.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1391||DependenceChecker.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/220
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=3||top.srr(1508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1508||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object slaveValidQualQ1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1512||ReadDataController.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/175
Implementation;Synthesis||CG133||@W:Object slaveValidQualQ1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1549||ReadDataController.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/175
Implementation;Synthesis||CG133||@W:Object slaveValidQualQ1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1571||ReadDataController.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/175
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=2||top.srr(1697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1697||DualPort_FF_SyncWr_SyncRd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/1799||Axi4CrossBar.v(318);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/318
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[9:0]. Make sure that there are no unused intermediate registers.||top.srr(4198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4198||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=10||top.srr(4199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4199||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(4202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4202||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[72:0]. Make sure that there are no unused intermediate registers.||top.srr(4224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4224||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=73||top.srr(4225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4225||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(4228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4228||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CG133||@W:Object beatCnt is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4259||SlvAxi4ProtConvWrite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/163
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrGD[0]. Make sure that there are no unused intermediate registers.||top.srr(4261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4261||SlvAxi4ProtConvWrite.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/569
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4262||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(4263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4263||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrSD[1:0]. Make sure that there are no unused intermediate registers.||top.srr(4264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4264||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[13:0]. Make sure that there are no unused intermediate registers.||top.srr(4286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4286||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=14||top.srr(4287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4287||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(4290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4290||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[71:0]. Make sure that there are no unused intermediate registers.||top.srr(4312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4312||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=72||top.srr(4313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4313||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(4316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4316||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register latARID[5:0]. Make sure that there are no unused intermediate registers.||top.srr(4334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4334||SlvAxi4ProtConvRead.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/313
Implementation;Synthesis||CL169||@W:Pruning unused register currStateRdGD[0]. Make sure that there are no unused intermediate registers.||top.srr(4335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4335||SlvAxi4ProtConvRead.v(442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/442
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=69||top.srr(4377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4377||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4428||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=74||top.srr(4439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4439||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4448||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=9||top.srr(4459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4459||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4468||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=80||top.srr(4479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4479||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4488||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=6||top.srr(4600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4600||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_AWREADY, as there is no assignment to it.||top.srr(4869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4869||CoreAxi4Interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_AWREADY, as there is no assignment to it.||top.srr(4870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4870||CoreAxi4Interconnect.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/154
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_AWREADY, as there is no assignment to it.||top.srr(4871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4871||CoreAxi4Interconnect.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/168
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_AWREADY, as there is no assignment to it.||top.srr(4872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4872||CoreAxi4Interconnect.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/182
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_AWREADY, as there is no assignment to it.||top.srr(4873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4873||CoreAxi4Interconnect.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_AWREADY, as there is no assignment to it.||top.srr(4874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4874||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_AWREADY, as there is no assignment to it.||top.srr(4875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4875||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_AWREADY, as there is no assignment to it.||top.srr(4876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4876||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_AWREADY, as there is no assignment to it.||top.srr(4877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4877||CoreAxi4Interconnect.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/252
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_AWREADY, as there is no assignment to it.||top.srr(4878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4878||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_AWREADY, as there is no assignment to it.||top.srr(4879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4879||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_AWREADY, as there is no assignment to it.||top.srr(4880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4880||CoreAxi4Interconnect.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_AWREADY, as there is no assignment to it.||top.srr(4881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4881||CoreAxi4Interconnect.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/308
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_WREADY, as there is no assignment to it.||top.srr(4882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4882||CoreAxi4Interconnect.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/342
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_WREADY, as there is no assignment to it.||top.srr(4883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4883||CoreAxi4Interconnect.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/350
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_WREADY, as there is no assignment to it.||top.srr(4884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4884||CoreAxi4Interconnect.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/358
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_WREADY, as there is no assignment to it.||top.srr(4885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4885||CoreAxi4Interconnect.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/366
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_WREADY, as there is no assignment to it.||top.srr(4886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4886||CoreAxi4Interconnect.v(374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/374
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_WREADY, as there is no assignment to it.||top.srr(4887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4887||CoreAxi4Interconnect.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/382
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_WREADY, as there is no assignment to it.||top.srr(4888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4888||CoreAxi4Interconnect.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/390
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_WREADY, as there is no assignment to it.||top.srr(4889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4889||CoreAxi4Interconnect.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/398
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_WREADY, as there is no assignment to it.||top.srr(4890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4890||CoreAxi4Interconnect.v(406);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/406
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_WREADY, as there is no assignment to it.||top.srr(4891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4891||CoreAxi4Interconnect.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/414
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_WREADY, as there is no assignment to it.||top.srr(4892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4892||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_WREADY, as there is no assignment to it.||top.srr(4893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4893||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_WREADY, as there is no assignment to it.||top.srr(4894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4894||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BID, as there is no assignment to it.||top.srr(4895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4895||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BRESP, as there is no assignment to it.||top.srr(4896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4896||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BUSER, as there is no assignment to it.||top.srr(4897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4897||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BVALID, as there is no assignment to it.||top.srr(4898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4898||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BID, as there is no assignment to it.||top.srr(4899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4899||CoreAxi4Interconnect.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/465
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BRESP, as there is no assignment to it.||top.srr(4900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4900||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BUSER, as there is no assignment to it.||top.srr(4901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4901||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BVALID, as there is no assignment to it.||top.srr(4902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4902||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BID, as there is no assignment to it.||top.srr(4903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4903||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BRESP, as there is no assignment to it.||top.srr(4904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4904||CoreAxi4Interconnect.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/472
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BUSER, as there is no assignment to it.||top.srr(4905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4905||CoreAxi4Interconnect.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/473
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BVALID, as there is no assignment to it.||top.srr(4906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4906||CoreAxi4Interconnect.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/474
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BID, as there is no assignment to it.||top.srr(4907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4907||CoreAxi4Interconnect.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/477
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BRESP, as there is no assignment to it.||top.srr(4908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4908||CoreAxi4Interconnect.v(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/478
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BUSER, as there is no assignment to it.||top.srr(4909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4909||CoreAxi4Interconnect.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/479
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BVALID, as there is no assignment to it.||top.srr(4910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4910||CoreAxi4Interconnect.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/480
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BID, as there is no assignment to it.||top.srr(4911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4911||CoreAxi4Interconnect.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/483
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BRESP, as there is no assignment to it.||top.srr(4912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4912||CoreAxi4Interconnect.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/484
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BUSER, as there is no assignment to it.||top.srr(4913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4913||CoreAxi4Interconnect.v(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/485
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BVALID, as there is no assignment to it.||top.srr(4914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4914||CoreAxi4Interconnect.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/486
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BID, as there is no assignment to it.||top.srr(4915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4915||CoreAxi4Interconnect.v(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/489
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BRESP, as there is no assignment to it.||top.srr(4916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4916||CoreAxi4Interconnect.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/490
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BUSER, as there is no assignment to it.||top.srr(4917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4917||CoreAxi4Interconnect.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/491
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BVALID, as there is no assignment to it.||top.srr(4918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4918||CoreAxi4Interconnect.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/492
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_BID, as there is no assignment to it.||top.srr(4919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4919||CoreAxi4Interconnect.v(495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/495
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_BRESP, as there is no assignment to it.||top.srr(4920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4920||CoreAxi4Interconnect.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/496
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_BUSER, as there is no assignment to it.||top.srr(4921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4921||CoreAxi4Interconnect.v(497);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/497
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_BVALID, as there is no assignment to it.||top.srr(4922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4922||CoreAxi4Interconnect.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/498
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_BID, as there is no assignment to it.||top.srr(4923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4923||CoreAxi4Interconnect.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/501
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_BRESP, as there is no assignment to it.||top.srr(4924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4924||CoreAxi4Interconnect.v(502);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/502
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_BUSER, as there is no assignment to it.||top.srr(4925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4925||CoreAxi4Interconnect.v(503);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/503
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_BVALID, as there is no assignment to it.||top.srr(4926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4926||CoreAxi4Interconnect.v(504);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/504
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_BID, as there is no assignment to it.||top.srr(4927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4927||CoreAxi4Interconnect.v(507);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/507
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_BRESP, as there is no assignment to it.||top.srr(4928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4928||CoreAxi4Interconnect.v(508);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/508
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_BUSER, as there is no assignment to it.||top.srr(4929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4929||CoreAxi4Interconnect.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/509
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_BVALID, as there is no assignment to it.||top.srr(4930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4930||CoreAxi4Interconnect.v(510);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/510
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_BID, as there is no assignment to it.||top.srr(4931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4931||CoreAxi4Interconnect.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/513
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_BRESP, as there is no assignment to it.||top.srr(4932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4932||CoreAxi4Interconnect.v(514);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/514
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_BUSER, as there is no assignment to it.||top.srr(4933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4933||CoreAxi4Interconnect.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/515
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_BVALID, as there is no assignment to it.||top.srr(4934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4934||CoreAxi4Interconnect.v(516);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/516
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_BID, as there is no assignment to it.||top.srr(4935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4935||CoreAxi4Interconnect.v(519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/519
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_BRESP, as there is no assignment to it.||top.srr(4936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4936||CoreAxi4Interconnect.v(520);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/520
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_BUSER, as there is no assignment to it.||top.srr(4937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4937||CoreAxi4Interconnect.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/521
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_BVALID, as there is no assignment to it.||top.srr(4938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4938||CoreAxi4Interconnect.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/522
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_BID, as there is no assignment to it.||top.srr(4939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4939||CoreAxi4Interconnect.v(525);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/525
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_BRESP, as there is no assignment to it.||top.srr(4940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4940||CoreAxi4Interconnect.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/526
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_BUSER, as there is no assignment to it.||top.srr(4941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4941||CoreAxi4Interconnect.v(527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/527
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_BVALID, as there is no assignment to it.||top.srr(4942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4942||CoreAxi4Interconnect.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/528
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_BID, as there is no assignment to it.||top.srr(4943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4943||CoreAxi4Interconnect.v(531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/531
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_BRESP, as there is no assignment to it.||top.srr(4944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4944||CoreAxi4Interconnect.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/532
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_BUSER, as there is no assignment to it.||top.srr(4945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4945||CoreAxi4Interconnect.v(533);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/533
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_BVALID, as there is no assignment to it.||top.srr(4946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4946||CoreAxi4Interconnect.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/534
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_ARREADY, as there is no assignment to it.||top.srr(4947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4947||CoreAxi4Interconnect.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/593
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_ARREADY, as there is no assignment to it.||top.srr(4948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4948||CoreAxi4Interconnect.v(607);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/607
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_ARREADY, as there is no assignment to it.||top.srr(4949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4949||CoreAxi4Interconnect.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/621
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_ARREADY, as there is no assignment to it.||top.srr(4950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4950||CoreAxi4Interconnect.v(635);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/635
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_ARREADY, as there is no assignment to it.||top.srr(4951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4951||CoreAxi4Interconnect.v(649);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/649
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_ARREADY, as there is no assignment to it.||top.srr(4952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4952||CoreAxi4Interconnect.v(663);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/663
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_ARREADY, as there is no assignment to it.||top.srr(4953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4953||CoreAxi4Interconnect.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/677
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_ARREADY, as there is no assignment to it.||top.srr(4954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4954||CoreAxi4Interconnect.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/691
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_ARREADY, as there is no assignment to it.||top.srr(4955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4955||CoreAxi4Interconnect.v(705);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/705
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_ARREADY, as there is no assignment to it.||top.srr(4956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4956||CoreAxi4Interconnect.v(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/719
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_ARREADY, as there is no assignment to it.||top.srr(4957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4957||CoreAxi4Interconnect.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/733
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_ARREADY, as there is no assignment to it.||top.srr(4958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4958||CoreAxi4Interconnect.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/747
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_ARREADY, as there is no assignment to it.||top.srr(4959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4959||CoreAxi4Interconnect.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/761
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RID, as there is no assignment to it.||top.srr(4960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4960||CoreAxi4Interconnect.v(788);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/788
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RDATA, as there is no assignment to it.||top.srr(4961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4961||CoreAxi4Interconnect.v(789);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/789
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RRESP, as there is no assignment to it.||top.srr(4962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4962||CoreAxi4Interconnect.v(790);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/790
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RLAST, as there is no assignment to it.||top.srr(4963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4963||CoreAxi4Interconnect.v(791);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/791
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RUSER, as there is no assignment to it.||top.srr(4964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4964||CoreAxi4Interconnect.v(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/792
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_RVALID, as there is no assignment to it.||top.srr(4965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4965||CoreAxi4Interconnect.v(793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/793
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_RID, as there is no assignment to it.||top.srr(4966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4966||CoreAxi4Interconnect.v(796);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/796
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_RDATA, as there is no assignment to it.||top.srr(4967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4967||CoreAxi4Interconnect.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/797
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_RRESP, as there is no assignment to it.||top.srr(4968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4968||CoreAxi4Interconnect.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/798
Implementation;Synthesis||CL318||@W:*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4972||CoreAxi4Interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||CL318||@W:*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4973||CoreAxi4Interconnect.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/154
Implementation;Synthesis||CL318||@W:*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4974||CoreAxi4Interconnect.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/168
Implementation;Synthesis||CL318||@W:*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4975||CoreAxi4Interconnect.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/182
Implementation;Synthesis||CL318||@W:*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4976||CoreAxi4Interconnect.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/196
Implementation;Synthesis||CL318||@W:*Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4977||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis||CL318||@W:*Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4978||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CL318||@W:*Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4979||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CL318||@W:*Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4980||CoreAxi4Interconnect.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/252
Implementation;Synthesis||CL318||@W:*Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4981||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CL318||@W:*Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4982||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CL318||@W:*Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4983||CoreAxi4Interconnect.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/294
Implementation;Synthesis||CL318||@W:*Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4984||CoreAxi4Interconnect.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/308
Implementation;Synthesis||CL318||@W:*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4985||CoreAxi4Interconnect.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/342
Implementation;Synthesis||CL318||@W:*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4986||CoreAxi4Interconnect.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/350
Implementation;Synthesis||CL318||@W:*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4987||CoreAxi4Interconnect.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/358
Implementation;Synthesis||CL318||@W:*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4988||CoreAxi4Interconnect.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/366
Implementation;Synthesis||CL318||@W:*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4989||CoreAxi4Interconnect.v(374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/374
Implementation;Synthesis||CL318||@W:*Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4990||CoreAxi4Interconnect.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/382
Implementation;Synthesis||CL318||@W:*Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4991||CoreAxi4Interconnect.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/390
Implementation;Synthesis||CL318||@W:*Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4992||CoreAxi4Interconnect.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/398
Implementation;Synthesis||CL318||@W:*Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4993||CoreAxi4Interconnect.v(406);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/406
Implementation;Synthesis||CL318||@W:*Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4994||CoreAxi4Interconnect.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/414
Implementation;Synthesis||CL318||@W:*Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4995||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis||CL318||@W:*Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4996||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis||CL318||@W:*Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4997||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CL318||@W:*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4998||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CL318||@W:*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(4999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4999||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CL318||@W:*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5000||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CL318||@W:*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5001||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CL318||@W:*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5002||CoreAxi4Interconnect.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/465
Implementation;Synthesis||CL318||@W:*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5003||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CL318||@W:*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5004||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CL318||@W:*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5005||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CL318||@W:*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5006||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CL318||@W:*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5007||CoreAxi4Interconnect.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/472
Implementation;Synthesis||CL318||@W:*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5008||CoreAxi4Interconnect.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/473
Implementation;Synthesis||CL318||@W:*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5009||CoreAxi4Interconnect.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/474
Implementation;Synthesis||CL318||@W:*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5010||CoreAxi4Interconnect.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/477
Implementation;Synthesis||CL318||@W:*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5011||CoreAxi4Interconnect.v(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/478
Implementation;Synthesis||CL318||@W:*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5012||CoreAxi4Interconnect.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/479
Implementation;Synthesis||CL318||@W:*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5013||CoreAxi4Interconnect.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/480
Implementation;Synthesis||CL318||@W:*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5014||CoreAxi4Interconnect.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/483
Implementation;Synthesis||CL318||@W:*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5015||CoreAxi4Interconnect.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/484
Implementation;Synthesis||CL318||@W:*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5016||CoreAxi4Interconnect.v(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/485
Implementation;Synthesis||CL318||@W:*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5017||CoreAxi4Interconnect.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/486
Implementation;Synthesis||CL318||@W:*Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5018||CoreAxi4Interconnect.v(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/489
Implementation;Synthesis||CL318||@W:*Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5019||CoreAxi4Interconnect.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/490
Implementation;Synthesis||CL318||@W:*Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5020||CoreAxi4Interconnect.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/491
Implementation;Synthesis||CL318||@W:*Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5021||CoreAxi4Interconnect.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/492
Implementation;Synthesis||CL318||@W:*Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5022||CoreAxi4Interconnect.v(495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/495
Implementation;Synthesis||CL318||@W:*Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5023||CoreAxi4Interconnect.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/496
Implementation;Synthesis||CL318||@W:*Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5024||CoreAxi4Interconnect.v(497);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/497
Implementation;Synthesis||CL318||@W:*Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5025||CoreAxi4Interconnect.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/498
Implementation;Synthesis||CL318||@W:*Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5026||CoreAxi4Interconnect.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/501
Implementation;Synthesis||CL318||@W:*Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5027||CoreAxi4Interconnect.v(502);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/502
Implementation;Synthesis||CL318||@W:*Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5028||CoreAxi4Interconnect.v(503);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/503
Implementation;Synthesis||CL318||@W:*Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5029||CoreAxi4Interconnect.v(504);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/504
Implementation;Synthesis||CL318||@W:*Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5030||CoreAxi4Interconnect.v(507);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/507
Implementation;Synthesis||CL318||@W:*Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5031||CoreAxi4Interconnect.v(508);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/508
Implementation;Synthesis||CL318||@W:*Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5032||CoreAxi4Interconnect.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/509
Implementation;Synthesis||CL318||@W:*Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5033||CoreAxi4Interconnect.v(510);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/510
Implementation;Synthesis||CL318||@W:*Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5034||CoreAxi4Interconnect.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/513
Implementation;Synthesis||CL318||@W:*Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5035||CoreAxi4Interconnect.v(514);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/514
Implementation;Synthesis||CL318||@W:*Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5036||CoreAxi4Interconnect.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/515
Implementation;Synthesis||CL318||@W:*Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5037||CoreAxi4Interconnect.v(516);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/516
Implementation;Synthesis||CL318||@W:*Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5038||CoreAxi4Interconnect.v(519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/519
Implementation;Synthesis||CL318||@W:*Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5039||CoreAxi4Interconnect.v(520);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/520
Implementation;Synthesis||CL318||@W:*Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5040||CoreAxi4Interconnect.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/521
Implementation;Synthesis||CL318||@W:*Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5041||CoreAxi4Interconnect.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/522
Implementation;Synthesis||CL318||@W:*Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5042||CoreAxi4Interconnect.v(525);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/525
Implementation;Synthesis||CL318||@W:*Output MASTER14_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5043||CoreAxi4Interconnect.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/526
Implementation;Synthesis||CL318||@W:*Output MASTER14_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5044||CoreAxi4Interconnect.v(527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/527
Implementation;Synthesis||CL318||@W:*Output MASTER14_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5045||CoreAxi4Interconnect.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/528
Implementation;Synthesis||CL318||@W:*Output MASTER15_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5046||CoreAxi4Interconnect.v(531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/531
Implementation;Synthesis||CL318||@W:*Output MASTER15_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5047||CoreAxi4Interconnect.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/532
Implementation;Synthesis||CL318||@W:*Output MASTER15_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5048||CoreAxi4Interconnect.v(533);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/533
Implementation;Synthesis||CL318||@W:*Output MASTER15_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5049||CoreAxi4Interconnect.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/534
Implementation;Synthesis||CL318||@W:*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5050||CoreAxi4Interconnect.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/593
Implementation;Synthesis||CL318||@W:*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5051||CoreAxi4Interconnect.v(607);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/607
Implementation;Synthesis||CL318||@W:*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5052||CoreAxi4Interconnect.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/621
Implementation;Synthesis||CL318||@W:*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5053||CoreAxi4Interconnect.v(635);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/635
Implementation;Synthesis||CL318||@W:*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5054||CoreAxi4Interconnect.v(649);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/649
Implementation;Synthesis||CL318||@W:*Output MASTER8_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5055||CoreAxi4Interconnect.v(663);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/663
Implementation;Synthesis||CL318||@W:*Output MASTER9_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5056||CoreAxi4Interconnect.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/677
Implementation;Synthesis||CL318||@W:*Output MASTER10_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5057||CoreAxi4Interconnect.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/691
Implementation;Synthesis||CL318||@W:*Output MASTER11_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5058||CoreAxi4Interconnect.v(705);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/705
Implementation;Synthesis||CL318||@W:*Output MASTER12_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5059||CoreAxi4Interconnect.v(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/719
Implementation;Synthesis||CL318||@W:*Output MASTER13_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5060||CoreAxi4Interconnect.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/733
Implementation;Synthesis||CL318||@W:*Output MASTER14_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5061||CoreAxi4Interconnect.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/747
Implementation;Synthesis||CL318||@W:*Output MASTER15_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5062||CoreAxi4Interconnect.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/761
Implementation;Synthesis||CL318||@W:*Output MASTER3_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5063||CoreAxi4Interconnect.v(788);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/788
Implementation;Synthesis||CL318||@W:*Output MASTER3_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5064||CoreAxi4Interconnect.v(789);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/789
Implementation;Synthesis||CL318||@W:*Output MASTER3_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5065||CoreAxi4Interconnect.v(790);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/790
Implementation;Synthesis||CL318||@W:*Output MASTER3_RLAST has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5066||CoreAxi4Interconnect.v(791);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/791
Implementation;Synthesis||CL318||@W:*Output MASTER3_RUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5067||CoreAxi4Interconnect.v(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/792
Implementation;Synthesis||CL318||@W:*Output MASTER3_RVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5068||CoreAxi4Interconnect.v(793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/793
Implementation;Synthesis||CL318||@W:*Output MASTER4_RID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5069||CoreAxi4Interconnect.v(796);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/796
Implementation;Synthesis||CL318||@W:*Output MASTER4_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5070||CoreAxi4Interconnect.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/797
Implementation;Synthesis||CL318||@W:*Output MASTER4_RRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(5071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5071||CoreAxi4Interconnect.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/798
Implementation;Synthesis||CG775||@N: Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB||top.srr(5077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5077||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis||CG775||@N: Component AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB||top.srr(5111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5111||CoreAXItoAHBL.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\work\AXItoAHBL\AXItoAHBL_0\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/22
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=64||top.srr(5160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5160||CoreAXItoAHBL_RAM_syncWrAsyncRd.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||CL169||@W:Pruning unused register AXILenInt[3:0]. Make sure that there are no unused intermediate registers.||top.srr(5185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5185||CoreAXItoAHBL_AHBMasterCtrl.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/264
Implementation;Synthesis||CL190||@W:Optimizing register bit HSIZEInt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(5186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5186||CoreAXItoAHBL_AHBMasterCtrl.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/290
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of HSIZEInt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(5187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5187||CoreAXItoAHBL_AHBMasterCtrl.v(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/290
Implementation;Synthesis||CG775||@N: Component Core_AHBL_Core_AHBL_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||top.srr(5204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5204||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(5249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5249||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(5288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5288||coreahblite_masterstage.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/633
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||top.srr(5455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5455||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG1283||@W:Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value||top.srr(5547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5547||CoreAXI4_Lite.v(4559);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAXI4_Lite\CoreAXI4_Lite.v'/linenumber/4559
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5582||Axi4CrossBar.v(318);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/318
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[11:0]. Make sure that there are no unused intermediate registers.||top.srr(7841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7841||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=12||top.srr(7842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7842||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(7845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7845||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[36:0]. Make sure that there are no unused intermediate registers.||top.srr(7865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7865||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=37||top.srr(7866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7866||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(7869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7869||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CG133||@W:Object beatCnt is declared but not assigned. Either assign a value or remove the declaration.||top.srr(7893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7893||SlvAxi4ProtConvWrite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/163
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrGD[0]. Make sure that there are no unused intermediate registers.||top.srr(7895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7895||SlvAxi4ProtConvWrite.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/569
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7896||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(7897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7897||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrSD[1:0]. Make sure that there are no unused intermediate registers.||top.srr(7898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7898||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[37:0]. Make sure that there are no unused intermediate registers.||top.srr(7918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7918||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=38||top.srr(7919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7919||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||top.srr(7922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7922||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register latARID[3:0]. Make sure that there are no unused intermediate registers.||top.srr(7938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7938||SlvAxi4ProtConvRead.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/313
Implementation;Synthesis||CL169||@W:Pruning unused register currStateRdGD[0]. Make sure that there are no unused intermediate registers.||top.srr(7939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7939||SlvAxi4ProtConvRead.v(442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/442
Implementation;Synthesis||CG781||@W:Input int_slaveWID on instance u_AXILtePC is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(7955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7955||SlvProtocolConverter.v(336);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/336
Implementation;Synthesis||CG775||@N: Component CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER not found in library "work" or "__hyper__lib__", but found in library COREAXI4DMACONTROLLER_LIB||top.srr(8006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8006||coreaxi4dmacontroller.v(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/10
Implementation;Synthesis||CL207||@W:All reachable assignments to CAXI4DMAOOOII[1:0] assign 0, register removed by optimization.||top.srr(8008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8008||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1295);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1295
Implementation;Synthesis||CL207||@W:All reachable assignments to CAXI4DMAIO1OI[1:0] assign 0, register removed by optimization.||top.srr(8009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8009||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1223);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1223
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAOlOII[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8010||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1403
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAOlOII[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8011||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1403
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of CAXI4DMAOlOII[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8012||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/1403
Implementation;Synthesis||CL271||@W:Pruning unused bits 3 to 2 of CAXI4DMAl11II[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8061||coreaxi4dmacontroller_buffer_descriptors.v(2226);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2226
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAO1IOI[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8062||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAO1IOI[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8063||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAO1IOI[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8064||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAO1IOI[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8065||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAO1IOI[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8066||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAO1IOI[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8067||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL279||@W:Pruning register bits 9 to 4 of CAXI4DMAO1IOI[133:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8068||coreaxi4dmacontroller_buffer_descriptors.v(2417);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2417
Implementation;Synthesis||CL169||@W:Pruning unused register CAXI4DMAO0Oll[0]. Make sure that there are no unused intermediate registers.||top.srr(8129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8129||coreaxi4dmacontroller_fixed_priority_arbiter.v(364);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_fixed_priority_arbiter.v'/linenumber/364
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAlIO0l, depth=4, width=64||top.srr(8139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8139||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/438
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAOlO0l, depth=4, width=88||top.srr(8140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8140||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/496
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAIIO0l, depth=4, width=13||top.srr(8141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8141||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(469);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/469
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 0||top.srr(8164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8164||coreaxi4dmacontroller_dma_arbiter.v(868);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/868
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri1RRA, as it has the load but no drivers.||top.srr(8170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8170||coreaxi4dmacontroller_arbiter_mapping.v(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/12
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri2RRA, as it has the load but no drivers.||top.srr(8171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8171||coreaxi4dmacontroller_arbiter_mapping.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/16
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri3RRA, as it has the load but no drivers.||top.srr(8172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8172||coreaxi4dmacontroller_arbiter_mapping.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/20
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri4RRA, as it has the load but no drivers.||top.srr(8173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8173||coreaxi4dmacontroller_arbiter_mapping.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/24
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri5RRA, as it has the load but no drivers.||top.srr(8174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8174||coreaxi4dmacontroller_arbiter_mapping.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/28
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri6RRA, as it has the load but no drivers.||top.srr(8175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8175||coreaxi4dmacontroller_arbiter_mapping.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/32
Implementation;Synthesis||CG184||@W:Removing wire intDscrptrNum_Pri7RRA, as it has the load but no drivers.||top.srr(8176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8176||coreaxi4dmacontroller_arbiter_mapping.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register CAXI4DMAO1OOI[1:0]. Make sure that there are no unused intermediate registers.||top.srr(8178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8178||coreaxi4dmacontroller_dma_arbiter.v(1887);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/1887
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAl00lI, depth=2, width=34||top.srr(8179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8179||coreaxi4dmacontroller_dma_arbiter.v(2151);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/2151
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAI00lI, depth=2, width=56||top.srr(8180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8180||coreaxi4dmacontroller_dma_arbiter.v(2103);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/2103
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAI00lI, depth=2, width=56||top.srr(8181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8181||coreaxi4dmacontroller_dma_arbiter.v(2103);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/2103
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAl00lI, depth=2, width=34||top.srr(8182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8182||coreaxi4dmacontroller_dma_arbiter.v(2151);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/2151
Implementation;Synthesis||CL169||@W:Pruning unused register CAXI4DMAlO10l. Make sure that there are no unused intermediate registers.||top.srr(8221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8221||coreaxi4dmacontroller_rd_tran_queue.v(673);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_rd_tran_queue.v'/linenumber/673
Implementation;Synthesis||CL207||@W:All reachable assignments to CAXI4DMAlOl1l assign 0, register removed by optimization.||top.srr(8258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8258||coreaxi4dmacontroller_trans_ack.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_trans_ack.v'/linenumber/1365
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 4 of CAXI4DMAOlIlI[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(8347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8347||coreaxi4dmacontroller_control_registers.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_control_registers.v'/linenumber/225
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAO110, depth=4, width=42||top.srr(8370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8370||coreaxi4dmacontroller_int_controller_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller_fifo.v'/linenumber/200
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAIOIll, as it has the load but no drivers.||top.srr(8379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8379||coreaxi4dmacontroller_int_controller.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller.v'/linenumber/231
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAlOIll, as it has the load but no drivers.||top.srr(8380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8380||coreaxi4dmacontroller_int_controller.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller.v'/linenumber/242
Implementation;Synthesis||CL169||@W:Pruning unused register CAXI4DMAl0Il. Make sure that there are no unused intermediate registers.||top.srr(8422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8422||coreaxi4dmacontroller_axi4_master_ctrl.v(8102);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/8102
Implementation;Synthesis||CL207||@W:All reachable assignments to CAXI4DMAI01I[3:0] assign 0, register removed by optimization.||top.srr(8423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8423||coreaxi4dmacontroller_axi4_master_ctrl.v(10995);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/10995
Implementation;Synthesis||CL207||@W:All reachable assignments to CAXI4DMAl1Il assign 0, register removed by optimization.||top.srr(8424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8424||coreaxi4dmacontroller_axi4_master_ctrl.v(8133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/8133
Implementation;Synthesis||CL207||@W:All reachable assignments to CAXI4DMAlllI[3:0] assign 0, register removed by optimization.||top.srr(8425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8425||coreaxi4dmacontroller_axi4_master_ctrl.v(7687);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7687
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAlOlI[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8426||coreaxi4dmacontroller_axi4_master_ctrl.v(7579);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7579
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAOO1I[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8427||coreaxi4dmacontroller_axi4_master_ctrl.v(10923);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/10923
Implementation;Synthesis||CL190||@W:Optimizing register bit CAXI4DMAlO1I[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8428||coreaxi4dmacontroller_axi4_master_ctrl.v(10959);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/10959
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of CAXI4DMAlOlI[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(8429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8429||coreaxi4dmacontroller_axi4_master_ctrl.v(7579);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7579
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of CAXI4DMAlO1I[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(8430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8430||coreaxi4dmacontroller_axi4_master_ctrl.v(10959);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/10959
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of CAXI4DMAOO1I[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(8431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8431||coreaxi4dmacontroller_axi4_master_ctrl.v(10923);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/10923
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAl100, depth=256, width=64||top.srr(8450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8450||coreaxi4dmacontroller_cache.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_cache.v'/linenumber/321
Implementation;Synthesis||CL134||@N: Found RAM CAXI4DMAOO10, depth=256, width=64||top.srr(8451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8451||coreaxi4dmacontroller_cache.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_cache.v'/linenumber/321
Implementation;Synthesis||CS101||@W:Index 2 is out of range for variable INTERRUPT||top.srr(8558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8558||coreaxi4dmacontroller.v(2832);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/2832
Implementation;Synthesis||CG878||@W:Bypassing assignment to array location due to out of bounds indexing||top.srr(8559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8559||coreaxi4dmacontroller.v(2832);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/2832
Implementation;Synthesis||CS101||@W:Index 3 is out of range for variable INTERRUPT||top.srr(8560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8560||coreaxi4dmacontroller.v(2840);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/2840
Implementation;Synthesis||CG878||@W:Bypassing assignment to array location due to out of bounds indexing||top.srr(8561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8561||coreaxi4dmacontroller.v(2840);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/2840
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAOOOOI, as it has the load but no drivers.||top.srr(8562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8562||coreaxi4dmacontroller.v(1633);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/1633
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAIOOOI, as it has the load but no drivers.||top.srr(8563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8563||coreaxi4dmacontroller.v(1643);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/1643
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAl11l, as it has the load but no drivers.||top.srr(8564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8564||coreaxi4dmacontroller.v(1728);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/1728
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAI0OOI, as it has the load but no drivers.||top.srr(8565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8565||coreaxi4dmacontroller.v(1736);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/1736
Implementation;Synthesis||CG184||@W:Removing wire CAXI4DMAl0OOI, as it has the load but no drivers.||top.srr(8566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8566||coreaxi4dmacontroller.v(1739);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/1739
Implementation;Synthesis||CS263||@W:Port-width mismatch for port TSTRB. The port definition is 8 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.||top.srr(8569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8569||CoreDMA_Controller.v(389);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller.v'/linenumber/389
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||top.srr(8591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8591||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||top.srr(8592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8592||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8595||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||top.srr(8596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8596||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(8609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8609||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||top.srr(8620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8620||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.||top.srr(8622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8622||CoreUART.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/376
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.||top.srr(8623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8623||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||top.srr(8624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8624||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.||top.srr(8625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8625||CoreUART.v(326);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/326
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.||top.srr(8626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8626||CoreUART.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/293
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.||top.srr(8627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8627||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.||top.srr(8628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8628||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.||top.srr(8629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8629||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.||top.srr(8630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8630||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.||top.srr(8631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8631||CoreUART.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\CoreUART.v'/linenumber/159
Implementation;Synthesis||CG781||@W:Input DRI_CLK on instance PCIE_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8710||PCIe_EP_PCIex4_0_PF_PCIE.v(1870);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1870
Implementation;Synthesis||CG781||@W:Input DRI_ARST_N on instance PCIE_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8711||PCIe_EP_PCIex4_0_PF_PCIE.v(1875);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1875
Implementation;Synthesis||CG781||@W:Input DRI_BRIDGE_CLK on instance PCIE_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8712||PCIe_EP_PCIex4_0_PF_PCIE.v(1879);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1879
Implementation;Synthesis||CG781||@W:Input DRI_BRIDGE_ARST_N on instance PCIE_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8713||PCIe_EP_PCIex4_0_PF_PCIE.v(1885);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1885
Implementation;Synthesis||CG781||@W:Input RX_N on instance PCIESS_LANE3_Pipe_AXI0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8714||PCIe_EP_PCIex4_0_PF_PCIE.v(2845);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/2845
Implementation;Synthesis||CG781||@W:Input RX_P on instance PCIESS_LANE3_Pipe_AXI0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(8715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8715||PCIe_EP_PCIex4_0_PF_PCIE.v(2845);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/2845
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9031||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9032||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9033||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9034||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9035||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9036||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9037||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9038||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9039||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9040||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9041||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9042||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9043||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9044||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9045||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9046||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9047||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9048||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9049||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9050||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9051||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9052||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9053||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9054||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9055||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9056||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9057||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9058||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9059||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9060||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9061||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9062||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9063||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9064||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9065||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9066||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9067||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9068||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9069||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9070||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9071||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9072||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9073||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9074||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9075||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9076||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9077||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9078||PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9081||PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9082||PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9083||PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9086||PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9087||PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9088||PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9089||PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9092||PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9093||PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9094||PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9095||PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9098||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/80
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9099||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/80
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9100||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/81
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9101||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/81
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9102||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/124
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9103||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/124
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9104||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/125
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9105||PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/125
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9108||PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9109||PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9112||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/80
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9113||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/80
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9114||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/81
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9115||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/81
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9116||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/124
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9117||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/124
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9118||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/125
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9119||PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/125
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9122||PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9123||PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9124||PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9125||PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9128||PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9129||PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9130||PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9131||PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9134||PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9135||PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9136||PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9137||PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9140||PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9141||PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9142||PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(9143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9143||PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG133||@W:Object read_access_p is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9160||APB_IF.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/114
Implementation;Synthesis||CL134||@N: Found RAM outdly, depth=8, width=8||top.srr(9173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9173||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||CL134||@N: Found RAM indly, depth=8, width=8||top.srr(9174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9174||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||CG1340||@W:Index into variable dqsw_done could be out of range ; a simulation mismatch is possible.||top.srr(9200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9200||TRN_CLK.v(292);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/292
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top.srr(9228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9228||gate_training.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/376
Implementation;Synthesis||CG290||@W:Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.||top.srr(9229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9229||gate_training.v(1317);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1317
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.||top.srr(9232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9232||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.||top.srr(9233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9233||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9235||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9236||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9237||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9238||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9239||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9240||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9241||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.||top.srr(9244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9244||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 4 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9249||RDLVL_SMS.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/203
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(9250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9250||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(9251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9251||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(9252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9252||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(9253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9253||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(9254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9254||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(9255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9255||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(9256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9256||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 36 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9312||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 36 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9313||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 36 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9314||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 4 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9315||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 4 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9316||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9317||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9318||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9319||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9320||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9321||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9322||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9323||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9324||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9325||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9326||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9327||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9328||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9329||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9330||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9331||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9332||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9333||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9334||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9335||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9336||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9337||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9338||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9339||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9340||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9341||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9342||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9343||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9344||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9345||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9346||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9347||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9348||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9349||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9350||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9351||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9352||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9353||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9354||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9355||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9356||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9357||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9358||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9359||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9360||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(9361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9361||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL271||@W:Pruning unused bits 249 to 248 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9403||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 241 to 240 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9404||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 233 to 232 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9405||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 225 to 224 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9406||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 217 to 216 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9407||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 209 to 208 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9408||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 201 to 200 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9409||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 193 to 192 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9410||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 185 to 184 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9411||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 177 to 176 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9412||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 169 to 168 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9413||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 161 to 160 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9414||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 153 to 152 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9415||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 145 to 144 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9416||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 137 to 136 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9417||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 129 to 128 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9418||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9419||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9420||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9421||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9422||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9423||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9424||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9425||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9426||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9427||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9428||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9429||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9430||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9431||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9432||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9433||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9434||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 25 to 24 of iog_dm_txdata_in_reg_2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9435||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 17 to 16 of iog_dm_txdata_in_reg_2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9436||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9437||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9438||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9441||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9442||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(9443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9443||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(9444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9444||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CG1340||@W:Index into variable data_match could be out of range ; a simulation mismatch is possible.||top.srr(9468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9468||write_callibrator.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/83
Implementation;Synthesis||CL207||@W:All reachable assignments to cal_l_dm_in[31:0] assign 0, register removed by optimization.||top.srr(9473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9473||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=3, width=64||top.srr(9511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9511||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk1[2].fifo_reset_n and merging genblk1[3].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(9520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9520||LANE_ALIGNMENT.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/152
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk1[1].fifo_reset_n and merging genblk1[3].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(9521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9521||LANE_ALIGNMENT.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/152
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk1[0].fifo_reset_n and merging genblk1[3].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(9522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9522||LANE_ALIGNMENT.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/152
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9572||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9573||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9574||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9598||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9599||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9600||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9618||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_2_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9619||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_2_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9620||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_2_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9638||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_3_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9639||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_3_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9640||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_3_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9658||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9659||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(9660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9660||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1919_unconnected, as it has the load but no drivers.||top.srr(9669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9669||PF_DDR4_SS_DDRPHY_BLK.v(22410);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22410
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1818_unconnected, as it has the load but no drivers.||top.srr(9670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9670||PF_DDR4_SS_DDRPHY_BLK.v(22411);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22411
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1717_unconnected, as it has the load but no drivers.||top.srr(9671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9671||PF_DDR4_SS_DDRPHY_BLK.v(22412);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22412
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1616_unconnected, as it has the load but no drivers.||top.srr(9672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9672||PF_DDR4_SS_DDRPHY_BLK.v(22413);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22413
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1515_unconnected, as it has the load but no drivers.||top.srr(9673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9673||PF_DDR4_SS_DDRPHY_BLK.v(22414);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22414
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1414_unconnected, as it has the load but no drivers.||top.srr(9674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9674||PF_DDR4_SS_DDRPHY_BLK.v(22415);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22415
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1919_unconnected, as it has the load but no drivers.||top.srr(9675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9675||PF_DDR4_SS_DDRPHY_BLK.v(22417);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22417
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1818_unconnected, as it has the load but no drivers.||top.srr(9676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9676||PF_DDR4_SS_DDRPHY_BLK.v(22418);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22418
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1717_unconnected, as it has the load but no drivers.||top.srr(9677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9677||PF_DDR4_SS_DDRPHY_BLK.v(22419);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22419
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1616_unconnected, as it has the load but no drivers.||top.srr(9678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9678||PF_DDR4_SS_DDRPHY_BLK.v(22420);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22420
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1515_unconnected, as it has the load but no drivers.||top.srr(9679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9679||PF_DDR4_SS_DDRPHY_BLK.v(22421);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22421
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1414_unconnected, as it has the load but no drivers.||top.srr(9680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9680||PF_DDR4_SS_DDRPHY_BLK.v(22422);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22422
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1919_unconnected, as it has the load but no drivers.||top.srr(9681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9681||PF_DDR4_SS_DDRPHY_BLK.v(22424);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22424
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1818_unconnected, as it has the load but no drivers.||top.srr(9682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9682||PF_DDR4_SS_DDRPHY_BLK.v(22425);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22425
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1717_unconnected, as it has the load but no drivers.||top.srr(9683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9683||PF_DDR4_SS_DDRPHY_BLK.v(22426);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22426
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1616_unconnected, as it has the load but no drivers.||top.srr(9684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9684||PF_DDR4_SS_DDRPHY_BLK.v(22427);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22427
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1515_unconnected, as it has the load but no drivers.||top.srr(9685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9685||PF_DDR4_SS_DDRPHY_BLK.v(22428);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22428
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1414_unconnected, as it has the load but no drivers.||top.srr(9686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9686||PF_DDR4_SS_DDRPHY_BLK.v(22429);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22429
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1919_unconnected, as it has the load but no drivers.||top.srr(9687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9687||PF_DDR4_SS_DDRPHY_BLK.v(22431);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22431
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1818_unconnected, as it has the load but no drivers.||top.srr(9688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9688||PF_DDR4_SS_DDRPHY_BLK.v(22432);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22432
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1717_unconnected, as it has the load but no drivers.||top.srr(9689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9689||PF_DDR4_SS_DDRPHY_BLK.v(22433);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22433
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1616_unconnected, as it has the load but no drivers.||top.srr(9690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9690||PF_DDR4_SS_DDRPHY_BLK.v(22434);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22434
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1515_unconnected, as it has the load but no drivers.||top.srr(9691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9691||PF_DDR4_SS_DDRPHY_BLK.v(22435);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22435
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1414_unconnected, as it has the load but no drivers.||top.srr(9692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9692||PF_DDR4_SS_DDRPHY_BLK.v(22436);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22436
Implementation;Synthesis||CG184||@W:Removing wire DFI_BANK_P0_22_unconnected, as it has the load but no drivers.||top.srr(9693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9693||PF_DDR4_SS_DDRPHY_BLK.v(22443);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22443
Implementation;Synthesis||CG184||@W:Removing wire DFI_BANK_P1_22_unconnected, as it has the load but no drivers.||top.srr(9694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9694||PF_DDR4_SS_DDRPHY_BLK.v(22445);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22445
Implementation;Synthesis||CG184||@W:Removing wire DFI_BANK_P2_22_unconnected, as it has the load but no drivers.||top.srr(9695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9695||PF_DDR4_SS_DDRPHY_BLK.v(22447);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22447
Implementation;Synthesis||CG184||@W:Removing wire DFI_BANK_P3_22_unconnected, as it has the load but no drivers.||top.srr(9696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9696||PF_DDR4_SS_DDRPHY_BLK.v(22449);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22449
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9959||PF_DDR4_SS.v(1526);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1526
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9960||PF_DDR4_SS.v(1566);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1566
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9961||PF_DDR4_SS.v(1604);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1604
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9962||PF_DDR4_SS.v(1643);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1643
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9963||PF_DDR4_SS.v(1682);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1682
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9964||PF_DDR4_SS.v(1721);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1721
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9965||PF_DDR4_SS.v(1758);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1758
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9966||PF_DDR4_SS.v(1797);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1797
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(9967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9967||PF_DDR4_SS.v(1836);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/1836
Implementation;Synthesis||CG794||@N: Using module system_top from library work||top.srr(10027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10027||top.v(1371);liberoaction://cross_probe/hdl/file/'<project>\component\work\top\top.v'/linenumber/1371
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10039||CoreAXI4SRAM_MAINCTRL.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/148
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of ARADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10040||CoreAXI4SRAM_MAINCTRL.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/160
Implementation;Synthesis||CL159||@N: Input AWADDR_slvif is unused.||top.srr(10041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10041||CoreAXI4SRAM_MAINCTRL.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input AWSIZE_slvif is unused.||top.srr(10042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10042||CoreAXI4SRAM_MAINCTRL.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input AWLEN_slvif is unused.||top.srr(10043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10043||CoreAXI4SRAM_MAINCTRL.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input ARBURST_slvif is unused.||top.srr(10044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10044||CoreAXI4SRAM_MAINCTRL.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/153
Implementation;Synthesis||CL159||@N: Input ARADDR_slvif is unused.||top.srr(10045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10045||CoreAXI4SRAM_MAINCTRL.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/154
Implementation;Synthesis||CL159||@N: Input ARBURST is unused.||top.srr(10046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10046||CoreAXI4SRAM_MAINCTRL.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input ARLEN is unused.||top.srr(10047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10047||CoreAXI4SRAM_MAINCTRL.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/161
Implementation;Synthesis||CL159||@N: Input ARSIZE_slvif is unused.||top.srr(10048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10048||CoreAXI4SRAM_MAINCTRL.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input AWCACHE is unused.||top.srr(10051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10051||CoreAXI4SRAM.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input AWPROT is unused.||top.srr(10052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10052||CoreAXI4SRAM.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input AWLOCK is unused.||top.srr(10053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10053||CoreAXI4SRAM.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input ARCACHE is unused.||top.srr(10054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10054||CoreAXI4SRAM.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/166
Implementation;Synthesis||CL159||@N: Input ARPROT is unused.||top.srr(10055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10055||CoreAXI4SRAM.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/167
Implementation;Synthesis||CL159||@N: Input ARLOCK is unused.||top.srr(10056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10056||CoreAXI4SRAM.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v'/linenumber/168
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||top.srr(10063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10063||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_RESET\PF_RESET_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 16 to 14 of DFI_ADDRESS_P0[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10074||PF_DDR4_SS_DDRPHY_BLK.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/235
Implementation;Synthesis||CL246||@W:Input port bits 16 to 14 of DFI_ADDRESS_P1[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10075||PF_DDR4_SS_DDRPHY_BLK.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/236
Implementation;Synthesis||CL246||@W:Input port bits 16 to 14 of DFI_ADDRESS_P2[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10076||PF_DDR4_SS_DDRPHY_BLK.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/237
Implementation;Synthesis||CL246||@W:Input port bits 16 to 14 of DFI_ADDRESS_P3[16:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10077||PF_DDR4_SS_DDRPHY_BLK.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/238
Implementation;Synthesis||CL246||@W:Input port bits 31 to 1 of DFI_RDDATA_EN_P0[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10078||PF_DDR4_SS_DDRPHY_BLK.v(282);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/282
Implementation;Synthesis||CL246||@W:Input port bits 31 to 1 of DFI_RDDATA_EN_P1[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10079||PF_DDR4_SS_DDRPHY_BLK.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/283
Implementation;Synthesis||CL246||@W:Input port bits 31 to 1 of DFI_RDDATA_EN_P2[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10080||PF_DDR4_SS_DDRPHY_BLK.v(284);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/284
Implementation;Synthesis||CL246||@W:Input port bits 31 to 1 of DFI_RDDATA_EN_P3[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10081||PF_DDR4_SS_DDRPHY_BLK.v(285);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/285
Implementation;Synthesis||CL246||@W:Input port bits 31 to 1 of DFI_WRDATA_EN_P0[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10082||PF_DDR4_SS_DDRPHY_BLK.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/301
Implementation;Synthesis||CL246||@W:Input port bits 31 to 1 of DFI_WRDATA_EN_P1[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10083||PF_DDR4_SS_DDRPHY_BLK.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/302
Implementation;Synthesis||CL246||@W:Input port bits 31 to 1 of DFI_WRDATA_EN_P2[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10084||PF_DDR4_SS_DDRPHY_BLK.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/303
Implementation;Synthesis||CL246||@W:Input port bits 31 to 1 of DFI_WRDATA_EN_P3[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10085||PF_DDR4_SS_DDRPHY_BLK.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/304
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10086||PF_DDR4_SS_DDRPHY_BLK.v(22416);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22416
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10087||PF_DDR4_SS_DDRPHY_BLK.v(22423);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22423
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10088||PF_DDR4_SS_DDRPHY_BLK.v(22430);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22430
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10089||PF_DDR4_SS_DDRPHY_BLK.v(22437);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/22437
Implementation;Synthesis||CL156||@W:*Input un1_DFI_BANK_P0[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10090||acg5.v(310);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\acg5.v'/linenumber/310
Implementation;Synthesis||CL156||@W:*Input un1_DFI_BANK_P1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10091||acg5.v(310);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\acg5.v'/linenumber/310
Implementation;Synthesis||CL156||@W:*Input un1_DFI_BANK_P2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10092||acg5.v(310);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\acg5.v'/linenumber/310
Implementation;Synthesis||CL156||@W:*Input un1_DFI_BANK_P3[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(10093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10093||acg5.v(310);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\acg5.v'/linenumber/310
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_BG_PATTERN is unused.||top.srr(10094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10094||PF_DDR4_SS_DDRPHY_BLK.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/247
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_CAPTURE is unused.||top.srr(10095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10095||PF_DDR4_SS_DDRPHY_BLK.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/248
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_EN is unused.||top.srr(10096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10096||PF_DDR4_SS_DDRPHY_BLK.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/249
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_START is unused.||top.srr(10097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10097||PF_DDR4_SS_DDRPHY_BLK.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/250
Implementation;Synthesis||CL159||@N: Input DFI_CALVL_TRN_COMMAND is unused.||top.srr(10098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10098||PF_DDR4_SS_DDRPHY_BLK.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/251
Implementation;Synthesis||CL159||@N: Input DFI_CTRLR_BUSY is unused.||top.srr(10099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10099||PF_DDR4_SS_DDRPHY_BLK.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/264
Implementation;Synthesis||CL159||@N: Input DFI_LVL_PATTERN is unused.||top.srr(10100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10100||PF_DDR4_SS_DDRPHY_BLK.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/267
Implementation;Synthesis||CL159||@N: Input DFI_LVL_PERIODIC is unused.||top.srr(10101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10101||PF_DDR4_SS_DDRPHY_BLK.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/268
Implementation;Synthesis||CL159||@N: Input DFI_PHYUPD_ACK is unused.||top.srr(10102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10102||PF_DDR4_SS_DDRPHY_BLK.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\PF_DDR4_SS_DDRPHY_BLK.v'/linenumber/273
Implementation;Synthesis||CL159||@N: Input CLK is unused.||top.srr(10111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10111||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||top.srr(10112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10112||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input CLK is unused.||top.srr(10127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10127||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_3_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||top.srr(10128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10128||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_3_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input CLK is unused.||top.srr(10143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10143||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_2_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||top.srr(10144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10144||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_2_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input CLK is unused.||top.srr(10159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10159||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||top.srr(10160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10160||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input CLK is unused.||top.srr(10181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10181||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL159||@N: Input RESET is unused.||top.srr(10182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10182||PF_LANECTRL_PAUSE_SYNC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/15
Implementation;Synthesis||CL135||@N: Found sequential shift reset_n_int with address depth of 3 words and data bit width of 1.||top.srr(10191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10191||CoreDDR_TIP_INT.v(1438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1438
Implementation;Synthesis||CL135||@N: Found sequential shift dfi_rddata_en_p0 with address depth of 4 words and data bit width of 1.||top.srr(10192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10192||CoreDDR_TIP_INT.v(1475);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1475
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P0 is unused.||top.srr(10193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10193||CoreDDR_TIP_INT.v(653);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/653
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P1 is unused.||top.srr(10194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10194||CoreDDR_TIP_INT.v(654);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/654
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P2 is unused.||top.srr(10195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10195||CoreDDR_TIP_INT.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/655
Implementation;Synthesis||CL159||@N: Input DFI_WRDATA_MASK_P3 is unused.||top.srr(10196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10196||CoreDDR_TIP_INT.v(656);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/656
Implementation;Synthesis||CL159||@N: Input dqsw_delay_line_oor is unused.||top.srr(10209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10209||TIP_CTRL_BLK.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/447
Implementation;Synthesis||CL279||@W:Pruning register bits 255 to 232 of cal_l_datain[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10212||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 223 to 200 of cal_l_datain[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10213||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 191 to 168 of cal_l_datain[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10214||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 159 to 136 of cal_l_datain[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10215||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 127 to 104 of cal_l_datain[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10216||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 95 to 72 of cal_l_datain[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10217||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 63 to 40 of cal_l_datain[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10218||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 8 of cal_l_datain[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10219||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(10220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10220||write_callibrator.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/465
Implementation;Synthesis||CL246||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10237||write_callibrator.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/37
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(10240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10240||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10241||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(10242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10242||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dm_oe_p3_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10254||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dm_oe_p2_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10255||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dm_oe_p1_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10256||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dm_oe_p0_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10257||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dqs_oe_p3_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10258||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dqs_oe_p2_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10259||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dqs_oe_p1_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10260||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dqs_oe_p0_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10261||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of iog_oe_p3_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10262||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of iog_oe_p2_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10263||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of iog_oe_p1_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10264||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of iog_oe_p0_reg[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10265||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of iog_oe_p3_reg_2[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10266||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of iog_oe_p2_reg_2[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10267||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of iog_oe_p1_reg_2[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10268||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dqs_oe_p3_reg_2[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10269||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dqs_oe_p2_reg_2[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10270||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dqs_oe_p1_reg_2[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10271||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dm_oe_p3_reg_2[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10272||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dm_oe_p2_reg_2[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10273||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dm_oe_p1_reg_2[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10274||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL159||@N: Input dfi_rdlvl_en is unused.||top.srr(10275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10275||PHY_SIG_MOD.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input dfi_rdlvl_gate_en is unused.||top.srr(10276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10276||PHY_SIG_MOD.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_0_n_p0 is unused.||top.srr(10277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10277||PHY_SIG_MOD.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_0_n_p1 is unused.||top.srr(10278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10278||PHY_SIG_MOD.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_0_n_p2 is unused.||top.srr(10279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10279||PHY_SIG_MOD.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_1_n_p0 is unused.||top.srr(10280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10280||PHY_SIG_MOD.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_1_n_p1 is unused.||top.srr(10281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10281||PHY_SIG_MOD.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input dfi_rddata_cs_1_n_p2 is unused.||top.srr(10282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10282||PHY_SIG_MOD.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/137
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_0_n_p0 is unused.||top.srr(10283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10283||PHY_SIG_MOD.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_0_n_p1 is unused.||top.srr(10284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10284||PHY_SIG_MOD.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_0_n_p2 is unused.||top.srr(10285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10285||PHY_SIG_MOD.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_0_n_p3 is unused.||top.srr(10286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10286||PHY_SIG_MOD.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_1_n_p0 is unused.||top.srr(10287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10287||PHY_SIG_MOD.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_1_n_p1 is unused.||top.srr(10288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10288||PHY_SIG_MOD.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_1_n_p2 is unused.||top.srr(10289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10289||PHY_SIG_MOD.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input dfi_wrdata_cs_1_n_p3 is unused.||top.srr(10290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10290||PHY_SIG_MOD.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/147
Implementation;Synthesis||CL246||@W:Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10295||LEVELLING.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v'/linenumber/118
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of dfi_rdlvl_resp_extrnl[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10298||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_trn_compl_current.||top.srr(10299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10299||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of apb_pause_int[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10314||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_APB_IOG_CONTROLLER_current.||top.srr(10317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10317||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||CL177||@W:Sharing sequential element move and merging visual_APB_IOG_CONTROLLER_current. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(10318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10318||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||CL246||@W:Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10319||APB_IOG_CTRL_SM.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input vref_out_of_range is unused.||top.srr(10322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10322||VREF_TR.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input apb_addr is unused.||top.srr(10323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10323||VREF_TR.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/47
Implementation;Synthesis||CL159||@N: Input apb_we is unused.||top.srr(10324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10324||VREF_TR.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/48
Implementation;Synthesis||CL159||@N: Input apb_wrdata is unused.||top.srr(10325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10325||VREF_TR.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/49
Implementation;Synthesis||CL159||@N: Input dfi_rddata is unused.||top.srr(10326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10326||VREF_TR.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input dfi_rdlvl_cs_0_n is unused.||top.srr(10327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10327||VREF_TR.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input dfi_rdlvl_cs_1_n is unused.||top.srr(10328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10328||VREF_TR.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v'/linenumber/60
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(10331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10331||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(10332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10332||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(10333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10333||WRLVL_BOT.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/114
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10355||WRLVL.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/54
Implementation;Synthesis||CL246||@W:Input port bits 34 to 27 of tx_out_of_range[35:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10356||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis||CL246||@W:Input port bits 25 to 18 of tx_out_of_range[35:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10357||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of tx_out_of_range[35:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10358||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of tx_out_of_range[35:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10359||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input apb_we is unused.||top.srr(10360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10360||WRLVL.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input apb_wrdata is unused.||top.srr(10361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10361||WRLVL.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input dfi_wrlvl_cs_1_n is unused.||top.srr(10362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10362||WRLVL.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input apb_we is unused.||top.srr(10367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10367||RDLVL_TRAIN.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v'/linenumber/103
Implementation;Synthesis||CL159||@N: Input apb_wrdata is unused.||top.srr(10368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10368||RDLVL_TRAIN.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v'/linenumber/104
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10371||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(10372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10372||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_Lane_Fifo_Protect_current.||top.srr(10373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10373||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_rx_valid_current.||top.srr(10379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10379||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_dq_dqs_optimisation_current.||top.srr(10387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10387||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10388||dq_align_dqs_optimization.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input dfi_rddata_en is unused.||top.srr(10389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10389||dq_align_dqs_optimization.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_2_current.||top.srr(10392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10392||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_1_current.||top.srr(10398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10398||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_0_current.||top.srr(10404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10404||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_gate_training_current.||top.srr(10410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10410||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10442||gate_training.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input SCLK is unused.||top.srr(10447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10447||DLL_MON.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v'/linenumber/19
Implementation;Synthesis||CL159||@N: Input reset_n is unused.||top.srr(10448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10448||DLL_MON.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input dll_dly_diff is unused.||top.srr(10449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10449||DLL_MON.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v'/linenumber/25
Implementation;Synthesis||CL159||@N: Input dfi_ctrlupd_req is unused.||top.srr(10450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10450||DLL_MON.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v'/linenumber/28
Implementation;Synthesis||CL134||@N: Found RAM late, depth=8, width=1||top.srr(10453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10453||trn_bclksclk.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/293
Implementation;Synthesis||CL134||@N: Found RAM early, depth=8, width=1||top.srr(10454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10454||trn_bclksclk.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/293
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(10455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10455||trn_bclksclk.v(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/316
Implementation;Synthesis||CL159||@N: Input eye_monitor_early is unused.||top.srr(10474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10474||trn_bclksclk.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/27
Implementation;Synthesis||CL159||@N: Input eye_monitor_late is unused.||top.srr(10475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10475||trn_bclksclk.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/28
Implementation;Synthesis||CL159||@N: Input apb_addr is unused.||top.srr(10476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10476||trn_bclksclk.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/41
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(10479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10479||trn_dqsw.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/229
Implementation;Synthesis||CL279||@W:Pruning register bits 8 to 5 of current_state[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10480||trn_dqsw.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/229
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 2 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(10483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10483||TRN_CLK.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/418
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(10484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10484||TRN_CLK.v(328);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/328
Implementation;Synthesis||CL247||@W:Input port bit 7 of dqsw270_igear_rx[7:0] is unused||top.srr(10492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10492||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 5 of dqsw270_igear_rx[7:0] is unused||top.srr(10494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10494||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 3 of dqsw270_igear_rx[7:0] is unused||top.srr(10496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10496||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 1 of dqsw270_igear_rx[7:0] is unused||top.srr(10498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10498||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 7 of dqsw_igear_rx[7:0] is unused||top.srr(10500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10500||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL247||@W:Input port bit 5 of dqsw_igear_rx[7:0] is unused||top.srr(10502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10502||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL247||@W:Input port bit 3 of dqsw_igear_rx[7:0] is unused||top.srr(10504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10504||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL247||@W:Input port bit 1 of dqsw_igear_rx[7:0] is unused||top.srr(10506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10506||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL159||@N: Input refclk_eye_monitor_early is unused.||top.srr(10508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10508||TRN_CLK.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/156
Implementation;Synthesis||CL159||@N: Input refclk_eye_monitor_late is unused.||top.srr(10509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10509||TRN_CLK.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/157
Implementation;Synthesis||CL159||@N: Input dqsw_eye_monitor_early is unused.||top.srr(10510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10510||TRN_CLK.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input dqsw_eye_monitor_late is unused.||top.srr(10511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10511||TRN_CLK.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/164
Implementation;Synthesis||CL159||@N: Input dqsw270_eye_monitor_early is unused.||top.srr(10512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10512||TRN_CLK.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/166
Implementation;Synthesis||CL159||@N: Input dqsw270_eye_monitor_late is unused.||top.srr(10513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10513||TRN_CLK.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/167
Implementation;Synthesis||CL159||@N: Input cmd_eye_monitor_early is unused.||top.srr(10514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10514||TRN_CLK.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/182
Implementation;Synthesis||CL159||@N: Input cmd_eye_monitor_late is unused.||top.srr(10515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10515||TRN_CLK.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/183
Implementation;Synthesis||CL159||@N: Input dqsw270_igear_rx8 is unused.||top.srr(10516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10516||TRN_CLK.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/236
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(10525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10525||trn_cmdaddr.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/353
Implementation;Synthesis||CL246||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(10557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10557||trn_cmdaddr.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/49
Implementation;Synthesis||CL159||@N: Input refclk_eye_monitor_early is unused.||top.srr(10558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10558||trn_cmdaddr.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/33
Implementation;Synthesis||CL159||@N: Input refclk_eye_monitor_late is unused.||top.srr(10559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10559||trn_cmdaddr.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/34
Implementation;Synthesis||CL189||@N: Register bit wait_cnt[2] is always 0.||top.srr(10562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10562||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(10563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10563||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_Start_current.||top.srr(10564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10564||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL156||@W:*Input un1_nc76[10:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11193||PCIe_EP_PCIex4_0_PF_PCIE.v(1870);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1870
Implementation;Synthesis||CL156||@W:*Input un1_nc109[32:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11194||PCIe_EP_PCIex4_0_PF_PCIE.v(1871);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1871
Implementation;Synthesis||CL156||@W:*Input un1_nc153[10:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11195||PCIe_EP_PCIex4_0_PF_PCIE.v(1880);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1880
Implementation;Synthesis||CL156||@W:*Input un1_nc186[32:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11196||PCIe_EP_PCIex4_0_PF_PCIE.v(1881);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/1881
Implementation;Synthesis||CL156||@W:*Input un1_nc394[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11197||PCIe_EP_PCIex4_0_PF_PCIE.v(3783);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/3783
Implementation;Synthesis||CL156||@W:*Input un1_nc405[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11198||PCIe_EP_PCIex4_0_PF_PCIE.v(3786);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/3786
Implementation;Synthesis||CL156||@W:*Input un1_nc416[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11199||PCIe_EP_PCIex4_0_PF_PCIE.v(3809);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIex4_0\PCIe_EP_PCIex4_0_PF_PCIE.v'/linenumber/3809
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register lnk_m_cs.||top.srr(11208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11208||g5_apblink_master.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_PCIE\2.0.104\g5_apblink_master.v'/linenumber/130
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine lnk_m_cs||top.srr(11231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11231||g5_apblink_master.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_PCIE\2.0.104\g5_apblink_master.v'/linenumber/130
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||top.srr(11282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11282||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rdata_state.||top.srr(11289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11289||PATTERN_GEN_CHECKER.v(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register raddr_state.||top.srr(11296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11296||PATTERN_GEN_CHECKER.v(368);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/368
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register wdata_state.||top.srr(11302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11302||PATTERN_GEN_CHECKER.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register waddr_state.||top.srr(11309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11309||PATTERN_GEN_CHECKER.v(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/143
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||top.srr(11330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11330||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||top.srr(11339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11339||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_state.||top.srr(11352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11352||CMD_CTRLR.v(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\CMD_CTRLR.v'/linenumber/125
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAI0OOI[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11391||coreaxi4dmacontroller.v(1736);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/1736
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAl0OOI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11392||coreaxi4dmacontroller.v(1739);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/1739
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAI11l to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11393||coreaxi4dmacontroller.v(2379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/2379
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAl11l[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11394||coreaxi4dmacontroller.v(1728);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/1728
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAOOOOI[63:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11395||coreaxi4dmacontroller.v(1633);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/1633
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAIOOOI[11:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11396||coreaxi4dmacontroller.v(1643);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v'/linenumber/1643
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAllII.||top.srr(11401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11401||coreaxi4dmacontroller_axi4_master_ctrl.v(8210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/8210
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAI0II.||top.srr(11413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11413||coreaxi4dmacontroller_axi4_master_ctrl.v(3977);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/3977
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of CAXI4DMAlOlI[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(11427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11427||coreaxi4dmacontroller_axi4_master_ctrl.v(7579);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7579
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of CAXI4DMAOO1I[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(11428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11428||coreaxi4dmacontroller_axi4_master_ctrl.v(10923);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/10923
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAIOIll[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11435||coreaxi4dmacontroller_int_controller.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller.v'/linenumber/231
Implementation;Synthesis||CL156||@W:*Input CAXI4DMAlOIll[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11436||coreaxi4dmacontroller_int_controller.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller.v'/linenumber/242
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||top.srr(11445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11445||coreaxi4dmacontroller_wr_tran_ctrl.v(641);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/641
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of CAXI4DMAIl01l[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(11457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11457||coreaxi4dmacontroller_wr_tran_ctrl.v(1728);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/1728
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||top.srr(11462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11462||coreaxi4dmacontroller_trans_ack.v(451);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_trans_ack.v'/linenumber/451
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of CAXI4DMAlI00l[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(11470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11470||coreaxi4dmacontroller_rd_tran_ctrl.v(1920);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_rd_tran_ctrl.v'/linenumber/1920
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||top.srr(11471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11471||coreaxi4dmacontroller_rd_tran_ctrl.v(585);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_rd_tran_ctrl.v'/linenumber/585
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||top.srr(11486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11486||coreaxi4dmacontroller_int_error_ctrl_fsm.v(1641);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/1641
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||top.srr(11505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11505||coreaxi4dmacontroller_int_status_mux.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_status_mux.v'/linenumber/235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||top.srr(11514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11514||coreaxi4dmacontroller_dma_arbiter.v(1540);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/1540
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri1RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11520||coreaxi4dmacontroller_arbiter_mapping.v(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/12
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri2RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11521||coreaxi4dmacontroller_arbiter_mapping.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/16
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri3RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11522||coreaxi4dmacontroller_arbiter_mapping.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/20
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri4RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11523||coreaxi4dmacontroller_arbiter_mapping.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/24
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri5RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11524||coreaxi4dmacontroller_arbiter_mapping.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/28
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri6RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11525||coreaxi4dmacontroller_arbiter_mapping.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/32
Implementation;Synthesis||CL156||@W:*Input intDscrptrNum_Pri7RRA[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(11526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11526||coreaxi4dmacontroller_arbiter_mapping.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\..\..\..\coreaxi4dmacontroller_arbiter_mapping.v'/linenumber/36
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||top.srr(11533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11533||coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v(481);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v'/linenumber/481
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||top.srr(11546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11546||coreaxi4dmacontroller_dscrptr_src_mux.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dscrptr_src_mux.v'/linenumber/733
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||top.srr(11556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11556||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/547
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||top.srr(11565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11565||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/547
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAll1II.||top.srr(11572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11572||coreaxi4dmacontroller_buffer_descriptors.v(3228);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/3228
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAIO1II.||top.srr(11597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11597||coreaxi4dmacontroller_buffer_descriptors.v(2453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2453
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CAXI4DMAl10OI.||top.srr(11610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11610||coreaxi4dmacontroller_axi4_lite_slave_ctrl.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v'/linenumber/465
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateARd.||top.srr(11632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11632||SlvAxi4ProtConvRead.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateAWr.||top.srr(11643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11643||SlvAxi4ProtConvWrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11662||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11671||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11680||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11699||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11708||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11717||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11726||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL247||@W:Input port bit 3 of SLAVE_BID[3:0] is unused||top.srr(11739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11739||Axi4CrossBar.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/166
Implementation;Synthesis||CL247||@W:Input port bit 3 of SLAVE_RID[3:0] is unused||top.srr(11741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11741||Axi4CrossBar.v(188);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/188
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register wstate.||top.srr(11745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11745||AXI_IO_CTRL.v(171);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI_IO_CTRL.v'/linenumber/171
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register dma_status_state.||top.srr(11753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11753||AXI4DMA_INIT.v(532);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI4DMA_INIT.v'/linenumber/532
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register axi_write_state.||top.srr(11759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11759||AXI4DMA_INIT.v(456);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI4DMA_INIT.v'/linenumber/456
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register dmainit_state.||top.srr(11766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11766||AXI4DMA_INIT.v(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI4DMA_INIT.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||top.srr(11796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11796||coreahblite.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/184
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||top.srr(11798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11798||coreahblite.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/197
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||top.srr(11800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11800||coreahblite.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/210
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||top.srr(11802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11802||coreahblite.v(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/223
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||top.srr(11804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11804||coreahblite.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/236
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||top.srr(11806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11806||coreahblite.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/249
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||top.srr(11808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11808||coreahblite.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/262
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||top.srr(11810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11810||coreahblite.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/275
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||top.srr(11812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11812||coreahblite.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/288
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||top.srr(11814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11814||coreahblite.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/301
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||top.srr(11816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11816||coreahblite.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/314
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||top.srr(11818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11818||coreahblite.v(327);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/327
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||top.srr(11820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11820||coreahblite.v(340);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/340
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||top.srr(11822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11822||coreahblite.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/353
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||top.srr(11824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11824||coreahblite.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/366
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||top.srr(11826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11826||coreahblite.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/379
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||top.srr(11828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11828||coreahblite.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_AHBL\Core_AHBL_0\rtl\vlog\core\coreahblite.v'/linenumber/392
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||top.srr(11836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11836||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11871||CoreAXItoAHBL_AHBMasterCtrl.v(445);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/445
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(11878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11878||CoreAXItoAHBL_AXISlaveCtrl.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v'/linenumber/473
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS[1:0] is unused||top.srr(11902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11902||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register penableSchedulerState.||top.srr(11908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11908||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbToApbSMState.||top.srr(11916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11916||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateARd.||top.srr(11998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/11998||SlvAxi4ProtConvRead.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateAWr.||top.srr(12013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12013||SlvAxi4ProtConvWrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(12032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12032||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(12041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12041||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(12050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12050||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(12059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12059||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(12090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12090||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(12099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12099||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(12108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12108||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(12117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12117||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(12130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12130||DERR_Slave.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/233
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\hdl\system_top.vhd'.||top.srr(12246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12246||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(12248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12248||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.system_top.arch_imp.||top.srr(12249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12249||system_top.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\system_top.vhd'/linenumber/7
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.||top.srr(12288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12288||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z69_layer0.||top.srr(12289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12289||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z70_layer0.||top.srr(12290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12290||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z73_layer0.||top.srr(12291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12291||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.||top.srr(12292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12292||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.||top.srr(12293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12293||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z66_layer0.||top.srr(12294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12294||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z67_layer0.||top.srr(12295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12295||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12296||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43_layer0.||top.srr(12297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12297||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44_layer0.||top.srr(12298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12298||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_layer0.||top.srr(12299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12299||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12300||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z47_layer0.||top.srr(12301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12301||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z48_layer0.||top.srr(12302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12302||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.||top.srr(12303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12303||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12304||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z51_layer0.||top.srr(12305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12305||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z52_layer0.||top.srr(12306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12306||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_layer0.||top.srr(12307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12307||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12308||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z54_layer0.||top.srr(12309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12309||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z55_layer0.||top.srr(12310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12310||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_layer0.||top.srr(12311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12311||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12312||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37_layer0.||top.srr(12313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12313||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38_layer0.||top.srr(12314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12314||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.||top.srr(12315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12315||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12316||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(12317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12317||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z30_layer0.||top.srr(12318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12318||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31_layer0.||top.srr(12319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12319||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12320||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(12321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12321||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z33_layer0.||top.srr(12322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12322||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31_layer0.||top.srr(12323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12323||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12324||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s.||top.srr(12325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12325||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z35_layer0.||top.srr(12326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12326||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31_layer0.||top.srr(12327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12327||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12328||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12329||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12330||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12331||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12332||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12333||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24_layer0.||top.srr(12334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12334||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24_layer0.||top.srr(12335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12335||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24_layer0.||top.srr(12336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12336||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24_layer0.||top.srr(12337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12337||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z25_layer0.||top.srr(12338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12338||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z25_layer0.||top.srr(12339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12339||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z21_layer0.||top.srr(12340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12340||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z22_layer0.||top.srr(12341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12341||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z22_layer0.||top.srr(12342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12342||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||top.srr(12343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12343||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2_layer0.||top.srr(12344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12344||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z10_layer0.||top.srr(12345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12345||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s.||top.srr(12346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12346||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4_layer0.||top.srr(12347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12347||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s.||top.srr(12348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12348||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z17_layer0.||top.srr(12349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12349||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z18_layer0.||top.srr(12350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12350||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[2\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z19_layer0.||top.srr(12351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12351||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||top.srr(12352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12352||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||top.srr(12353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12353||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s.||top.srr(12354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12354||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9_layer0.||top.srr(12355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12355||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z15_layer0.||top.srr(12356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12356||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z15_layer0.||top.srr(12357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12357||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||top.srr(12358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12358||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2_layer0.||top.srr(12359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12359||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z10_layer0.||top.srr(12360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12360||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s.||top.srr(12361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12361||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4_layer0.||top.srr(12362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12362||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s.||top.srr(12363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12363||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.||top.srr(12413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12413||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z69_layer0.||top.srr(12414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12414||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z70_layer0.||top.srr(12415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12415||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z73_layer0.||top.srr(12416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12416||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.||top.srr(12417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12417||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.||top.srr(12418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12418||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z66_layer0.||top.srr(12419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12419||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z67_layer0.||top.srr(12420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12420||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12421||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43_layer0.||top.srr(12422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12422||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44_layer0.||top.srr(12423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12423||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_layer0.||top.srr(12424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12424||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12425||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z47_layer0.||top.srr(12426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12426||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z48_layer0.||top.srr(12427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12427||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.||top.srr(12428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12428||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12429||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z51_layer0.||top.srr(12430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12430||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z52_layer0.||top.srr(12431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12431||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_layer0.||top.srr(12432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12432||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12433||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z54_layer0.||top.srr(12434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12434||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z55_layer0.||top.srr(12435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12435||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_layer0.||top.srr(12436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12436||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12437||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37_layer0.||top.srr(12438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12438||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38_layer0.||top.srr(12439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12439||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.||top.srr(12440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12440||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12441||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(12442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12442||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z30_layer0.||top.srr(12443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12443||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31_layer0.||top.srr(12444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12444||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12445||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(12446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12446||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z33_layer0.||top.srr(12447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12447||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31_layer0.||top.srr(12448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12448||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12449||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s.||top.srr(12450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12450||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z35_layer0.||top.srr(12451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12451||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31_layer0.||top.srr(12452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12452||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12453||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12454||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12455||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12456||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12457||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12458||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24_layer0.||top.srr(12459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12459||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24_layer0.||top.srr(12460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12460||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[5\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24_layer0.||top.srr(12461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12461||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24_layer0.||top.srr(12462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12462||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z25_layer0.||top.srr(12463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12463||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[4\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z25_layer0.||top.srr(12464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12464||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z21_layer0.||top.srr(12465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12465||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z22_layer0.||top.srr(12466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12466||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z22_layer0.||top.srr(12467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12467||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||top.srr(12468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12468||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2_layer0.||top.srr(12469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12469||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z10_layer0.||top.srr(12470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12470||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s.||top.srr(12471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12471||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4_layer0.||top.srr(12472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12472||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s.||top.srr(12473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12473||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z17_layer0.||top.srr(12474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12474||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z18_layer0.||top.srr(12475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12475||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: MD\.genblk1\[2\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z19_layer0.||top.srr(12476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12476||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||top.srr(12477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12477||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||top.srr(12478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12478||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s.||top.srr(12479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12479||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9_layer0.||top.srr(12480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12480||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z15_layer0.||top.srr(12481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12481||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z15_layer0.||top.srr(12482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12482||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||top.srr(12483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12483||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2_layer0.||top.srr(12484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12484||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z10_layer0.||top.srr(12485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12485||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s.||top.srr(12486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12486||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4_layer0.||top.srr(12487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12487||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s.||top.srr(12488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12488||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||MF499||@W:Found issues with constraints. Check report file D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\top_scck.rpt.||top.srr(12526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12526||null;null
Implementation;Synthesis||BN309||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||top.srr(12527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12527||null;null
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.||top.srr(12537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12537||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z69_layer0.||top.srr(12538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12538||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z70_layer0.||top.srr(12539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12539||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z73_layer0.||top.srr(12540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12540||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.||top.srr(12541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12541||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.||top.srr(12542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12542||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z66_layer0.||top.srr(12543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12543||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z67_layer0.||top.srr(12544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12544||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12545||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43_layer0.||top.srr(12546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12546||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44_layer0.||top.srr(12547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12547||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_layer0.||top.srr(12548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12548||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12549||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z47_layer0.||top.srr(12550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12550||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z48_layer0.||top.srr(12551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12551||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.||top.srr(12552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12552||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12553||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z51_layer0.||top.srr(12554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12554||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z52_layer0.||top.srr(12555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12555||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_layer0.||top.srr(12556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12556||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12557||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z54_layer0.||top.srr(12558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12558||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z55_layer0.||top.srr(12559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12559||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_layer0.||top.srr(12560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12560||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_6s_32s_64s_0s_1s.||top.srr(12561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12561||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z37_layer0.||top.srr(12562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12562||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z38_layer0.||top.srr(12563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12563||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z41_layer0.||top.srr(12564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12564||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12565||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.||top.srr(12566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12566||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z30_layer0.||top.srr(12567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12567||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31_layer0.||top.srr(12568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12568||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12569||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.||top.srr(12570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12570||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z33_layer0.||top.srr(12571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12571||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31_layer0.||top.srr(12572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12572||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||top.srr(12573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12573||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s.||top.srr(12574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12574||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z35_layer0.||top.srr(12575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12575||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z31_layer0.||top.srr(12576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12576||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12577||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12578||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12579||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[4\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12580||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[5\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12581||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_2s_2.||top.srr(12582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12582||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24_layer0.||top.srr(12583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12583||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24_layer0.||top.srr(12584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12584||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[5\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24_layer0.||top.srr(12585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12585||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z24_layer0.||top.srr(12586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12586||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z25_layer0.||top.srr(12587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12587||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[4\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z25_layer0.||top.srr(12588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12588||wdatacontroller.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v'/linenumber/25
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z21_layer0.||top.srr(12589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12589||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z22_layer0.||top.srr(12590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12590||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z22_layer0.||top.srr(12591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12591||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||top.srr(12592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12592||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2_layer0.||top.srr(12593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12593||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z10_layer0.||top.srr(12594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12594||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s.||top.srr(12595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12595||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4_layer0.||top.srr(12596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12596||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_1_10s_4294967295s.||top.srr(12597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12597||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z17_layer0.||top.srr(12598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12598||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z18_layer0.||top.srr(12599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12599||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances MD\.genblk1\[2\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z19_layer0.||top.srr(12600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12600||rdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||top.srr(12601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12601||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_60_6s_9s.||top.srr(12602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12602||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_2s_6s_3s_4s_64s_0s_1s_63_6s_9s.||top.srr(12603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12603||readdatacontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z9_layer0.||top.srr(12604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12604||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[2\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z15_layer0.||top.srr(12605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12605||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z15_layer0.||top.srr(12606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12606||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_3s_2s_1s_0.||top.srr(12607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12607||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z2_layer0.||top.srr(12608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12608||addresscontroller.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z10_layer0.||top.srr(12609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12609||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s.||top.srr(12610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12610||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z4_layer0.||top.srr(12611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12611||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_3s_6s_1s_1s_1s_1s_0_10s_4294967295s.||top.srr(12612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12612||mastercontrol.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v'/linenumber/23
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_16 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12619||coreahblite_matrix4x16.v(3888);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3888
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_15 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12620||coreahblite_matrix4x16.v(3837);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3837
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_14 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12621||coreahblite_matrix4x16.v(3786);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3786
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_13 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12622||coreahblite_matrix4x16.v(3735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3735
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_12 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12623||coreahblite_matrix4x16.v(3684);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3684
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_11 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12624||coreahblite_matrix4x16.v(3633);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3633
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_9 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12625||coreahblite_matrix4x16.v(3531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3531
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_8 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12626||coreahblite_matrix4x16.v(3480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3480
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_7 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12627||coreahblite_matrix4x16.v(3429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3429
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_6 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12628||coreahblite_matrix4x16.v(3378);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3378
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_5 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12629||coreahblite_matrix4x16.v(3327);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3327
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_4 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12630||coreahblite_matrix4x16.v(3276);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3276
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_3 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12631||coreahblite_matrix4x16.v(3225);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3225
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_2 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12632||coreahblite_matrix4x16.v(3174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3174
Implementation;Synthesis||BN132||@W:Removing user instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_10 because it is equivalent to instance AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12633||coreahblite_matrix4x16.v(3582);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3582
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.axi4dma_init_0.axi_read_state because it is equivalent to instance CoreDMA_IO_CTRL_0.axi4dma_init_0.rready_o. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12634||axi4dma_init.v(616);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI4DMA_INIT.v'/linenumber/616
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.axi_io_ctrl_0.rvalid_o because it is equivalent to instance CoreDMA_IO_CTRL_0.axi_io_ctrl_0.rlast_o. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12635||axi_io_ctrl.v(277);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI_IO_CTRL.v'/linenumber/277
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||top.srr(12636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12636||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12637||pcie_ep_pcie_ref_clk_0_pf_xcvr_ref_clk.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIe_REF_CLK_0\PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v'/linenumber/24
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK(verilog)) of black box view:work.GND(verilog) because it does not drive other instances.||top.srr(12638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12638||pcie_ep_pcie_ref_clk_0_pf_xcvr_ref_clk.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\work\PCIe_EP\PCIe_REF_CLK_0\PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v'/linenumber/25
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.OSC_160MHz_OSC_160MHz_0_PF_OSC(verilog)) of black box view:work.GND(verilog) because it does not drive other instances.||top.srr(12639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12639||osc_160mhz_osc_160mhz_0_pf_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_160MHz\OSC_160MHz_0\OSC_160MHz_OSC_160MHz_0_PF_OSC.v'/linenumber/17
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12640||pf_ddr4_ss_ddrphy_blk_iod_a_11_0_pf_iod.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/368
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12641||pf_ddr4_ss_ddrphy_blk_iod_a_12_pf_iod.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_12\PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/50
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12642||pf_ddr4_ss_ddrphy_blk_iod_a_13_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_13\PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12643||pf_ddr4_ss_ddrphy_blk_iod_act_n_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ACT_N\PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12644||pf_ddr4_ss_ddrphy_blk_iod_ba_pf_iod.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BA\PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12645||pf_ddr4_ss_ddrphy_blk_iod_bclk_training_pf_iod.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BCLK_TRAINING\PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/38
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12646||pf_ddr4_ss_ddrphy_blk_iod_bg_pf_iod.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_BG\PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/95
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12647||pf_ddr4_ss_ddrphy_blk_iod_cas_n_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12648||pf_ddr4_ss_ddrphy_blk_iod_cke_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CKE\PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12649||pf_ddr4_ss_ddrphy_blk_iod_cs_n_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_CS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12650||pf_ddr4_ss_ddrphy_blk_iod_odt_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_ODT\PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12651||pf_ddr4_ss_ddrphy_blk_iod_ras_n_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RAS_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12652||pf_ddr4_ss_ddrphy_blk_iod_reset_n_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_RESET_N\PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12653||pf_ddr4_ss_ddrphy_blk_iod_we_n_pf_iod.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_WE_N\PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12654||pf_ddr4_ss_ddrphy_blk_lane_0_iod_dm_pf_iod.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12655||pf_ddr4_ss_ddrphy_blk_lane_0_iod_dq_pf_iod.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12656||pf_ddr4_ss_ddrphy_blk_lane_0_iod_dqs_pf_iod.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12657||pf_ddr4_ss_ddrphy_blk_lane_0_iod_read_training_pf_iod.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12658||pf_ddr4_ss_ddrphy_blk_lane_1_iod_dm_pf_iod.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12659||pf_ddr4_ss_ddrphy_blk_lane_1_iod_dq_pf_iod.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12660||pf_ddr4_ss_ddrphy_blk_lane_1_iod_dqs_pf_iod.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12661||pf_ddr4_ss_ddrphy_blk_lane_1_iod_read_training_pf_iod.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DM_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12662||pf_ddr4_ss_ddrphy_blk_lane_2_iod_dm_pf_iod.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_2_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQ_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12663||pf_ddr4_ss_ddrphy_blk_lane_2_iod_dq_pf_iod.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_2_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQS_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12664||pf_ddr4_ss_ddrphy_blk_lane_2_iod_dqs_pf_iod.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_2_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_READ_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12665||pf_ddr4_ss_ddrphy_blk_lane_2_iod_read_training_pf_iod.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_2_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DM_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12666||pf_ddr4_ss_ddrphy_blk_lane_3_iod_dm_pf_iod.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_3_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQ_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12667||pf_ddr4_ss_ddrphy_blk_lane_3_iod_dq_pf_iod.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_3_IOD_DQ\PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQS_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12668||pf_ddr4_ss_ddrphy_blk_lane_3_iod_dqs_pf_iod.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_3_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_READ_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.||top.srr(12669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12669||pf_ddr4_ss_ddrphy_blk_lane_3_iod_read_training_pf_iod.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_3_IOD_READ_TRAINING\PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance PF_RESET_0.PF_RESET_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||top.srr(12670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12670||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_RESET\PF_RESET_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN132||@W:Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.raddrchset_mc because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk2.arready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12671||coreaxi4sram_mainctrl.v(1141);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1141
Implementation;Synthesis||BN132||@W:Removing sequential instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.waddrchset_mc because it is equivalent to instance SRAM_AXI_0.COREAXI4SRAM_0.genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.genblk1.awready_mc. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(12672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12672||coreaxi4sram_mainctrl.v(285);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/285
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance system_top_0.counter[24:0] is being ignored due to limitations in architecture. ||top.srr(12673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12673||system_top.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\system_top.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance system_top_0.counter_2[33:0] is being ignored due to limitations in architecture. ||top.srr(12674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12674||system_top.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\system_top.vhd'/linenumber/41
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance system_top_0.fmc_out[33:0] is being ignored due to limitations in architecture. ||top.srr(12675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12675||system_top.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\system_top.vhd'/linenumber/28
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_16s_32s_0s_1s.||top.srr(12676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12676||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z69_layer0.||top.srr(12677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12677||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z70_layer0.||top.srr(12678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12678||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z73_layer0.||top.srr(12679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12679||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_3s_16s_32s_0s_1s.||top.srr(12680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12680||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_16s_32s_1_1s_3s.||top.srr(12681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12681||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z66_layer0.||top.srr(12682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12682||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z67_layer0.||top.srr(12683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12683||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_4.||top.srr(12684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12684||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z43_layer0.||top.srr(12685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12685||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z44_layer0.||top.srr(12686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12686||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_layer0_2.||top.srr(12687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12687||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_3.||top.srr(12688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12688||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z47_layer0.||top.srr(12689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12689||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z48_layer0.||top.srr(12690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12690||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z49_layer0.||top.srr(12691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12691||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_2.||top.srr(12692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12692||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z51_layer0.||top.srr(12693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12693||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z52_layer0.||top.srr(12694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12694||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_layer0_1.||top.srr(12695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12695||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_6s_32s_64s_0s_1s_1.||top.srr(12696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12696||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z54_layer0.||top.srr(12697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12697||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z55_layer0.||top.srr(12698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12698||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z45_layer0_0.||top.srr(12699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12699||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_ARREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net MASTER3_ARREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(12706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12706||coreaxi4interconnect.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/593
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_AWREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net MASTER3_AWREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(12707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12707||coreaxi4interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BID_1 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net MASTER3_BID_1 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(12708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12708||coreaxi4interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BID_2 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net MASTER3_BID_2 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(12709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12709||coreaxi4interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BID_3 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net MASTER3_BID_3 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(12710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12710||coreaxi4interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BID_4 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net MASTER3_BID_4 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(12711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12711||coreaxi4interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BRESP_1 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net MASTER3_BRESP_1 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(12712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12712||coreaxi4interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BRESP_2 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net MASTER3_BRESP_2 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(12713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12713||coreaxi4interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BUSER_1 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net MASTER3_BUSER_1 (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(12714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12714||coreaxi4interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||MO111||@N: Tristate driver MASTER3_BVALID (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net MASTER3_BVALID (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(12715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12715||coreaxi4interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAI10lI is reduced to a combinational gate by constant propagation.||top.srr(12716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12716||coreaxi4dmacontroller_dma_arbiter.v(2140);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/2140
Implementation;Synthesis||MO156||@W:RAM mem[5:0] removed due to constant propagation. ||top.srr(12717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12717||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO156||@W:RAM mem[5:0] removed due to constant propagation. ||top.srr(12718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12718||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO156||@W:RAM mem[5:0] removed due to constant propagation. ||top.srr(12719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12719||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO156||@W:RAM mem[5:0] removed due to constant propagation. ||top.srr(12720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12720||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_layer0_0(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_11_layer0_0(verilog) because it does not drive other instances.||top.srr(12721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12721||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_layer0_0(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_0(verilog) because it does not drive other instances.||top.srr(12722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12722||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_layer0_1_0(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_layer0_1_0(verilog) because it does not drive other instances.||top.srr(12723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12723||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_layer0_1_0(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_4(verilog) because it does not drive other instances.||top.srr(12724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12724||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_layer0_1_1(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_layer0_1_1(verilog) because it does not drive other instances.||top.srr(12725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12725||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_layer0_1_1(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_5(verilog) because it does not drive other instances.||top.srr(12726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12726||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[1\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_layer0_1_2(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_1s_32s_32s_0s_0_268435456_536870911_layer0_1_2(verilog) because it does not drive other instances.||top.srr(12727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12727||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.u_MstAdrDec (in view: work.caxi4interconnect_DependenceChecker_Z10_layer0_1_2(verilog)) of type view:work.caxi4interconnect_MasterAddressDecoder_3s_5s_0s_32s_32s_0s_0_0_268435455_6(verilog) because it does not drive other instances.||top.srr(12728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12728||dependencechecker.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v'/linenumber/182
Implementation;Synthesis||BN115||@N: Removing instance rev (in view: work.caxi4interconnect_DERR_Slave_Z28_layer0(verilog)) of type view:work.caxi4interconnect_revision(verilog) because it does not drive other instances.||top.srr(12729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12729||derr_slave.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/106
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z36_layer0(verilog)) of type view:work.caxi4interconnect_MstrProtocolConverter_4s_2s_32s_64s_0_1s_4s(verilog) because it does not drive other instances.||top.srr(12730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12730||masterconvertor.v(637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/637
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z36_layer0(verilog)) of type view:work.caxi4interconnect_MstrClockDomainCrossing_Z31_layer0_0(verilog) because it does not drive other instances.||top.srr(12731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12731||masterconvertor.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/871
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z36_layer0(verilog)) of type view:work.caxi4interconnect_MstrDataWidthConv_Z35_layer0(verilog) because it does not drive other instances.||top.srr(12732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12732||masterconvertor.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/760
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z34_layer0(verilog)) of type view:work.caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s(verilog) because it does not drive other instances.||top.srr(12733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12733||masterconvertor.v(637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/637
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z34_layer0(verilog)) of type view:work.caxi4interconnect_MstrClockDomainCrossing_Z31_layer0_1(verilog) because it does not drive other instances.||top.srr(12734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12734||masterconvertor.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/871
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z34_layer0(verilog)) of type view:work.caxi4interconnect_MstrDataWidthConv_Z33_layer0(verilog) because it does not drive other instances.||top.srr(12735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12735||masterconvertor.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/760
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z32_layer0(verilog)) of type view:work.caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s(verilog) because it does not drive other instances.||top.srr(12736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12736||masterconvertor.v(637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/637
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z32_layer0(verilog)) of type view:work.caxi4interconnect_MstrClockDomainCrossing_Z31_layer0_2(verilog) because it does not drive other instances.||top.srr(12737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12737||masterconvertor.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/871
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z32_layer0(verilog)) of type view:work.caxi4interconnect_MstrDataWidthConv_Z30_layer0(verilog) because it does not drive other instances.||top.srr(12738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12738||masterconvertor.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/760
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z37_layer0(verilog) because it does not drive other instances.||top.srr(12739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12739||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) of type view:work.caxi4interconnect_SlvClockDomainCrossing_Z45_layer0_0(verilog) because it does not drive other instances.||top.srr(12740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12740||slaveconvertor.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/754
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z54_layer0(verilog) because it does not drive other instances.||top.srr(12741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12741||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) of type view:work.caxi4interconnect_SlvClockDomainCrossing_Z45_layer0_1(verilog) because it does not drive other instances.||top.srr(12742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12742||slaveconvertor.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/754
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z51_layer0(verilog) because it does not drive other instances.||top.srr(12743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12743||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance fifo_ctrl_inst (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4(verilog)) of type view:work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_4(verilog) because it does not drive other instances.||top.srr(12744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12744||fifo.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.ram (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4(verilog)) of type view:work.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_4(verilog) because it does not drive other instances.||top.srr(12745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12745||fifo.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v'/linenumber/98
Implementation;Synthesis||BN115||@N: Removing instance genblk1\.rdata_interleave_fifo (in view: work.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_5(verilog)) of type view:work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_4(verilog) because it does not drive other instances.||top.srr(12746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12746||slvaxi4protconvaxi4id.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v'/linenumber/81
Implementation;Synthesis||BN115||@N: Removing instance fifo_ctrl_inst (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5(verilog)) of type view:work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_5(verilog) because it does not drive other instances.||top.srr(12747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12747||fifo.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance genblk1\[0\]\.ram (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5(verilog)) of type view:work.caxi4interconnect_RAM_BLOCK_16s_4s_6s_0s_5(verilog) because it does not drive other instances.||top.srr(12748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12748||fifo.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v'/linenumber/98
Implementation;Synthesis||BN115||@N: Removing instance genblk1\.rdata_interleave_fifo (in view: work.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_4(verilog)) of type view:work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_5(verilog) because it does not drive other instances.||top.srr(12749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12749||slvaxi4protconvaxi4id.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v'/linenumber/81
Implementation;Synthesis||BN115||@N: Removing instance genblk1\.u_SlvAxi4ReadID (in view: work.caxi4interconnect_SlvProtocolConverter_Z48_layer0(verilog)) of type view:work.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_5(verilog) because it does not drive other instances.||top.srr(12750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12750||slvprotocolconverter.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/219
Implementation;Synthesis||BN115||@N: Removing instance genblk1\.u_SlvAxi4WriteID (in view: work.caxi4interconnect_SlvProtocolConverter_Z48_layer0(verilog)) of type view:work.caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_6s_4s_0_4(verilog) because it does not drive other instances.||top.srr(12751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12751||slvprotocolconverter.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/259
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_0(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_2_9(verilog) because it does not drive other instances.||top.srr(12752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12752||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance CDC_rdCtrl_inst (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_3(verilog)) of type view:work.caxi4interconnect_CDC_rdCtrl_3s_0(verilog) because it does not drive other instances.||top.srr(12753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12753||cdc_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/200
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_2_14(verilog) because it does not drive other instances.||top.srr(12754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12754||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance CDC_rdCtrl_inst (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2(verilog)) of type view:work.caxi4interconnect_CDC_rdCtrl_3s_2(verilog) because it does not drive other instances.||top.srr(12755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12755||cdc_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/200
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_8(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_0_9(verilog) because it does not drive other instances.||top.srr(12756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12756||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance CDC_rdCtrl_inst (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2(verilog)) of type view:work.caxi4interconnect_CDC_rdCtrl_3s_3_4(verilog) because it does not drive other instances.||top.srr(12757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12757||cdc_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/200
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_11(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_0_10(verilog) because it does not drive other instances.||top.srr(12758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12758||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance CDC_wrCtrl_inst (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_wrCtrl_3s_3_5(verilog) because it does not drive other instances.||top.srr(12759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12759||cdc_fifo.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/140
Implementation;Synthesis||BN115||@N: Removing instance ram (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s_2(verilog) because it does not drive other instances.||top.srr(12760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12760||cdc_fifo.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/68
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_12(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_0_12(verilog) because it does not drive other instances.||top.srr(12761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12761||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance CDC_wrCtrl_inst (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_wrCtrl_3s_3_6(verilog) because it does not drive other instances.||top.srr(12762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12762||cdc_fifo.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/140
Implementation;Synthesis||BN115||@N: Removing instance ram (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_RAM_BLOCK_8s_3s_9s_0s_1(verilog) because it does not drive other instances.||top.srr(12763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12763||cdc_fifo.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/68
Implementation;Synthesis||BN115||@N: Removing instance slvProtConv (in view: work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) of type view:work.caxi4interconnect_SlvProtocolConverter_Z48_layer0(verilog) because it does not drive other instances.||top.srr(12764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12764||slaveconvertor.v(643);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/643
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z47_layer0(verilog) because it does not drive other instances.||top.srr(12765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12765||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) of type view:work.caxi4interconnect_SlvClockDomainCrossing_Z45_layer0_2(verilog) because it does not drive other instances.||top.srr(12766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12766||slaveconvertor.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/754
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z43_layer0(verilog) because it does not drive other instances.||top.srr(12767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12767||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.||top.srr(12768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12768||coreahblite_masterstage.v(647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/647
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z60_layer0_0(verilog) because it does not drive other instances.||top.srr(12769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12769||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.||top.srr(12770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12770||coreahblite_masterstage.v(647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/647
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z60_layer0_1(verilog) because it does not drive other instances.||top.srr(12771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12771||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.||top.srr(12772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12772||coreahblite_masterstage.v(647);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/647
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z60_layer0_2(verilog) because it does not drive other instances.||top.srr(12773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12773||coreahblite_masterstage.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/217
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.||top.srr(12774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12774||coreahblite_matrix4x16.v(2879);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2879
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.||top.srr(12775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12775||coreahblite_matrix4x16.v(2945);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2945
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.||top.srr(12776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12776||coreahblite_matrix4x16.v(3011);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3011
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) of type view:work.caxi4interconnect_MstrClockDomainCrossing_Z67_layer0(verilog) because it does not drive other instances.||top.srr(12777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12777||masterconvertor.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/871
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)) of type view:work.caxi4interconnect_MstrDataWidthConv_Z66_layer0(verilog) because it does not drive other instances.||top.srr(12778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12778||masterconvertor.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/760
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) of type view:work.caxi4interconnect_SlvClockDomainCrossing_Z73_layer0(verilog) because it does not drive other instances.||top.srr(12779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12779||slaveconvertor.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/754
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)) of type view:work.caxi4interconnect_SlvDataWidthConverter_Z69_layer0(verilog) because it does not drive other instances.||top.srr(12780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12780||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z65_layer0(verilog)) of type view:work.caxi4interconnect_Axi4CrossBar_Z64_layer0(verilog) because it does not drive other instances.||top.srr(12781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12781||coreaxi4interconnect.v(9615);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/9615
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_1_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12782||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_2_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12783||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_3_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12784||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_4_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12785||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_5_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12786||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_6_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12787||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_7_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(12788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12788||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN115||@N: Removing instance u_refclk_flags (in view: work.TRN_CLK_4s_1s_0s_1s_2s_3s_4s(verilog)) of type view:work.flag_generator_1s_1(verilog) because it does not drive other instances.||top.srr(12789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12789||trn_clk.v(583);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/583
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12790||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12791||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12792||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12793||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12794||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12795||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12796||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12797||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12798||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12799||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12800||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12801||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12802||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12803||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12804||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12805||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12806||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12807||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12808||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12809||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12810||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12811||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12812||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12813||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12814||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12815||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12816||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12817||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12818||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12819||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12820||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12821||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12822||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12823||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12824||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12825||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12826||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12827||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12828||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12829||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12830||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12831||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12832||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12833||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12834||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12835||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12836||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12837||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_at_oor_reg[7:0] (in view: work.APB_IOG_CTRL_SM(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12838||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN115||@N: Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z143_layer0(verilog)) of type view:work.DLL_MON(verilog) because it does not drive other instances.||top.srr(12839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12839||tip_ctrl_blk.v(788);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/788
Implementation;Synthesis||BN115||@N: Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z143_layer0(verilog)) of type view:work.APB_IF(verilog) because it does not drive other instances.||top.srr(12840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12840||tip_ctrl_blk.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/677
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL(verilog)) of type view:work.PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0(verilog) because it does not drive other instances.||top.srr(12841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12841||pf_ddr4_ss_ddrphy_blk_lane_0_ctrl_pf_lanectrl.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL(verilog)) of type view:work.PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0(verilog) because it does not drive other instances.||top.srr(12842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12842||pf_ddr4_ss_ddrphy_blk_lane_1_ctrl_pf_lanectrl.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL(verilog)) of type view:work.PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL_PAUSE_SYNC_0(verilog) because it does not drive other instances.||top.srr(12843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12843||pf_ddr4_ss_ddrphy_blk_lane_2_ctrl_pf_lanectrl.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_2_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL(verilog)) of type view:work.PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL_PAUSE_SYNC_0(verilog) because it does not drive other instances.||top.srr(12844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12844||pf_ddr4_ss_ddrphy_blk_lane_3_ctrl_pf_lanectrl.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_3_CTRL\PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance PF_DDR_CFG_INIT_0 (in view: work.PF_DDR4_SS(verilog)) of type view:work.PF_DDR_CFG_INIT_Z146_layer0(verilog) because it does not drive other instances.||top.srr(12845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12845||pf_ddr4_ss.v(2920);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\PF_DDR4_SS.v'/linenumber/2920
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12846||rdfifodualport.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/310
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12847||rdfifodualport.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12848||rdfifodualport.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12849||rdfifodualport.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12850||rdfifodualport.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/310
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12851||rdfifodualport.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12852||rdfifodualport.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12853||rdfifodualport.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12854||rdfifodualport.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/310
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12855||rdfifodualport.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12856||rdfifodualport.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_RdFifoDualPort_1s_2_2s_3s_6s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12857||rdfifodualport.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/135
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12858||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12859||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12860||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12861||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12862||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12863||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12864||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12865||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12866||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12867||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12868||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12869||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12870||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12871||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12872||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12873||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12874||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12875||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12876||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12877||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12878||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12879||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12880||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_2s_2_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12881||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12882||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12883||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12884||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12885||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(12886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12886||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12887||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12888||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_73s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(12889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12889||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN115||@N: Removing instance rdGrayCounterP1 (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_3(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_0(verilog) because it does not drive other instances.||top.srr(12892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12892||cdc_fifo.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/176
Implementation;Synthesis||BN115||@N: Removing instance rdGrayCounterP1 (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_4(verilog) because it does not drive other instances.||top.srr(12893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12893||cdc_fifo.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/176
Implementation;Synthesis||BN115||@N: Removing instance rdGrayCounterP1 (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_8(verilog) because it does not drive other instances.||top.srr(12894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12894||cdc_fifo.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/176
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounterP2 (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_5(verilog) because it does not drive other instances.||top.srr(12895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12895||cdc_fifo.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/116
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounterP1 (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_11(verilog) because it does not drive other instances.||top.srr(12896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12896||cdc_fifo.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/100
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounterP2 (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_6(verilog) because it does not drive other instances.||top.srr(12897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12897||cdc_fifo.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/116
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounterP1 (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_12(verilog) because it does not drive other instances.||top.srr(12898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12898||cdc_fifo.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/100
Implementation;Synthesis||BN115||@N: Removing instance rdGrayCounter (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_3(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_0(verilog) because it does not drive other instances.||top.srr(12899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12899||cdc_fifo.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/160
Implementation;Synthesis||BN115||@N: Removing instance rdGrayCounter (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_4(verilog) because it does not drive other instances.||top.srr(12900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12900||cdc_fifo.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/160
Implementation;Synthesis||BN115||@N: Removing instance rdGrayCounter (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_2(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_8(verilog) because it does not drive other instances.||top.srr(12901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12901||cdc_fifo.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/160
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounter (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_11(verilog) because it does not drive other instances.||top.srr(12902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12902||cdc_fifo.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/84
Implementation;Synthesis||BN115||@N: Removing instance wrGrayCounter (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_1(verilog)) of type view:work.caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s_7_12(verilog) because it does not drive other instances.||top.srr(12903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12903||cdc_fifo.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/84
Implementation;Synthesis||BN115||@N: Removing instance slavestage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_1_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog) because it does not drive other instances.||top.srr(12904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12904||coreahblite_matrix4x16.v(3123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3123
Implementation;Synthesis||BN115||@N: Removing instance noise_detect (in view: work.flag_generator_1s_1(verilog)) of type view:work.noisy_data_detector_1s_8(verilog) because it does not drive other instances.||top.srr(12905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12905||flag_generator.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v'/linenumber/71
Implementation;Synthesis||BN115||@N: Removing instance transition_detect (in view: work.flag_generator_1s_1(verilog)) of type view:work.data_transition_detector_1s_8(verilog) because it does not drive other instances.||top.srr(12906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12906||flag_generator.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v'/linenumber/72
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_0(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_2_10(verilog) because it does not drive other instances.||top.srr(12907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12907||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_4(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_2_15(verilog) because it does not drive other instances.||top.srr(12908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12908||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_8(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_1_9(verilog) because it does not drive other instances.||top.srr(12909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12909||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_5(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_2_17_5(verilog) because it does not drive other instances.||top.srr(12910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12910||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_11(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_1_10(verilog) because it does not drive other instances.||top.srr(12911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12911||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s_3_6(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_2_0(verilog) because it does not drive other instances.||top.srr(12912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12912||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance bin2gray_inst (in view: work.caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s_7_12(verilog)) of type view:work.caxi4interconnect_Bin2Gray_3s_1_12(verilog) because it does not drive other instances.||top.srr(12913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12913||cdc_graycodecounter.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v'/linenumber/74
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z61_layer0_1(verilog) because it does not drive other instances.||top.srr(12914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12914||coreahblite_slavestage.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/92
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=352 on top level netlist top ||top.srr(12915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12915||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(13011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13011||pf_ddr4_ss_ddrphy_blk_lane_3_iod_dm_pf_iod.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_3_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(13012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13012||pf_ddr4_ss_ddrphy_blk_lane_3_iod_dqs_pf_iod.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_3_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_3_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(13013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13013||pf_ddr4_ss_ddrphy_blk_lane_2_iod_dm_pf_iod.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_2_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(13014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13014||pf_ddr4_ss_ddrphy_blk_lane_2_iod_dqs_pf_iod.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_2_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_2_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(13015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13015||pf_ddr4_ss_ddrphy_blk_lane_1_iod_dm_pf_iod.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(13016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13016||pf_ddr4_ss_ddrphy_blk_lane_1_iod_dqs_pf_iod.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_1_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(13017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13017||pf_ddr4_ss_ddrphy_blk_lane_0_iod_dm_pf_iod.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DM\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(13018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13018||pf_ddr4_ss_ddrphy_blk_lane_0_iod_dqs_pf_iod.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\LANE_0_IOD_DQS\PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 26 sequential elements including PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(13019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13019||pf_ddr4_ss_ddrphy_blk_iod_a_11_0_pf_iod.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS_DDRPHY_BLK\IOD_A_11_0\PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/676
Implementation;Synthesis||MT530||@W:Found inferred clock COREDDR_TIP_INT_Z144_layer0|VCO_PHSEL_ROTATE_inferred_clock[0] which controls 1 sequential elements including PF_DDR4_SS_0.CCC_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(13020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13020||pf_ddr4_ss_ccc_0_pf_ccc.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DDR4_SS\CCC_0\PF_DDR4_SS_CCC_0_PF_CCC.v'/linenumber/59
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(13022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13022||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(13044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13044||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(13051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13051||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(13058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13058||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(13065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13065||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(13072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13072||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_5(verilog)); safe FSM implementation is not required.||top.srr(13079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13079||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_4(verilog)); safe FSM implementation is not required.||top.srr(13086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13086||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(13093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13093||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(13100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13100||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(13107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13107||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_6(verilog)); safe FSM implementation is not required.||top.srr(13114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13114||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(13121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13121||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(13128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13128||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(13135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13135||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(13142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13142||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(13149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13149||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(13156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13156||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(13163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13163||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_80s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(13170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13170||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(13177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13177||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0(verilog)); safe FSM implementation is not required.||top.srr(13182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13182||slvaxi4protconvwrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0(verilog)); safe FSM implementation is not required.||top.srr(13187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13187||slvaxi4protconvread.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_4(verilog)); safe FSM implementation is not required.||top.srr(13194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13194||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(13201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13201||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(13208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13208||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_80s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(13215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13215||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(13222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13222||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_9(verilog)); safe FSM implementation is not required.||top.srr(13229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13229||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(13236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13236||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(13243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13243||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_80s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(13250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13250||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(13257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13257||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_10(verilog)); safe FSM implementation is not required.||top.srr(13264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13264||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_7(verilog)); safe FSM implementation is not required.||top.srr(13271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13271||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_4(verilog)); safe FSM implementation is not required.||top.srr(13278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13278||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_80s_0_1_3_5(verilog)); safe FSM implementation is not required.||top.srr(13285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13285||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_4(verilog)); safe FSM implementation is not required.||top.srr(13292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13292||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_6(verilog)); safe FSM implementation is not required.||top.srr(13299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13299||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_5(verilog)); safe FSM implementation is not required.||top.srr(13306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13306||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_5(verilog)); safe FSM implementation is not required.||top.srr(13313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13313||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_80s_0_1_3_3(verilog)); safe FSM implementation is not required.||top.srr(13320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13320||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_9s_0_1_3_5(verilog)); safe FSM implementation is not required.||top.srr(13327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13327||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine axi_write_state[3:0] (in view: work.axi4dma_init(verilog)); safe FSM implementation is not required.||top.srr(13397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13397||axi4dma_init.v(456);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI4DMA_INIT.v'/linenumber/456
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_50s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(13409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13409||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_50s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(13416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13416||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_39s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(13423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13423||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_41s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(13430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13430||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_6s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(13437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13437||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_51s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(13444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13444||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_51s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(13451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13451||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_40s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(13458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13458||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_42s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(13465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13465||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_4(verilog)); safe FSM implementation is not required.||top.srr(13472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13472||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0(verilog)); safe FSM implementation is not required.||top.srr(13477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13477||slvaxi4protconvwrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0(verilog)); safe FSM implementation is not required.||top.srr(13482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13482||slvaxi4protconvread.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAIO1II[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllIOI_Z75_layer0(verilog)); safe FSM implementation is not required.||top.srr(13522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13522||coreaxi4dmacontroller_buffer_descriptors.v(2453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2453
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOI11I_4s_1_2(verilog)); safe FSM implementation is not required.||top.srr(13527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13527||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/547
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOI11I_3s_1_2(verilog)); safe FSM implementation is not required.||top.srr(13532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13532||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/547
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0I1I_2s_1_2(verilog)); safe FSM implementation is not required.||top.srr(13559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13559||coreaxi4dmacontroller_int_status_mux.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_status_mux.v'/linenumber/235
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||top.srr(13674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13674||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine wdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||top.srr(13681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13681||pattern_gen_checker.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||top.srr(13688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13688||pattern_gen_checker.v(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine waddr_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||top.srr(13700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/13700||pattern_gen_checker.v(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/143
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\SoM3_test_package\SE216_SoM3\SE216_SoM3_MPF100T_Sources_w_DDR_w_FMC\synthesis\top_cck.rpt" .||top.srr(14381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14381||null;null
Implementation;Synthesis||BN309||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||top.srr(14431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14431||null;null
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(14436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14436||coreaxi4interconnect.v(2737);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2737
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(14437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14437||coreaxi4interconnect.v(2729);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2729
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(14438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14438||coreaxi4interconnect.v(2721);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2721
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(14439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14439||coreaxi4interconnect.v(2713);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2713
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(14440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14440||coreaxi4interconnect.v(2705);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2705
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(14441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14441||coreaxi4interconnect.v(2697);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2697
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(14442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14442||coreaxi4interconnect.v(2689);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2689
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(14443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14443||coreaxi4interconnect.v(2681);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2681
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(14444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14444||coreaxi4interconnect.v(2673);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2673
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z29_layer0(verilog)) has its enable tied to GND.||top.srr(14445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14445||coreaxi4interconnect.v(2665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2665
Implementation;Synthesis||MO160||@W:Register bit rx_parity_calc (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14446||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||BN132||@W:Removing user instance PCIe_EP_0.sw_debounce_0.switch_debounce[1].deb because it is equivalent to instance PCIe_EP_0.sw_debounce_0.switch_debounce[0].deb. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14447||sw_debounce.v(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\SW_Debounce.v'/linenumber/41
Implementation;Synthesis||BN132||@W:Removing user instance PCIe_EP_0.sw_debounce_0.switch_debounce[2].deb because it is equivalent to instance PCIe_EP_0.sw_debounce_0.switch_debounce[0].deb. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14448||sw_debounce.v(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\SW_Debounce.v'/linenumber/41
Implementation;Synthesis||BN132||@W:Removing user instance PCIe_EP_0.sw_debounce_0.switch_debounce[3].deb because it is equivalent to instance PCIe_EP_0.sw_debounce_0.switch_debounce[0].deb. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14449||sw_debounce.v(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\SW_Debounce.v'/linenumber/41
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[3:0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[3:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14450||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing sequential instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14451||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.rsync.sysReset_f1 (in view: work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14477||resetsycnc.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v'/linenumber/44
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\.rsync.sysReset (in view: work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14478||resetsycnc.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v'/linenumber/52
Implementation;Synthesis||BN362||@N: Removing sequential instance countWrData[3:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14479||slvaxi4protconvwrite.v(641);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/641
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAOO1lI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0IlI_Z78_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14480||coreaxi4dmacontroller_dma_arbiter.v(2277);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/2277
Implementation;Synthesis||BN362||@N: Removing sequential instance CAXI4DMAO10lI (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0IlI_Z78_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14481||coreaxi4dmacontroller_dma_arbiter.v(2167);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreDMA_Controller\CoreDMA_Controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_arbiter.v'/linenumber/2167
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[0].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[0].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14482||rdfifodualport.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[2].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[2].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14483||rdfifodualport.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[1].rdcon.rdFif.rdFif.fifoReadQ1 because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.rDCon.MD.genblk1[1].rdcon.rdmx.openTransDec. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14484||rdfifodualport.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v'/linenumber/240
Implementation;Synthesis||FA239||@W:ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(14489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14489||coreaxitoahbl_ahbmasterctrl.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/479
Implementation;Synthesis||FA239||@W:ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(14490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14490||coreaxitoahbl_ahbmasterctrl.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/479
Implementation;Synthesis||MO106||@N: Found ROM HTRANS_1[1:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0(verilog)) with 15 words by 2 bits.||top.srr(14491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14491||coreaxitoahbl_ahbmasterctrl.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/479
Implementation;Synthesis||FA239||@W:ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(14492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14492||coreaxitoahbl_ahbmasterctrl.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/479
Implementation;Synthesis||MO106||@N: Found ROM HWRITE_1 (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z58_layer0(verilog)) with 15 words by 1 bit.||top.srr(14493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14493||coreaxitoahbl_ahbmasterctrl.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/479
Implementation;Synthesis||BN132||@W:Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl0O1l_2 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAl0O1l_2. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14494||coreaxi4dmacontroller_wr_tran_queue.v(775);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/775
Implementation;Synthesis||BN132||@W:Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAOOIO05 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO11Ol5. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14495||coreaxi4dmacontroller_wr_tran_queue.v(957);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/957
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl0O1l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAl0O1l. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14496||coreaxi4dmacontroller_wr_tran_queue.v(743);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/743
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAI111l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAl010l. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14497||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing user instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAIOIO05 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI11Ol5. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14498||coreaxi4dmacontroller_wr_tran_queue.v(1152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1152
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAOIOO0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAl110l. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14499||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAI0IIl[1:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI11Ol[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14500||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAI0OO0[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAIlO1l[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14501||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl011l[23:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO010l[23:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14502||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl0OO0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAllO1l. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14503||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAO0IIl[1:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO11Ol[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14504||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAO111l[0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI010l[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14505||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAlOOO0[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAOOO1l[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14506||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl1OO0[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI0O1l[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14507||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAII11l[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAOI10l[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14508||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAIOOO0[31:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAI110l[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14509||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAl111l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO110l. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14510||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAOl11l because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAII10l. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14511||coreaxi4dmacontroller_wr_tran_queue.v(831);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/831
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAO1OO0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAO0O1l. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14512||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAIIOO0 because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAIOO1l. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14513||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAllIIl.CAXI4DMAO0OO0[23:0] because it is equivalent to instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAI01Ol.CAXI4DMAOlO1l[23:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14514||coreaxi4dmacontroller_wr_tran_queue.v(1026);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_queue.v'/linenumber/1026
Implementation;Synthesis||BN362||@N: Removing sequential instance set_error[2:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14515||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14516||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14517||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance oor_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14518||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14519||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14520||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance set_error[2:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14521||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14522||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14523||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance oor_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14524||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14525||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14526||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance set_error[2:0] (in view: work.gate_training_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14527||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14528||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14529||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance oor_error[1:0] (in view: work.gate_training_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14530||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14531||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14532||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance set_error[2:0] (in view: work.gate_training_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14533||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14534||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14535||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance oor_error[1:0] (in view: work.gate_training_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(14536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14536||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14537||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14538||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14539||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14540||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14541||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14542||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14543||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14544||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14545||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14546||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance per_lane\[3\]\.odt_dyn_on\[3\][1:0] (in view: work.PHY_SIG_MOD_4s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14547||phy_sig_mod.v(622);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/622
Implementation;Synthesis||BN362||@N: Removing sequential instance per_lane\[2\]\.odt_dyn_on\[2\][1:0] (in view: work.PHY_SIG_MOD_4s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14548||phy_sig_mod.v(622);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/622
Implementation;Synthesis||BN362||@N: Removing sequential instance per_lane\[1\]\.odt_dyn_on\[1\][1:0] (in view: work.PHY_SIG_MOD_4s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14549||phy_sig_mod.v(622);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/622
Implementation;Synthesis||BN362||@N: Removing sequential instance per_lane\[0\]\.odt_dyn_on\[0\][1:0] (in view: work.PHY_SIG_MOD_4s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14550||phy_sig_mod.v(622);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/622
Implementation;Synthesis||MO231||@N: Found counter in view:work.top(verilog) instance system_top_0.counter[24:0] ||top.srr(14554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14554||system_top.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\system_top.vhd'/linenumber/41
Implementation;Synthesis||FX107||@W:RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[2\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14556||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||FX107||@W:RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[3\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14558||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||FX107||@W:RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14560||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||FX107||@W:RAM PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14562||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||MO160||@W:Register bit AXItoAPB_0.Core_AHBL_0.Core_AHBL_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14563||coreahblite_masterstage.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/237
Implementation;Synthesis||MF179||@N: Found 34 by 34 bit equality operator ('==') system_top_0.fmc_in_1 (in view: work.top(verilog))||top.srr(14564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14564||system_top.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\system_top.vhd'/linenumber/49
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14565||coreddr_tip_int.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1518
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14566||coreddr_tip_int.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1518
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14567||coreddr_tip_int.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1518
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14568||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[3] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14569||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[2] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14570||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14571||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14578||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14585||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14592||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14599||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14606||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14613||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14620||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14627||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14634||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14641||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14648||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14655||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14662||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14669||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.||top.srr(14676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14676||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14677||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14678||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14679||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14680||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14681||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14682||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14683||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14684||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14685||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14686||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14687||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14688||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14689||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14690||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14691||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14692||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14693||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14694||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14695||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14696||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14697||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14698||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14699||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14700||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.sDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14701||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14702||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14703||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14704||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14705||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14706||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14707||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14708||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14709||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14710||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14711||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14712||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14713||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14714||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14715||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14716||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14717||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14718||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14719||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14720||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14721||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[5] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14722||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[6] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14723||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[7] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14724||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[8] (in view: work.AXI4_Interconnect(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14725||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14726||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14727||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[30] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14728||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[29] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14729||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[28] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14730||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14731||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14732||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14733||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14734||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14735||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14736||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14737||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14738||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14739||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14740||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14741||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14742||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14743||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14744||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14745||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14746||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[30] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14747||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[29] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14748||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[28] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14749||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14750||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14751||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14752||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14753||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14754||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14755||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14756||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14757||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14758||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14759||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14760||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14761||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14762||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14763||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14764||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14765||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14766||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14767||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14768||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14769||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14770||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14771||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14772||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14773||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14774||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14775||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14776||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14777||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14778||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14779||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14780||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14781||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14782||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14783||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14784||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14785||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14786||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14787||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14788||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14789||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14790||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14791||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14792||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14793||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14794||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14795||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14796||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14797||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14798||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[22] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14799||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[19] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14800||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[17] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14801||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[16] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14802||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[15] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14803||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[14] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14804||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[13] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14805||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[12] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14806||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[11] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14807||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[10] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14808||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[9] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14809||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[4] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14810||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[3] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14811||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[2] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14812||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[1] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14813||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14814||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[77] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14815||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[76] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14816||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[75] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14817||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[74] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14818||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.holdDat[0] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14819||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[66] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14820||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[65] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14821||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[64] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14822||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit AXI4_Interconnect_0.MstConvertor_loop\[2\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[63] (in view view:work.AXI4_Interconnect(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(14823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14823||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14826||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14827||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14828||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14829||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14830||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14831||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14832||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14833||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14834||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14835||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14836||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14837||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14838||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14839||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14840||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14841||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14842||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14843||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14844||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14845||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14846||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14847||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14848||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14849||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14850||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14851||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14852||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14853||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14854||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14855||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14856||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14857||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14858||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14859||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14860||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[20] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14861||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[25] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14862||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[27] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14863||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[29] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14864||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14865||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[30] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14866||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[28] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14867||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[26] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14868||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[24] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14869||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[23] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14870||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14871||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14872||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[21] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14873||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14874||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14875||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[6] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14876||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[8] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14877||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14878||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[7] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14879||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[5] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14880||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[4] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14881||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[3] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.sDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14882||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14883||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14884||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14885||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14886||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14887||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[2].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(14888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14888||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[0] (in view: work.caxi4interconnect_AddressController_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14891||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[1] (in view: work.caxi4interconnect_AddressController_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14892||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[2] (in view: work.caxi4interconnect_AddressController_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14893||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[3] (in view: work.caxi4interconnect_AddressController_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14894||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||MF135||@N: RAM MD\.genblk1\[2\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0] (in view: work.caxi4interconnect_RDataController_Z16_layer0(verilog)) is 4 words by 3 bits.||top.srr(14895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14895||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM MD\.genblk1\[1\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0] (in view: work.caxi4interconnect_RDataController_Z16_layer0(verilog)) is 4 words by 3 bits.||top.srr(14896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14896||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM MD\.genblk1\[0\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0] (in view: work.caxi4interconnect_RDataController_Z16_layer0(verilog)) is 4 words by 3 bits.||top.srr(14897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14897||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[0] (in view: work.caxi4interconnect_AddressController_Z20_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14898||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[1] (in view: work.caxi4interconnect_AddressController_Z20_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14899||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[2] (in view: work.caxi4interconnect_AddressController_Z20_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14900||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||BN362||@N: Removing sequential instance trgmx.genblk4\.srcPort[3] (in view: work.caxi4interconnect_AddressController_Z20_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(14901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14901||targetmuxcontroller.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v'/linenumber/932
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[2\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23_layer0(verilog)) is 4 words by 2 bits.||top.srr(14902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14902||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[5\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23_layer0(verilog)) is 4 words by 2 bits.||top.srr(14903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14903||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[4\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23_layer0(verilog)) is 4 words by 2 bits.||top.srr(14904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14904||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[3\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23_layer0(verilog)) is 4 words by 2 bits.||top.srr(14905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14905||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[1\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23_layer0(verilog)) is 4 words by 2 bits.||top.srr(14906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14906||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MF135||@N: RAM iWrConXB\.iWrConFif\[0\]\.wrFif.genblk1\.DPFF.mem[1:0] (in view: work.caxi4interconnect_WDataController_Z23_layer0(verilog)) is 4 words by 2 bits.||top.srr(14907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14907||dualport_ff_syncwr_syncrd.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v'/linenumber/95
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_DERR_Slave_Z28_layer0(verilog) instance rxCount[7:0] ||top.srr(14918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14918||derr_slave.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v'/linenumber/233
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)); safe FSM implementation is not required.||top.srr(14925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14925||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)); safe FSM implementation is not required.||top.srr(14932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14932||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)); safe FSM implementation is not required.||top.srr(14939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14939||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)); safe FSM implementation is not required.||top.srr(14946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14946||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z42_layer0(verilog)); safe FSM implementation is not required.||top.srr(14953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14953||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0(verilog)); safe FSM implementation is not required.||top.srr(14958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14958||slvaxi4protconvwrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||FX107||@W:RAM wrDataFif.genblk1\.DPRam.mem[72:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z39_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14959||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM genblk1\.DPRam.mem[9:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14960||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0(verilog)); safe FSM implementation is not required.||top.srr(14965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14965||slvaxi4protconvread.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0(verilog) instance numCombRd[7:0] ||top.srr(14966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14966||slvaxi4protconvread.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/512
Implementation;Synthesis||FX107||@W:RAM rdDataFif.genblk1\.DPRam.mem[65:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14967||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM rdIdFif.genblk1\.DPRam.mem[13:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z40_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14968||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM ram.mem[59:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14969||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_80s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14970||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14971||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[7:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_9s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(14972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14972||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)); safe FSM implementation is not required.||top.srr(14979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14979||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)); safe FSM implementation is not required.||top.srr(14986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14986||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)); safe FSM implementation is not required.||top.srr(14993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/14993||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)); safe FSM implementation is not required.||top.srr(15000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15000||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)); safe FSM implementation is not required.||top.srr(15007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15007||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[74] (in view: work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(15008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15008||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[75] (in view: work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(15009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15009||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance rgsl.genblk4\.wrs.sDat[76] (in view: work.caxi4interconnect_SlaveConvertor_Z56_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(15010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15010||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s_1_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15013||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[5:0] (in view: work.caxi4interconnect_FIFO_16s_6s_6s_15s_0s_16s_4s_0s_15s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15014||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)); safe FSM implementation is not required.||top.srr(15021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15021||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)); safe FSM implementation is not required.||top.srr(15028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15028||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)); safe FSM implementation is not required.||top.srr(15035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15035||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)); safe FSM implementation is not required.||top.srr(15042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15042||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z53_layer0(verilog)); safe FSM implementation is not required.||top.srr(15049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15049||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)); safe FSM implementation is not required.||top.srr(15056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15056||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)); safe FSM implementation is not required.||top.srr(15063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15063||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)); safe FSM implementation is not required.||top.srr(15070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15070||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)); safe FSM implementation is not required.||top.srr(15077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15077||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z50_layer0(verilog)); safe FSM implementation is not required.||top.srr(15084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15084||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||FX107||@W:RAM ram.mem[62:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_69s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15085||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[73:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s_2(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15086||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)); safe FSM implementation is not required.||top.srr(15093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15093||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)); safe FSM implementation is not required.||top.srr(15100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15100||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)); safe FSM implementation is not required.||top.srr(15107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15107||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)); safe FSM implementation is not required.||top.srr(15114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15114||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z46_layer0(verilog)); safe FSM implementation is not required.||top.srr(15121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15121||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||FX107||@W:RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15134||coreaxitoahbl_ram_syncwrasyncrd.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||FX107||@W:RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL_6s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15135||coreaxitoahbl_ram_syncwrasyncrd.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v'/linenumber/77
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine axi_write_state[3:0] (in view: work.axi4dma_init(verilog)); safe FSM implementation is not required.||top.srr(15193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15193||axi4dma_init.v(456);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI4DMA_INIT.v'/linenumber/456
Implementation;Synthesis||MO231||@N: Found counter in view:work.axi_io_ctrl(verilog) instance clk_count2[31:0] ||top.srr(15199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15199||axi_io_ctrl.v(459);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI_IO_CTRL.v'/linenumber/459
Implementation;Synthesis||MO231||@N: Found counter in view:work.axi_io_ctrl(verilog) instance clk_count1[31:0] ||top.srr(15200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15200||axi_io_ctrl.v(417);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI_IO_CTRL.v'/linenumber/417
Implementation;Synthesis||MO231||@N: Found counter in view:work.axi_io_ctrl(verilog) instance dma0_data_cnt[23:0] ||top.srr(15201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15201||axi_io_ctrl.v(401);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI_IO_CTRL.v'/linenumber/401
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') pcie_dma0_end (in view: work.axi_io_ctrl(verilog))||top.srr(15202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15202||axi_io_ctrl.v(161);liberoaction://cross_probe/hdl/file/'<project>\hdl\AXI_IO_CTRL.v'/linenumber/161
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)); safe FSM implementation is not required.||top.srr(15209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15209||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)); safe FSM implementation is not required.||top.srr(15216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15216||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)); safe FSM implementation is not required.||top.srr(15223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15223||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)); safe FSM implementation is not required.||top.srr(15230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15230||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z68_layer0(verilog)); safe FSM implementation is not required.||top.srr(15237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15237||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)); safe FSM implementation is not required.||top.srr(15244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15244||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)); safe FSM implementation is not required.||top.srr(15251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15251||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)); safe FSM implementation is not required.||top.srr(15258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15258||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)); safe FSM implementation is not required.||top.srr(15265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15265||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z74_layer0(verilog)); safe FSM implementation is not required.||top.srr(15272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15272||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0(verilog)); safe FSM implementation is not required.||top.srr(15277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15277||slvaxi4protconvwrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0(verilog) instance numTrans[7:0] ||top.srr(15278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15278||slvaxi4protconvwrite.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0(verilog) instance countResp[7:0] ||top.srr(15279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15279||slvaxi4protconvwrite.v(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/781
Implementation;Synthesis||FX107||@W:RAM wrDataFif.genblk1\.DPRam.mem[35:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15280||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM wrLenFif.genblk1\.DPRam.mem[11:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15281||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') currentAddrW121 (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z71_layer0(verilog))||top.srr(15282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15282||slvaxi4protconvwrite.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/335
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0(verilog)); safe FSM implementation is not required.||top.srr(15287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15287||slvaxi4protconvread.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0(verilog) instance numTransRd[7:0] ||top.srr(15288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15288||slvaxi4protconvread.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/233
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0(verilog) instance numCombRd[7:0] ||top.srr(15289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15289||slvaxi4protconvread.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/512
Implementation;Synthesis||FX107||@W:RAM rdDataFif.genblk1\.DPRam.mem[31:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15290||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||FX107||@W:RAM rdIdFif.genblk1\.DPRam.mem[11:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15291||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') newAddrRd120 (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z72_layer0(verilog))||top.srr(15292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15292||slvaxi4protconvread.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/283
Implementation;Synthesis||FX107||@W:RAM CAXI4DMAl00OI.CAXI4DMAl100[63:0] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15293||coreaxi4dmacontroller_cache.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_cache.v'/linenumber/321
Implementation;Synthesis||FX107||@W:RAM CAXI4DMAl00OI.CAXI4DMAOO10[63:0] (in view: COREAXI4DMACONTROLLER_LIB.CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z85_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15294||coreaxi4dmacontroller_cache.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_cache.v'/linenumber/321
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAIO1II[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllIOI_Z75_layer0(verilog)); safe FSM implementation is not required.||top.srr(15334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15334||coreaxi4dmacontroller_buffer_descriptors.v(2453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2453
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOI11I_4s_1_2(verilog)); safe FSM implementation is not required.||top.srr(15339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15339||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/547
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOI11I_3s_1_2(verilog)); safe FSM implementation is not required.||top.srr(15351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15351||coreaxi4dmacontroller_round_robin_arbiter_w_ack.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v'/linenumber/547
Implementation;Synthesis||FX107||@W:RAM CAXI4DMAlOI0I.CAXI4DMAIIO0l[9:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0IlI_Z78_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15367||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(469);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/469
Implementation;Synthesis||FX107||@W:RAM CAXI4DMAlOI0I.CAXI4DMAOlO0l[101:14] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0IlI_Z78_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15368||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/496
Implementation;Synthesis||FX107||@W:RAM CAXI4DMAlOI0I.CAXI4DMAlIO0l[165:102] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0IlI_Z78_layer0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15369||coreaxi4dmacontroller_int_ext_dscrptr_cache.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_ext_dscrptr_cache.v'/linenumber/438
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO0I1I_2s_1_2(verilog)); safe FSM implementation is not required.||top.srr(15374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15374||coreaxi4dmacontroller_int_status_mux.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_status_mux.v'/linenumber/235
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') CAXI4DMAOllll9 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAlO1Ol_Z79_layer0(verilog))||top.srr(15391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15391||coreaxi4dmacontroller_int_error_ctrl_fsm.v(2397);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/2397
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') CAXI4DMAl1OOl96 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAlO1Ol_Z79_layer0(verilog))||top.srr(15392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15392||coreaxi4dmacontroller_int_error_ctrl_fsm.v(2653);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_error_ctrl_fsm.v'/linenumber/2653
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO0OIl.CAXI4DMAII0ll is reduced to a combinational gate by constant propagation.||top.srr(15403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15403||coreaxi4dmacontroller_rd_tran_ctrl.v(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_rd_tran_ctrl.v'/linenumber/1519
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') CAXI4DMAIOl1l18 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIOIIl_2s_24s_12s_0s_1_2_4_1(verilog))||top.srr(15409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15409||coreaxi4dmacontroller_trans_ack.v(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_trans_ack.v'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAO0l1l is reduced to a combinational gate by constant propagation.||top.srr(15421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15421||coreaxi4dmacontroller_wr_tran_ctrl.v(1435);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/1435
Implementation;Synthesis||MO129||@W:Sequential instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAOOl1I.CAXI4DMAO1IIl.CAXI4DMAl0l1l is reduced to a combinational gate by constant propagation.||top.srr(15422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15422||coreaxi4dmacontroller_wr_tran_ctrl.v(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_wr_tran_ctrl.v'/linenumber/1471
Implementation;Synthesis||FX107||@W:RAM CAXI4DMAI0I0l.CAXI4DMAO110[38:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAOlIll_1s_0_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15423||coreaxi4dmacontroller_int_controller_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller_fifo.v'/linenumber/200
Implementation;Synthesis||MO231||@N: Found counter in view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z84_layer0(verilog) instance CAXI4DMAO00I[7:0] ||top.srr(15448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15448||coreaxi4dmacontroller_axi4_master_ctrl.v(7999);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7999
Implementation;Synthesis||MO231||@N: Found counter in view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z84_layer0(verilog) instance CAXI4DMAll1I[7:0] ||top.srr(15449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15449||coreaxi4dmacontroller_axi4_master_ctrl.v(11108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/11108
Implementation;Synthesis||MO231||@N: Found counter in view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z84_layer0(verilog) instance CAXI4DMAIl0I[8:0] ||top.srr(15450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15450||coreaxi4dmacontroller_axi4_master_ctrl.v(8035);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/8035
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') CAXI4DMAl0II42 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z84_layer0(verilog))||top.srr(15451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15451||null;null
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') CAXI4DMAI00I22 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z84_layer0(verilog))||top.srr(15452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15452||coreaxi4dmacontroller_axi4_master_ctrl.v(6275);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/6275
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') CAXI4DMAOO0I5 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z84_layer0(verilog))||top.srr(15453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15453||coreaxi4dmacontroller_axi4_master_ctrl.v(5665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/5665
Implementation;Synthesis||MO231||@N: Found counter in view:work.cmd_ctrlr(verilog) instance ram_addr_reg[12:0] ||top.srr(15488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15488||cmd_ctrlr.v(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\CMD_CTRLR.v'/linenumber/125
Implementation;Synthesis||MO231||@N: Found counter in view:work.Core_UART_Core_UART_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] ||top.srr(15489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15489||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Clock_gen.v'/linenumber/283
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||top.srr(15504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15504||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO161||@W:Register bit samples[2] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(15505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15505||rx_async.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/124
Implementation;Synthesis||MO161||@W:Register bit last_bit[3] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(15506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15506||rx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/261
Implementation;Synthesis||MO161||@W:Register bit samples[1] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(15507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15507||rx_async.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/124
Implementation;Synthesis||MO161||@W:Register bit samples[0] (in view view:work.Core_UART_Core_UART_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(15508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15508||rx_async.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\Core_UART\Core_UART_0\rtl\vlog\core\Rx_async.v'/linenumber/124
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine wdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||top.srr(15515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15515||pattern_gen_checker.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rdata_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||top.srr(15522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15522||pattern_gen_checker.v(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine waddr_state[3:0] (in view: work.pattern_gen_checker(verilog)); safe FSM implementation is not required.||top.srr(15534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15534||pattern_gen_checker.v(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/143
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance waddr_ram[8:0] ||top.srr(15535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15535||pattern_gen_checker.v(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance rdburst_cnt[16:0] ||top.srr(15536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15536||pattern_gen_checker.v(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/426
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance wdburst_cnt[16:0] ||top.srr(15537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15537||pattern_gen_checker.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance rburst_cnt[16:0] ||top.srr(15538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15538||pattern_gen_checker.v(368);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance wburst_cnt[16:0] ||top.srr(15539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15539||pattern_gen_checker.v(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/143
Implementation;Synthesis||MO231||@N: Found counter in view:work.pattern_gen_checker(verilog) instance wdata_cnt[7:0] ||top.srr(15540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15540||pattern_gen_checker.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/210
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_rdata_i_1 (in view: work.pattern_gen_checker(verilog))||top.srr(15541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15541||pattern_gen_checker.v(507);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/507
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_rdata_i_2 (in view: work.pattern_gen_checker(verilog))||top.srr(15542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15542||pattern_gen_checker.v(507);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/507
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_rdata_i_3 (in view: work.pattern_gen_checker(verilog))||top.srr(15543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15543||pattern_gen_checker.v(507);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/507
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') un1_rdata_i_0 (in view: work.pattern_gen_checker(verilog))||top.srr(15544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15544||pattern_gen_checker.v(507);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/507
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') waddr_state21 (in view: work.pattern_gen_checker(verilog))||top.srr(15545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15545||pattern_gen_checker.v(193);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/193
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') mem_init_done_o11 (in view: work.pattern_gen_checker(verilog))||top.srr(15546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15546||pattern_gen_checker.v(274);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/274
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') raddr_state18 (in view: work.pattern_gen_checker(verilog))||top.srr(15547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15547||pattern_gen_checker.v(406);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/406
Implementation;Synthesis||MF179||@N: Found 17 by 17 bit equality operator ('==') mem_test_done_o16 (in view: work.pattern_gen_checker(verilog))||top.srr(15548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15548||pattern_gen_checker.v(498);liberoaction://cross_probe/hdl/file/'<project>\hdl\PATTERN_GEN_CHECKER.v'/linenumber/498
Implementation;Synthesis||MO231||@N: Found counter in view:work.PCIe_EP(verilog) instance sw_debounce_0.switch_debounce\[0\]\.deb.q_reg[12:0] ||top.srr(15549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15549||debounce.v(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\Debounce.v'/linenumber/69
Implementation;Synthesis||MF179||@N: Found 24 by 24 bit equality operator ('==') un2_match (in view: work.G5_APBLINK_MASTER(verilog))||top.srr(15572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15572||g5_apblink_master.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_PCIE\2.0.104\g5_apblink_master.v'/linenumber/116
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk(verilog) instance dly_cnt[4:0] ||top.srr(15846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15846||trn_bclksclk.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/274
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk(verilog) instance transition_check_counter[9:0] ||top.srr(15847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15847||trn_bclksclk.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/141
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk(verilog) instance vcophsel_bclk[6:0] ||top.srr(15848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15848||trn_bclksclk.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/238
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_cmd[7:0] ||top.srr(15880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15880||trn_cmdaddr.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/541
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr(verilog) instance dly_cnt[9:0] ||top.srr(15881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15881||trn_cmdaddr.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/509
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_refclk[7:0] ||top.srr(15882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15882||trn_cmdaddr.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/541
Implementation;Synthesis||FX107||@W:RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15883||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||FX107||@W:RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(15884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15884||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw[7:0] ||top.srr(15885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15885||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw270[7:0] ||top.srr(15886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15886||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw(verilog) instance tap_offset_move_count[7:0] ||top.srr(15887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15887||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training(verilog) instance read_count[11:0] ||top.srr(15934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15934||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training(verilog) instance en_wait_cnt[9:0] ||top.srr(15935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15935||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training(verilog) instance txdly_cnt[7:0] ||top.srr(15936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15936||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance pause_delay_cnt[7:0] ||top.srr(15949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15949||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance good_cnt[7:0] ||top.srr(15950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15950||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance delay_cnt[7:0] ||top.srr(15951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15951||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance init_delay[7:0] ||top.srr(15952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15952||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.WRLVL_BOT(verilog) instance tap_count[6:0] ||top.srr(15972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15972||wrlvl_bot.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/194
Implementation;Synthesis||MO231||@N: Found counter in view:work.IOG_IF_4s_36s_0_1(verilog) instance APB_IOG_CTRL_SM.delay_cnt[7:0] ||top.srr(15973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15973||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN115||@N: Removing instance APB_IOG_CTRL_SM.un2_iog_lane_sel_r_1 (in view: work.IOG_IF_4s_36s_0_1(verilog)) of type view:DECOMP.PM_top_ADD__3_4__mpf100tfcg484(DECOMP) because it does not drive other instances.||top.srr(15974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/15974||apb_iog_ctrl_sm.v(411);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/411
Implementation;Synthesis||MO231||@N: Found counter in view:work.write_callibrator_Z142_layer0(verilog) instance write_counter[7:0] ||top.srr(16012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16012||write_callibrator.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/449
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match40_0 (in view: work.write_callibrator_Z142_layer0(verilog))||top.srr(16013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16013||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match40_1 (in view: work.write_callibrator_Z142_layer0(verilog))||top.srr(16014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16014||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match40_2 (in view: work.write_callibrator_Z142_layer0(verilog))||top.srr(16015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16015||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match40_3 (in view: work.write_callibrator_Z142_layer0(verilog))||top.srr(16016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16016||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_init_iterator(verilog) instance timeout_counter[22:0] ||top.srr(16017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16017||ddr_init_iterator.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v'/linenumber/34
Implementation;Synthesis||MO231||@N: Found counter in view:work.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z148_layer0(verilog) instance genblk2\.rdbeat_cnt[8:0] ||top.srr(16018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16018||coreaxi4sram_mainctrl.v(1666);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1666
Implementation;Synthesis||MO231||@N: Found counter in view:work.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z148_layer0(verilog) instance genblk2\.genblk2\.ram_rdreq_cntr[8:0] ||top.srr(16019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16019||coreaxi4sram_mainctrl.v(1398);liberoaction://cross_probe/hdl/file/'<project>\component\work\SRAM_AXI\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v'/linenumber/1398
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') genblk2\.genblk2\.ren_sc8 (in view: work.SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z148_layer0(verilog))||top.srr(16020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16020||null;null
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16036||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16037||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_4 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16038||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_5 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16039||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16040||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16041||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16042||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16043||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_4 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16044||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_5 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16045||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16046||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16047||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_0 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16048||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16049||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16050||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16051||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_4 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16052||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_5 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16053||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_6 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16054||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_1 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16055||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||BN114||@W:Removing instance CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16056||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||BN114||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16057||coreaxi4dmacontroller_int_controller_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller_fifo.v'/linenumber/200
Implementation;Synthesis||BN114||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk2\.CAXI4DMAl0Ill.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_3 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16058||coreaxi4dmacontroller_int_controller_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller_fifo.v'/linenumber/200
Implementation;Synthesis||BN114||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk2\.CAXI4DMAl0Ill.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16059||coreaxi4dmacontroller_int_controller_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller_fifo.v'/linenumber/200
Implementation;Synthesis||BN114||@W:Removing instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_2 (in view: work.top(verilog)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.||top.srr(16060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16060||coreaxi4dmacontroller_int_controller_fifo.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller_fifo.v'/linenumber/200
Implementation;Synthesis||MO106||@N: Found ROM CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.un402_CAXI4DMAll0II_0[1:0] (in view: work.top(verilog)) with 31 words by 2 bits.||top.srr(16073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16073||coreaxi4dmacontroller_buffer_descriptors.v(1010);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/1010
Implementation;Synthesis||MO106||@N: Found ROM AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00_0[7:0] (in view: work.top(verilog)) with 64 words by 8 bits.||top.srr(16074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16074||coreaxitoahbl_readbytecnt.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v'/linenumber/54
Implementation;Synthesis||MO106||@N: Found ROM AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00[7:0] (in view: work.top(verilog)) with 64 words by 8 bits.||top.srr(16075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16075||coreaxitoahbl_readbytecnt.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v'/linenumber/54
Implementation;Synthesis||FX271||@N: Replicating instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAI00OI.CAXI4DMAOIOl[2] (in view: work.top(verilog)) with 13 loads 1 time to improve timing.||top.srr(16087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16087||coreaxi4dmacontroller_axi4_master_ctrl.v(7471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v'/linenumber/7471
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.N_9111_i (in view: work.top(verilog)) with 73 loads 3 times to improve timing.||top.srr(16088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16088||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat28 (in view: work.top(verilog)) with 73 loads 3 times to improve timing.||top.srr(16089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16089||regslicefull.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/72
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.N_9145_i (in view: work.top(verilog)) with 71 loads 3 times to improve timing.||top.srr(16090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16090||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat6 (in view: work.top(verilog)) with 42 loads 2 times to improve timing.||top.srr(16091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16091||regslicefull.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/72
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.N_9213_i (in view: work.top(verilog)) with 42 loads 2 times to improve timing.||top.srr(16092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16092||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAl00II_sn_m2 (in view: work.top(verilog)) with 40 loads 2 times to improve timing.||top.srr(16093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16093||coreaxi4dmacontroller_buffer_descriptors.v(2540);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4DMACONTROLLER\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v'/linenumber/2540
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.N_9179_i (in view: work.top(verilog)) with 44 loads 3 times to improve timing.||top.srr(16094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16094||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||FX271||@N: Replicating instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat6 (in view: work.top(verilog)) with 44 loads 3 times to improve timing.||top.srr(16095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16095||regslicefull.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/72
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.reset_n_int_arst on CLKINT  I_5150 ||top.srr(16112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16112||null;null
Implementation;Synthesis||FP130||@N: Promoting Net sdram_sys_top.s1_arst on CLKINT  I_3446 ||top.srr(16113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16113||null;null
Implementation;Synthesis||FP130||@N: Promoting Net dff_arst on CLKINT  I_5151 ||top.srr(16114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16114||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AXI4_Interconnect_0.AXI4_Interconnect_0.arst_aclk_sync.sysReset on CLKINT  I_5152 ||top.srr(16115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16115||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.CCC_0_OUT2_HS_IO_CLK_0 on CLKINT  I_5153 ||top.srr(16116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16116||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 on CLKINT  I_5154 ||top.srr(16117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16117||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_CTRL_TX_DQS on CLKINT  I_5155 ||top.srr(16118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16118||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_CTRL_TX_DQS on CLKINT  I_5156 ||top.srr(16119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16119||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL_TX_DQS on CLKINT  I_5157 ||top.srr(16120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16120||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL_TX_DQS on CLKINT  I_5158 ||top.srr(16121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16121||null;null
Implementation;Synthesis||FP130||@N: Promoting Net PF_DDR4_SS_0.CCC_0_OUT3_HS_IO_CLK_0 on CLKINT  I_5159 ||top.srr(16122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16122||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(16195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16195||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(16196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16196||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(16197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16197||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(16198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16198||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(16199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16199||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(16200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16200||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(16201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16201||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(16202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16202||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(16203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16203||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(16204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16204||null;null
Implementation;Synthesis||MT615||@N: Found clock REF_CLK_PAD_P with period 10.00ns ||top.srr(16221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16221||null;null
Implementation;Synthesis||MT615||@N: Found clock PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0/DIV_CLK with period 8.00ns ||top.srr(16222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16222||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR_REF with period 20.00ns ||top.srr(16223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16223||null;null
Implementation;Synthesis||MT615||@N: Found clock PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160/CLK with period 6.25ns ||top.srr(16224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16224||null;null
Implementation;Synthesis||MT615||@N: Found clock PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD/Y_DIV with period 12.50ns ||top.srr(16225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16225||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 20.00ns ||top.srr(16226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16226||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 with period 20.00ns ||top.srr(16227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16227||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT0 with period 1.25ns ||top.srr(16228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16228||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1 with period 5.00ns ||top.srr(16229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16229||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT2 with period 1.25ns ||top.srr(16230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16230||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT3 with period 1.25ns ||top.srr(16231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16231||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_CTRL.TX_DQS_2.||top.srr(16232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16232||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_3_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_3_CTRL.LANE_3_CTRL_TX_DQS_270.||top.srr(16233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16233||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_CTRL.TX_DQS_1.||top.srr(16234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16234||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_2_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_2_CTRL.LANE_2_CTRL_TX_DQS_270.||top.srr(16235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16235||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS_0.||top.srr(16236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16236||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.||top.srr(16237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16237||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS.||top.srr(16238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16238||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.||top.srr(16239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16239||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.||top.srr(16240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16240||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREDDR_TIP_INT_Z144_layer0|VCO_PHSEL_ROTATE_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DDRPHY_BLK_0_VCO_PHSEL_ROTATE[0].||top.srr(16241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16241||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { AXI4_Interconnect_0.ARESETN* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16989||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter*.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||top.srr(16990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16990||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter*.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||top.srr(16991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16991||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.ARESETN* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16992||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/21
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[0] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[1] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[2] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[3] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[4] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[5] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[6] PCIe_EP_0.PCIex4_0.PCIE_1.INTERRUPT[7] PCIe_EP_0.PCIex4_0.PCIE_1.WAKEREQ PCIe_EP_0.PCIex4_0.PCIE_1.MPERST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16993||synthesis.fdc(22);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/22
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_pins { PCIe_EP_0.PCIex4_0.PCIE_1.TL_CLK }]) (false path) was not applied to the design because the from list is incorrect: it contains no clock, primary input, sequential cell, or sequential cell clock pin ||top.srr(16994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16994||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/23
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16995||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/24
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16996||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/25
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16997||synthesis.fdc(26);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/26
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16998||synthesis.fdc(27);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/27
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(16999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/16999||synthesis.fdc(28);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/28
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17000||synthesis.fdc(29);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/29
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17001||synthesis.fdc(31);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/31
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17002||synthesis.fdc(32);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/32
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17003||synthesis.fdc(33);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/33
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17004||synthesis.fdc(34);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/34
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17005||synthesis.fdc(35);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/35
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17006||synthesis.fdc(36);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/36
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17007||synthesis.fdc(37);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/37
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17008||synthesis.fdc(38);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/38
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17009||synthesis.fdc(39);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/39
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17010||synthesis.fdc(40);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/40
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17011||synthesis.fdc(41);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/41
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17012||synthesis.fdc(42);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/42
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17013||synthesis.fdc(43);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/43
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17014||synthesis.fdc(44);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/44
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17015||synthesis.fdc(46);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/46
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17016||synthesis.fdc(47);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/47
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17017||synthesis.fdc(48);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/48
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17018||synthesis.fdc(49);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/49
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17019||synthesis.fdc(50);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/50
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17020||synthesis.fdc(51);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/51
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17021||synthesis.fdc(52);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/52
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17022||synthesis.fdc(53);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/53
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17023||synthesis.fdc(54);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/54
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17024||synthesis.fdc(55);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/55
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17025||synthesis.fdc(56);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/56
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17026||synthesis.fdc(57);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/57
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17027||synthesis.fdc(58);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/58
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(17028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17028||synthesis.fdc(59);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/59
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(17029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17029||synthesis.fdc(69);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/69
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(17030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17030||synthesis.fdc(70);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/70
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { PF_DDR4_SS_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(17031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/17031||synthesis.fdc(71);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/71
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 21 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||top_generateBitstream.log;liberoaction://open_report/file/top_generateBitstream.log||(null);(null)
