Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,41
design__inferred_latch__count,0
design__instance__count,4597
design__instance__area,60599.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,2
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0012309273006394506
power__switching__total,0.00047132992767728865
power__leakage__total,0.000004580545009957859
power__total,0.0017068377928808331
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.35608936251991324
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3563687779075382
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.0995835664339158
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.704504696743127
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.099584
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,14.704505
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,2
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5110303436173665
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5112878043440585
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5885602172218023
timing__setup__ws__corner:nom_slow_1p08V_125C,7.736986381670928
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.588560
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,7.736986
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,2
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4160592266252805
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4163267348706296
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27750630356895634
timing__setup__ws__corner:nom_typ_1p20V_25C,12.134333881154397
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.277506
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,12.134334
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.35608936251991324
clock__skew__worst_setup,0.3563687779075382
timing__hold__ws,0.0995835664339158
timing__setup__ws,7.736986381670928
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.099584
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.736986
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,4597
design__instance__area__stdcell,60599.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.478345
design__instance__utilization__stdcell,0.478345
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,3
design__instance__area__class:buffer,23.5872
design__instance__count__class:inverter,187
design__instance__area__class:inverter,1081.38
design__instance__count__class:sequential_cell,293
design__instance__area__class:sequential_cell,13822.1
design__instance__count__class:multi_input_combinational_cell,3292
design__instance__area__class:multi_input_combinational_cell,34647.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,693
design__instance__area__class:timing_repair_buffer,9926.58
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,102552
design__violations,0
design__instance__count__class:clock_buffer,81
design__instance__area__class:clock_buffer,720.317
design__instance__count__class:clock_inverter,37
design__instance__area__class:clock_inverter,317.52
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,432
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,11
design__instance__count__class:antenna_cell,11
design__instance__area__class:antenna_cell,59.8752
route__net,4851
route__net__special,2
route__drc_errors__iter:0,2742
route__wirelength__iter:0,113873
route__drc_errors__iter:1,1522
route__wirelength__iter:1,113043
route__drc_errors__iter:2,1449
route__wirelength__iter:2,112844
route__drc_errors__iter:3,226
route__wirelength__iter:3,111969
route__drc_errors__iter:4,54
route__wirelength__iter:4,111991
route__drc_errors__iter:5,22
route__wirelength__iter:5,111985
route__drc_errors__iter:6,15
route__wirelength__iter:6,111989
route__drc_errors__iter:7,3
route__wirelength__iter:7,111982
route__drc_errors__iter:8,0
route__wirelength__iter:8,111982
route__drc_errors,0
route__wirelength,111982
route__vias,28572
route__vias__singlecut,28572
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,747.75
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,255
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,255
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,255
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,255
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000301523
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000032672
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000431522
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000032672
design_powergrid__voltage__worst,0.000032672
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.000032672
design_powergrid__drop__worst__net:VPWR,0.0000301523
design_powergrid__voltage__worst__net:VGND,0.000032672
design_powergrid__drop__worst__net:VGND,0.000032672
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000046700000000000001804264203320027348809162504039704799652099609375
ir__drop__worst,0.00003019999999999999884515121395534009707262157462537288665771484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
