#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 14 09:09:01 2025
# Process ID: 21264
# Current directory: D:/danny/cs2025_v2-stu/digital_twin
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15188 D:\danny\cs2025_v2-stu\digital_twin\digital_twin.xpr
# Log file: D:/danny/cs2025_v2-stu/digital_twin/vivado.log
# Journal file: D:/danny/cs2025_v2-stu/digital_twin\vivado.jou
# Running On: LAPTOP-TANMSLN6, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 34070 MB
#-----------------------------------------------------------
start_gui
open_project D:/danny/cs2025_v2-stu/digital_twin/digital_twin.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/electronic/vivado-23.2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/electronic/vivado-23.2/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 1588.156 ; gain = 372.496
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/myCPU.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/PC.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/IMMGEN.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/RF.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/Control.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/ACTL.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/ALU.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/mask.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/MUX5_1.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/MUX2_1.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/NPC.sv] -no_script -reset -force -quiet
remove_files  {D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/myCPU.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/PC.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/IMMGEN.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/RF.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/Control.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/ACTL.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/ALU.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/mask.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/MUX5_1.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/MUX2_1.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/newbrand/NPC.sv}
add_files -norecurse {D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/id_ex_transition.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/MYCPU.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/MM_moment.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/if_id_transition.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/alu_control.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/IF_moment.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/controller.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/PC_control.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/mm_wb_transition.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/forward.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/immgen.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/WB_moment.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/EX_moment.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/ID_moment.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/miniRV_SoC.v D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/hard_check.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/alu.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/ex_mm_transition.sv D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/regs.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/miniRV_SoC.v] -no_script -reset -force -quiet
remove_files  D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/miniRV_SoC.v
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/defines.sv] -no_script -reset -force -quiet
remove_files  D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/defines.sv
export_ip_user_files -of_objects  [get_files D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/alu.sv] -no_script -reset -force -quiet
remove_files  D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/alu.sv
add_files -norecurse D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/imports/new/new2brand/alu.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/utils_1/imports/synth_1/top.dcp with file D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/ip/pll_1/pll.xci' is already up-to-date
[Wed May 14 09:51:12 2025] Launched synth_1...
Run output will be captured here: D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/ip/pll_1/pll.xci' is already up-to-date
[Wed May 14 10:00:15 2025] Launched synth_1...
Run output will be captured here: D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/ip/pll_1/pll.xci' is already up-to-date
[Wed May 14 10:01:34 2025] Launched synth_1...
Run output will be captured here: D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/ip/pll_1/pll.xci' is already up-to-date
[Wed May 14 10:03:26 2025] Launched impl_1...
Run output will be captured here: D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/ip/pll_1/pll.xci' is already up-to-date
[Wed May 14 10:07:12 2025] Launched impl_1...
Run output will be captured here: D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/runme.log
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.3.8:3144
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1670.738 ; gain = 0.000
connect_hw_server -url 192.168.3.8:3144 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.3.8:3144
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1720.832 ; gain = 36.484
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/C306B6C3ABCD]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/C306B6C3ABCD]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.3.8:3144/xilinx_tcf/Digilent/C306B6C3ABCD
set_property PROGRAM.FILE {D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 1748.730 ; gain = 27.898
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-695] HW Server shut down, disconnecting from server: 192.168.3.8:3144
reset_run impl_1
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/ip/pll_1/pll.xci' is already up-to-date
[Wed May 14 10:23:01 2025] Launched impl_1...
Run output will be captured here: D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/ip/pll_1/pll.xci' is already up-to-date
[Wed May 14 10:26:32 2025] Launched impl_1...
Run output will be captured here: D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/utils_1/imports/synth_1/top.dcp with file D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/synth_1

launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/ip/pll_1/pll.xci' is already up-to-date
[Wed May 14 10:26:45 2025] Launched synth_1...
Run output will be captured here: D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/ip/pll_1/pll.xci' is already up-to-date
[Wed May 14 10:29:40 2025] Launched impl_1...
Run output will be captured here: D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/danny/cs2025_v2-stu/digital_twin/digital_twin.srcs/sources_1/ip/pll_1/pll.xci' is already up-to-date
[Wed May 14 10:32:55 2025] Launched impl_1...
Run output will be captured here: D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/runme.log
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.3.8:3143
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:192.168.3.8:3143".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
connect_hw_server: Time (s): cpu = 00:00:08 ; elapsed = 00:02:47 . Memory (MB): peak = 1768.578 ; gain = 19.848
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.3.8:3142
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 1768.578 ; gain = 0.000
connect_hw_server -url 192.168.3.8:3142 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.3.8:3142
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1768.578 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/C306B639ABCD]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/C306B639ABCD]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.3.8:3142/xilinx_tcf/Digilent/C306B639ABCD
set_property PROGRAM.FILE {D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 1769.562 ; gain = 0.984
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1769.562 ; gain = 0.000
ERROR: [Labtoolstcl 44-695] HW Server shut down, disconnecting from server: 192.168.3.8:3142
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.3.8:3137
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1769.562 ; gain = 0.000
connect_hw_server -url 192.168.3.8:3137 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.3.8:3137
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1769.562 ; gain = 0.000
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/C306B74AABCD]
set_property PARAM.FREQUENCY 5000000 [get_hw_targets */xilinx_tcf/Digilent/C306B74AABCD]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.3.8:3137/xilinx_tcf/Digilent/C306B74AABCD
set_property PROGRAM.FILE {D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/danny/cs2025_v2-stu/digital_twin/digital_twin.runs/impl_1/top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1770.875 ; gain = 1.312
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-695] HW Server shut down, disconnecting from server: 192.168.3.8:3137
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 14 10:44:04 2025...
