# ğŸ“Š UVM é˜¶æ®µè¯¦è§£

## é˜¶æ®µæ¦‚è§ˆ

```mermaid
graph TB
    subgraph "Build Phase"
        B1[build]
        B2[connect]
    end
    
    subgraph "Run Phase"
        R1[run]
    end
    
    subgraph "Cleanup"
        C1[extract]
        C2[check]
        C3[report]
    end
    
    B1 --> B2
    B2 --> R1
    R1 --> C1
    C1 --> C2
    C2 --> C3
```

## é˜¶æ®µè¯¦è§£

### 1. Build Phase

| å­é˜¶æ®µ | ç›®çš„ | æ“ä½œ |
|--------|------|------|
| build | åˆ›å»ºç»„ä»¶ | `uvm_component::create()` |
| connect | è¿æ¥ç»„ä»¶ | `uvm_port::connect()` |

```systemverilog
virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    
    // åˆ›å»ºç»„ä»¶
    sequencer = uvm_sequencer#(trans)::type_id::create("sequencer", this);
    driver    = uvm_driver#(trans)::type_id::create("driver", this);
    monitor   = uvm_monitor::type_id::create("monitor", this);
endfunction

virtual function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    
    // è¿æ¥ç»„ä»¶
    driver.seq_item_port.connect(sequencer.seq_item_export);
    monitor.ap.connect(scoreboard.analysis_export);
endfunction
```

### 2. Run Phase

| å­é˜¶æ®µ | ç›®çš„ | æ“ä½œ |
|--------|------|------|
| run | æ‰§è¡Œæµ‹è¯• | `task run_phase()` |

```systemverilog
virtual task run_phase(uvm_phase phase);
    phase.raise_objection(this);
    
    forever begin
        trans req;
        seq.start(sequencer);
    end
    
    phase.drop_objection(this);
endtask
```

## æ—¶åºå›¾

```mermaid
sequenceDiagram
    participant Test
    participant Env
    participant Agent
    participant DUT
    
    Test->>Env: build()
    Env->>Agent: build()
    Env->>Agent: connect()
    
    Note over Env,Agent: Run Phase
    Agent->>DUT: drive transactions
    DUT-->>Agent: response
    Agent->>Agent: monitor
    
    Note over Env,Agent: Report Phase
    Agent->>Env: report()
    Env->>Test: report()
```

## ç¤ºä¾‹é¡¹ç›®

æŸ¥çœ‹å®é™…ä»£ç ï¼š

- [tb/env/mini_soc_env.sv](../../projects/mini_soc/tb/env/mini_soc_env.sv)
- [tb/test/base_test.sv](../../projects/mini_soc/tb/test/base_test.sv)

## åœ¨çº¿è¿è¡Œ

è¿è¡Œ UVM é˜¶æ®µç¤ºä¾‹ï¼š

[:fontawesome-solid-play: EDA Playground](https://edaplayground.com/){ .md-button .md-button--primary }

## è¿›é˜¶é˜…è¯»

- [ç»„ä»¶å±‚çº§](02-component-hierarchy.md)
- [é…ç½®æœºåˆ¶](../04-configuration/01-uvm-config-db.md)
