Analysis & Synthesis report for Sound
Thu Mar 15 16:24:36 2018
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                           ;
+------------------------------------+---------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Mar 15 16:24:36 2018                 ;
; Quartus II 64-Bit Version          ; 12.1 Build 243 01/31/2013 SP 1.33 SJ Full Version ;
; Revision Name                      ; Sound                                             ;
; Top-level Entity Name              ; Sound                                             ;
; Family                             ; Cyclone IV E                                      ;
; Total logic elements               ; N/A until Partition Merge                         ;
;     Total combinational functions  ; N/A until Partition Merge                         ;
;     Dedicated logic registers      ; N/A until Partition Merge                         ;
; Total registers                    ; N/A until Partition Merge                         ;
; Total pins                         ; N/A until Partition Merge                         ;
; Total virtual pins                 ; N/A until Partition Merge                         ;
; Total memory bits                  ; N/A until Partition Merge                         ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                         ;
; Total PLLs                         ; N/A until Partition Merge                         ;
+------------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Sound              ; Sound              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Area               ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version
    Info: Processing started: Thu Mar 15 16:24:21 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sound -c Sound
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file group_no.vhd
    Info (12022): Found design unit 1: group_no-RTL
    Info (12023): Found entity 1: group_no
Info (12021): Found 1 design units, including 1 entities, in source file sound.bdf
    Info (12023): Found entity 1: Sound
Info (12021): Found 6 design units, including 3 entities, in source file application.vhd
    Info (12022): Found design unit 1: Application-rtl
    Info (12022): Found design unit 2: PSAC-rtl
    Info (12022): Found design unit 3: POLY_ROM-rtl
    Info (12023): Found entity 1: Application
    Info (12023): Found entity 2: PSAC
    Info (12023): Found entity 3: POLY_ROM
Info (12021): Found 1 design units, including 1 entities, in source file snddriver.bdf
    Info (12023): Found entity 1: SndDriver
Info (12021): Found 2 design units, including 1 entities, in source file ctrl.vhd
    Info (12022): Found design unit 1: Ctrl-arch
    Info (12023): Found entity 1: Ctrl
Info (12021): Found 2 design units, including 1 entities, in source file channel_mod.vhd
    Info (12022): Found design unit 1: Channel_Mod-arch2
    Info (12023): Found entity 1: Channel_Mod
Info (12021): Found 2 design units, including 1 entities, in source file mux_audio.vhd
    Info (12022): Found design unit 1: mux_audio-arch
    Info (12023): Found entity 1: mux_audio
Info (12021): Found 2 design units, including 1 entities, in source file volume_block.vhd
    Info (12022): Found design unit 1: volume_block-arch
    Info (12023): Found entity 1: volume_block
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_decoder.vhd
    Info (12022): Found design unit 1: keyboard_decoder-arch
    Info (12023): Found entity 1: keyboard_decoder
Info (12127): Elaborating entity "Sound" for the top level hierarchy
Warning (275083): Bus "RDAC2[41..0]" found using same base name as "RDAC", which might lead to a name conflict.
Warning (275083): Bus "LDAC2[41..0]" found using same base name as "LDAC", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "LDAC" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "LDAC[15..0]" to "LDAC15..0"
Warning (275080): Converted elements in bus name "LDAC2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "LDAC2[41..0]" to "LDAC241..0"
Warning (275080): Converted elements in bus name "RDAC" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "RDAC[15..0]" to "RDAC15..0"
Warning (275080): Converted elements in bus name "RDAC2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "RDAC2[41..0]" to "RDAC241..0"
Error (275032): Can't connect "Pin "adcdat"" to "Port "adclrc" (ID SndDriver:instSndDrv)" directly -- both signals are output signals
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings
    Error: Peak virtual memory: 476 megabytes
    Error: Processing ended: Thu Mar 15 16:24:37 2018
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:02


