+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; u0|rst_controller_001|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller_001|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 33    ; 30             ; 0            ; 30             ; 1      ; 30              ; 30            ; 30              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|avalon_st_adapter|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 70    ; 1              ; 2            ; 1              ; 69     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 70    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 167   ; 0              ; 2            ; 0              ; 165    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 167   ; 0              ; 2            ; 0              ; 165    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 168   ; 4              ; 2            ; 4              ; 329    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_mux|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 8     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_mux|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 6     ; 0              ; 1            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 331   ; 0              ; 0            ; 0              ; 166    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 167   ; 1              ; 2            ; 1              ; 165    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 167   ; 1              ; 2            ; 1              ; 165    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 19    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 18    ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 19    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 18    ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 19    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 18    ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 19    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 18    ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 19    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 18    ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 19    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 18    ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 35    ; 0              ; 2            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 8     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 38    ; 5              ; 0            ; 5              ; 33     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 167   ; 0              ; 0            ; 0              ; 165    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 167   ; 0              ; 0            ; 0              ; 165    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_002|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 0     ; 4              ; 0            ; 4              ; 4      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 165   ; 0              ; 2            ; 0              ; 165    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_001|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 0     ; 3              ; 0            ; 3              ; 3      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 165   ; 3              ; 3            ; 3              ; 165    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 0     ; 3              ; 0            ; 3              ; 3      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 165   ; 3              ; 3            ; 3              ; 165    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 111   ; 41             ; 0            ; 41             ; 68     ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 205   ; 39             ; 0            ; 39             ; 164    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 56    ; 1              ; 0            ; 1              ; 54     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 469   ; 72             ; 71           ; 72             ; 505    ; 72              ; 72            ; 72              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_h2f_axi_master_agent|align_address_to_size                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 48    ; 0              ; 1            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 561   ; 120            ; 245          ; 120            ; 424    ; 120             ; 120           ; 120             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0|streamer_0_avs_cra_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 182   ; 6              ; 26           ; 6              ; 144    ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 277   ; 0              ; 0            ; 0              ; 176    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thereset_wire_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thestreamer_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thestreamer_B1_start_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 11    ; 1              ; 3            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thestreamer_B0_runOnce_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0_reg                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_streamer0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1_reg                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|fifo                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_streamer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region|thestreamer_B0_runOnce_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thebb_streamer_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce|thestreamer_B0_runOnce_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                            ; 391   ; 0              ; 0            ; 0              ; 389    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; 392   ; 2              ; 0            ; 2              ; 392    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 425   ; 37             ; 0            ; 37             ; 388    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_call_streamer_unnamed_streamer2_streamer1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 389   ; 0              ; 0            ; 0              ; 340    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_s0_unnamed_streamer3_streamer4_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_s0_unnamed_streamer3_streamer4_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 392   ; 1              ; 0            ; 1              ; 390    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_s0_unnamed_streamer3_streamer4_aunroll_x|theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 456   ; 51             ; 63           ; 51             ; 388    ; 51              ; 51            ; 51              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_s0_unnamed_streamer3_streamer4_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 341   ; 0              ; 0            ; 0              ; 388    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_windowing_unnamed_streamer5_streamer7|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_windowing_unnamed_streamer5_streamer7|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 9     ; 2              ; 2            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_windowing_unnamed_streamer5_streamer7|theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 73    ; 3              ; 63           ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_windowing_unnamed_streamer5_streamer7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 7     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_windowing_unnamed_streamer7_streamer9|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_windowing_unnamed_streamer7_streamer9|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                                   ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_windowing_unnamed_streamer7_streamer9|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_windowing_unnamed_streamer7_streamer9|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; 9     ; 3              ; 2            ; 3              ; 9      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_windowing_unnamed_streamer7_streamer9|theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 42    ; 37             ; 0            ; 37             ; 5      ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_windowing_unnamed_streamer7_streamer9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 7     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                                      ; 391   ; 0              ; 0            ; 0              ; 389    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 392   ; 2              ; 0            ; 2              ; 392    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 425   ; 37             ; 0            ; 37             ; 388    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_s2_unnamed_streamer8_streamer10_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 390   ; 0              ; 1            ; 0              ; 340    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_projection_unnamed_streamer6_streamer8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_projection_unnamed_streamer6_streamer8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                                  ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_projection_unnamed_streamer6_streamer8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_projection_unnamed_streamer6_streamer8|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                              ; 9     ; 3              ; 2            ; 3              ; 9      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_projection_unnamed_streamer6_streamer8|theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 42    ; 37             ; 0            ; 37             ; 5      ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iord_bl_return_projection_unnamed_streamer6_streamer8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 7     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_projection_unnamed_streamer4_streamer6|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_projection_unnamed_streamer4_streamer6|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                ; 9     ; 2              ; 2            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_projection_unnamed_streamer4_streamer6|theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 73    ; 3              ; 63           ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_bl_call_projection_unnamed_streamer4_streamer6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 7     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                  ; 392   ; 0              ; 0            ; 0              ; 390    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x|theiowr_nb                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 456   ; 52             ; 63           ; 52             ; 388    ; 52              ; 52            ; 52              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_iowr_nb_return_streamer_unnamed_streamer9_streamer11_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 341   ; 1              ; 1            ; 1              ; 387    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1                                                                                                                                                                                                                                                                                                                   ; 23    ; 16             ; 0            ; 16             ; 20     ; 16              ; 16            ; 16              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_streamers_c0_exit_streamer1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                         ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_streamer2|thei_llvm_fpga_push_i1_notexitcond_streamer1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_streamer2|thei_llvm_fpga_push_i1_notexitcond_streamer1                                                                                                                                                                                                                                                                                                       ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_streamer2                                                                                                                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_streamer1|thepassthru                                                                                                                                                                                                                                                                                                                                        ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_streamer1|thei_llvm_fpga_pipeline_keep_going_streamer1|asr|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_streamer1|thei_llvm_fpga_pipeline_keep_going_streamer1|asr                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_streamer1|thei_llvm_fpga_pipeline_keep_going_streamer1                                                                                                                                                                                                                                                                                                       ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_streamer1                                                                                                                                                                                                                                                                                                                                                    ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 6     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region|thestreamer_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thebb_streamer_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 782   ; 0              ; 0            ; 0              ; 787    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thestreamer_B1_start_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start|thestreamer_B1_start_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thebb_streamer_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 783   ; 0              ; 0            ; 0              ; 788    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thei_llvm_fpga_pipeline_keep_going_streamer1_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function|thei_llvm_fpga_pipeline_keep_going_streamer1_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 6     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thestreamer_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1037  ; 0              ; 257          ; 0              ; 779    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|theprojection_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|theprojection_B1_start_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 11    ; 1              ; 3            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|theprojection_B0_runOnce_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_projection0|thei_llvm_fpga_pop_token_i1_wt_limpop_projection0_reg                                                                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_projection0|thei_llvm_fpga_pop_token_i1_wt_limpop_projection1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_projection0|thei_llvm_fpga_pop_token_i1_wt_limpop_projection1                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_projection0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|thei_llvm_fpga_push_token_i1_wt_limpush_projection1_reg                                                                                                                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|fifo                                                                                                                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_projection1|thei_llvm_fpga_push_token_i1_wt_limpush_projection1                                                                                                                                                                                                                                                                                                                                                                                                                         ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_projection1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region|theprojection_B0_runOnce_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|thebb_projection_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce|theprojection_B0_runOnce_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_call_projection_unnamed_projection2_projection1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_call_projection_unnamed_projection2_projection1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                          ; 8     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_call_projection_unnamed_projection2_projection1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_call_projection_unnamed_projection2_projection1|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; 9     ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_call_projection_unnamed_projection2_projection1|theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 42    ; 37             ; 0            ; 37             ; 5      ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_call_projection_unnamed_projection2_projection1                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                                                                                                             ; 391   ; 0              ; 0            ; 0              ; 389    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; 392   ; 2              ; 0            ; 2              ; 392    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 425   ; 37             ; 0            ; 37             ; 388    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iord_bl_s0_unnamed_projection3_projection2_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 390   ; 0              ; 1            ; 0              ; 340    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1|acl_reset_handler_inst                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1                                                                                                                                                                                                                                                                                                  ; 423   ; 81             ; 0            ; 81             ; 420    ; 81              ; 81            ; 81              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_projections_c1_exit_projection1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                            ; 342   ; 0              ; 0            ; 0              ; 341    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|i_mul_i_projection18_im0_cma_delay                                                                                                                                                                                                                                                                                                                                                  ; 39    ; 0              ; 3            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|i_mul_i_projection18_im8_cma_delay                                                                                                                                                                                                                                                                                                                                                  ; 31    ; 0              ; 3            ; 0              ; 28     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|i_mul_i_projection18_ma3_cma_delay                                                                                                                                                                                                                                                                                                                                                  ; 36    ; 0              ; 3            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist6_sync_together52_aunroll_x_in_c1_eni1_2_tpl_6_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                            ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist6_sync_together52_aunroll_x_in_c1_eni1_2_tpl_6_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                        ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist7_sync_together52_aunroll_x_in_c1_eni1_3_tpl_6_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                            ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist7_sync_together52_aunroll_x_in_c1_eni1_3_tpl_6_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                        ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist8_sync_together52_aunroll_x_in_c1_eni1_4_tpl_6_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                            ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist8_sync_together52_aunroll_x_in_c1_eni1_4_tpl_6_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                        ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist9_sync_together52_aunroll_x_in_c1_eni1_5_tpl_6_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                            ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist9_sync_together52_aunroll_x_in_c1_eni1_5_tpl_6_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                        ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist15_sync_together52_aunroll_x_in_c1_eni1_11_tpl_6_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                          ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist15_sync_together52_aunroll_x_in_c1_eni1_11_tpl_6_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                      ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist16_sync_together52_aunroll_x_in_c1_eni1_12_tpl_6_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                          ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist16_sync_together52_aunroll_x_in_c1_eni1_12_tpl_6_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                      ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist17_sync_together52_aunroll_x_in_c1_eni1_13_tpl_6_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                          ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist17_sync_together52_aunroll_x_in_c1_eni1_13_tpl_6_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                      ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist18_sync_together52_aunroll_x_in_c1_eni1_14_tpl_6_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                          ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist18_sync_together52_aunroll_x_in_c1_eni1_14_tpl_6_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                      ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                          ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist19_sync_together52_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                      ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x|redist20_sync_together52_aunroll_x_in_i_valid_6                                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_projections_c1_enter_projection0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; 341   ; 1              ; 1            ; 1              ; 338    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_projections_c1_enter_projection4_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 341   ; 0              ; 0            ; 0              ; 338    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_s1_or_4_projection6_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_s1_or_4_projection6_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 392   ; 1              ; 0            ; 1              ; 390    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_s1_or_4_projection6_aunroll_x|theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 456   ; 51             ; 63           ; 51             ; 388    ; 51              ; 51            ; 51              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_s1_or_4_projection6_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 341   ; 0              ; 0            ; 0              ; 388    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_return_projection_unnamed_projection4_projection7|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_return_projection_unnamed_projection4_projection7|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9     ; 1              ; 0            ; 1              ; 7      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_return_projection_unnamed_projection4_projection7|theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 73    ; 3              ; 63           ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_iowr_bl_return_projection_unnamed_projection4_projection7                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 7     ; 1              ; 1            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1|acl_reset_handler_inst                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1                                                                                                                                                                                                                                                                                                 ; 23    ; 16             ; 0            ; 16             ; 20     ; 16              ; 16            ; 16              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_projections_c0_exit_projection1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                           ; 7     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_projection2|thei_llvm_fpga_push_i1_notexitcond_projection1|acl_reset_handler_inst                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_projection2|thei_llvm_fpga_push_i1_notexitcond_projection1                                                                                                                                                                                                                                                                                     ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_projection2                                                                                                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_projection1|thepassthru                                                                                                                                                                                                                                                                                                                        ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_projection1|thei_llvm_fpga_pipeline_keep_going_projection1|asr|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_projection1|thei_llvm_fpga_pipeline_keep_going_projection1|asr                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_projection1|thei_llvm_fpga_pipeline_keep_going_projection1                                                                                                                                                                                                                                                                                     ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_projection1                                                                                                                                                                                                                                                                                                                                    ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_projections_c0_enter1_projection0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 1            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region|theprojection_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|thebb_projection_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 394   ; 0              ; 0            ; 0              ; 396    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|theprojection_B1_start_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start|theprojection_B1_start_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 2            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thebb_projection_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 395   ; 0              ; 0            ; 0              ; 397    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thei_llvm_fpga_pipeline_keep_going_projection1_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo|thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 6     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function|thei_llvm_fpga_pipeline_keep_going_projection1_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 6     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|theprojection_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 649   ; 0              ; 257          ; 0              ; 389    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thewindowing_B1_start_x|sim_tracker_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 5     ; 1              ; 4            ; 1              ; 0      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thewindowing_B1_start_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 11    ; 0              ; 4            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_call_windowing_unnamed_windowing1_windowing3|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_call_windowing_unnamed_windowing1_windowing3|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                            ; 9     ; 2              ; 0            ; 2              ; 9      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_call_windowing_unnamed_windowing1_windowing3|theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 42    ; 37             ; 0            ; 37             ; 5      ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_call_windowing_unnamed_windowing1_windowing3                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1                                                                                                                                                                                                                                                                                                          ; 31    ; 23             ; 0            ; 23             ; 28     ; 23              ; 23            ; 23              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_windowings_c0_exit_windowing1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                  ; 8     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|staging_reg                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                                                                                                                                 ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|sel_fifo                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                      ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                                                                                                                                  ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ll_fifo                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                      ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                       ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                     ; 15    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                 ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|ram_fifo                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|fifo                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|fifo                                                                                                                                                                                                                                                                                    ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|fifo                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1|acl_reset_handler_inst                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3|thei_llvm_fpga_push_i1_notexitcond_windowing1                                                                                                                                                                                                                                                                                              ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_windowing3                                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_windowing2|thepassthru                                                                                                                                                                                                                                                                                                                                ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_windowing2|thei_llvm_fpga_pipeline_keep_going_windowing1|asr|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_windowing2|thei_llvm_fpga_pipeline_keep_going_windowing1|asr                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_windowing2|thei_llvm_fpga_pipeline_keep_going_windowing1                                                                                                                                                                                                                                                                                              ; 10    ; 2              ; 3            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_windowing2                                                                                                                                                                                                                                                                                                                                            ; 10    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|redist0_sync_together13_aunroll_x_in_c0_eni1_1_tpl_22                                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x|redist1_sync_together13_aunroll_x_in_i_valid_22                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_windowings_c0_enter1_windowing0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                          ; 7     ; 0              ; 1            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_windowings_c0_enter1_windowing1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 7     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thewindowing_B1_start_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                              ; 392   ; 2              ; 0            ; 2              ; 392    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 425   ; 37             ; 0            ; 37             ; 388    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iord_bl_s1_unnamed_windowing2_windowing4_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 390   ; 0              ; 1            ; 0              ; 340    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector|acl_reset_handler_inst                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector                                                                                                                                                                                                       ; 7     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_full_detector                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                         ; 440   ; 0              ; 0            ; 0              ; 416    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                     ; 440   ; 0              ; 0            ; 0              ; 416    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                    ; 420   ; 2              ; 0            ; 2              ; 423    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing0                                                                                                                                                                                                               ; 420   ; 79             ; 0            ; 79             ; 419    ; 79              ; 79            ; 79              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_data_fifo_aunroll_x                                                                                                                                                                                                                                                                                       ; 341   ; 0              ; 0            ; 0              ; 339    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_windowings_c1_exit_windowing1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                   ; 345   ; 1              ; 0            ; 1              ; 339    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist12_sync_together70_aunroll_x_in_c1_eni2_1_tpl_48_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                         ; 23    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist12_sync_together70_aunroll_x_in_c1_eni2_1_tpl_48_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                     ; 23    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist46_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_1_x_q_39_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                  ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist46_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_1_x_q_39_mem_dmem|auto_generated                                                                                                                                                                                                                                                                              ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist46_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_1_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                          ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist46_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_1_x_q_39_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                      ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist13_sync_together70_aunroll_x_in_c1_eni2_2_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                  ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist13_sync_together70_aunroll_x_in_c1_eni2_2_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                              ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist45_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_2_x_q_39_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                  ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist45_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_2_x_q_39_mem_dmem|auto_generated                                                                                                                                                                                                                                                                              ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist45_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_2_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                          ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist45_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_2_x_q_39_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                      ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist14_sync_together70_aunroll_x_in_c1_eni2_3_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                  ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist14_sync_together70_aunroll_x_in_c1_eni2_3_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                              ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist44_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_3_x_q_39_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                  ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist44_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_3_x_q_39_mem_dmem|auto_generated                                                                                                                                                                                                                                                                              ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist44_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_3_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                          ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist44_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_3_x_q_39_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                      ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist15_sync_together70_aunroll_x_in_c1_eni2_4_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                  ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist15_sync_together70_aunroll_x_in_c1_eni2_4_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                              ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist43_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_4_x_q_39_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                  ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist43_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_4_x_q_39_mem_dmem|auto_generated                                                                                                                                                                                                                                                                              ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist43_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_4_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                          ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist43_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_4_x_q_39_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                      ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist16_sync_together70_aunroll_x_in_c1_eni2_5_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                  ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist16_sync_together70_aunroll_x_in_c1_eni2_5_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                              ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist42_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_5_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist42_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_5_x_q_39_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist17_sync_together70_aunroll_x_in_c1_eni2_6_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                  ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist17_sync_together70_aunroll_x_in_c1_eni2_6_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                              ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist41_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_6_x_q_38_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist41_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_6_x_q_38_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                 ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist18_sync_together70_aunroll_x_in_c1_eni2_7_tpl_10_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                             ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist40_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_7_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist40_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_7_x_q_39_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist19_sync_together70_aunroll_x_in_c1_eni2_8_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                  ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist19_sync_together70_aunroll_x_in_c1_eni2_8_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                              ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist39_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_8_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist39_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_8_x_q_39_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist20_sync_together70_aunroll_x_in_c1_eni2_9_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                  ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist20_sync_together70_aunroll_x_in_c1_eni2_9_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                              ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                          ; 23    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist38_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_9_x_q_39_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist21_sync_together70_aunroll_x_in_c1_eni2_10_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                 ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist21_sync_together70_aunroll_x_in_c1_eni2_10_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                             ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist37_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_10_x_q_39_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                 ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist37_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_10_x_q_39_mem_dmem|auto_generated                                                                                                                                                                                                                                                                             ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist37_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_10_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                         ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist37_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_10_x_q_39_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                     ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist22_sync_together70_aunroll_x_in_c1_eni2_11_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                 ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist22_sync_together70_aunroll_x_in_c1_eni2_11_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                             ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist49_i_tobool_mask_trunc_windowing42_sel_x_b_39                                                                                                                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                ; 49    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist23_sync_together70_aunroll_x_in_c1_eni2_12_tpl_48_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                            ; 49    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excRZero_uid90_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|regOrZeroOverInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excRInf_uid95_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excR_x_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excR_y_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|invExpXIsMax_uid44_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|fracYPostZ_uid57_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|redist11_andEq_uid156_fracYZero_uid16_block_rsrvd_fix_q_11                                                                                                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|andEq_uid156_fracYZero_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|eq0_uid152_fracYZero_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|eq1_uid155_fracYZero_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|prodXY_uid140_prodDivPreNormProd_uid61_block_rsrvd_fix_im0_cma_delay                                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|prodXY_uid140_prodDivPreNormProd_uid61_block_rsrvd_fix_ma3_cma_delay                                                                                                                                                                                                                                                                                                ; 30    ; 1              ; 2            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC0_uid113_invTables_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                    ; 11    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC0_uid113_invTables_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                                                                                ; 11    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC0_uid114_invTables_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                    ; 11    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC0_uid114_invTables_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                                                                                ; 11    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|prodXY_uid146_pT2_uid134_invPolyEval_im0_cma_delay                                                                                                                                                                                                                                                                                                                  ; 35    ; 1              ; 2            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|prodXY_uid146_pT2_uid134_invPolyEval_im3_cma_delay                                                                                                                                                                                                                                                                                                                  ; 29    ; 1              ; 2            ; 1              ; 26     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC1_uid117_invTables_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                    ; 11    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC1_uid117_invTables_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                                                                                ; 11    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|prodXY_uid143_pT1_uid128_invPolyEval_cma_delay                                                                                                                                                                                                                                                                                                                      ; 28    ; 1              ; 2            ; 1              ; 25     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC2_uid121_invTables_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                    ; 11    ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|memoryC2_uid121_invTables_lutmem_dmem|auto_generated                                                                                                                                                                                                                                                                                                                ; 11    ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|redist28_signR_uid47_block_rsrvd_fix_q_8                                                                                                                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|signR_uid47_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|redist40_signY_uid15_block_rsrvd_fix_b_12                                                                                                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excRNaN_uid98_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excZ_x_uid24_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excZ_y_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excN_x_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excN_y_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excI_x_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|expXIsMax_uid25_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|excI_y_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|redist41_expY_uid13_block_rsrvd_fix_b_12_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                        ; 21    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|redist41_expY_uid13_block_rsrvd_fix_b_12_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|redist29_fracXIsZero_uid40_block_rsrvd_fix_q_17                                                                                                                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22|fracXIsZero_uid40_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_div_i_windowing22                                                                                                                                                                                                                                                                                                                                                                     ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|rUdfEQMin_uid114_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|rOvfEQMax_uid108_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|rOvfExtraBits_uid111_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excRNaN_uid127_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist32_effSub_uid53_block_rsrvd_fix_q_12                                                                                                                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|signRInf_uid134_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist48_fracXIsZero_uid26_block_rsrvd_fix_q_7                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist40_fracXIsZero_uid40_block_rsrvd_fix_q_12                                                                                                                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|fracXIsZero_uid40_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|signRZero_uid137_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist42_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_14                                                                                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist34_sigB_uid52_block_rsrvd_fix_b_15                                                                                                                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|signRReg_uid131_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excZ_aSig_uid17_uid24_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|expXIsMax_uid25_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist53_exp_aSig_uid22_block_rsrvd_fix_b_13_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                ; 21    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist37_InvExpXIsZero_uid45_block_rsrvd_fix_q_12                                                                                                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist41_expXIsMax_uid39_block_rsrvd_fix_q_13                                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist36_sigA_uid51_block_rsrvd_fix_b_15                                                                                                                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|aMinusA_uid88_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|vCount_uid173_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|invCmpEQ_stickyBits_cZwF_uid73_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                    ; 32    ; 0              ; 0            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist51_frac_aSig_uid23_block_rsrvd_fix_b_7_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                ; 32    ; 0              ; 0            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                       ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                  ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist35_sigA_uid51_block_rsrvd_fix_b_6                                                                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18|redist33_sigB_uid52_block_rsrvd_fix_b_6                                                                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_add_i_windowing18                                                                                                                                                                                                                                                                                                                                                                     ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17|thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing1|acl_reset_handler_inst                                                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17|thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing1                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17                                                                                                                                                                                                                                                                                                         ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist28_sync_together70_aunroll_x_in_c1_eni2_16_tpl_16                                                                                                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|staging_reg                                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|fifo                                                                                                                                                                                      ; 5     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|sel_fifo                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                                ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                                  ; 36    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|fifo                                                                                                                                                                                       ; 36    ; 2              ; 0            ; 2              ; 38     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ll_fifo                                                                                                                                                                                            ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                           ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                    ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                            ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                          ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst                                                                                                                                                               ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|fifo                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst                                                                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|ram_fifo                                                                                                                                                                                           ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                             ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|fifo                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|fifo                                                                                                                                                                                                         ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo|acl_reset_handler_inst                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|fifo                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1|acl_reset_handler_inst                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing1                                                                                                                                                                                                                   ; 39    ; 2              ; 0            ; 2              ; 67     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_push3_windowing38                                                                                                                                                                                                                                                                                                       ; 37    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist1_i_selcond_windowing_1_windowing36_q_29                                                                                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist48_i_tobool_mask_trunc_windowing42_sel_x_b_29                                                                                                                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist6_i_llvm_fpga_pop_f32_sum_1_f_m_avg_struct_samm_n_z_4ma_static_0_pop3_windowing17_out_data_out_22_mem_dmem|auto_generated                                                                                                                                                                                                                                                            ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|inIsZero_uid12_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|rnd_uid22_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|redist11_vCount_uid44_lzcShifterZ1_uid10_block_rsrvd_fix_q_8                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|sticky_uid20_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|vCount_uid56_lzcShifterZ1_uid10_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|vCount_uid49_lzcShifterZ1_uid10_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|vCount_uid44_lzcShifterZ1_uid10_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|xXorSign_uid7_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                  ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16|redist21_signX_uid6_block_rsrvd_fix_b_16                                                                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_windowing16                                                                                                                                                                                                                                                                                                                                                                      ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|inIsZero_uid12_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|rnd_uid22_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|redist11_vCount_uid44_lzcShifterZ1_uid10_block_rsrvd_fix_q_8                                                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|sticky_uid20_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|vCount_uid56_lzcShifterZ1_uid10_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|vCount_uid49_lzcShifterZ1_uid10_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|vCount_uid44_lzcShifterZ1_uid10_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|xXorSign_uid7_block_rsrvd_fix_delay                                                                                                                                                                                                                                                                                                                                ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21|redist21_signX_uid6_block_rsrvd_fix_b_16                                                                                                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_conv_i_windowing21                                                                                                                                                                                                                                                                                                                                                                    ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing19|thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing1|acl_reset_handler_inst                                                                                                                                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing19|thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing1                                                                                                                                                                                                                   ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_pop4_windowing19                                                                                                                                                                                                                                                                                                       ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist27_sync_together70_aunroll_x_in_c1_eni2_16_tpl_8                                                                                                                                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                          ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                                                                                                                    ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                           ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                         ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                            ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|hld_fifo_inst                                                                                                                                                                                       ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo|acl_reset_handler_inst                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|fifo                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo|acl_reset_handler_inst                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|fifo                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1|acl_reset_handler_inst                                                                                                                                                                                        ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing1                                                                                                                                                                                                               ; 39    ; 2              ; 0            ; 2              ; 67     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_count_1_f_m_avg_struct_samm_n_z_4ha_static_0_push4_windowing41                                                                                                                                                                                                                                                                                                     ; 37    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|i_cmp_windowing14_delay                                                                                                                                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing12|thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing1|acl_reset_handler_inst                                                                                          ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing12|thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing1                                                                                                                 ; 71    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_pop_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_pop5_windowing12                                                                                                                                                                                                                                                      ; 71    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                        ; 6     ; 1              ; 4            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                        ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                          ; 6     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                         ; 3     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated       ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                   ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                          ; 36    ; 2              ; 0            ; 2              ; 39     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|hld_fifo_inst                                                                                     ; 36    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo|acl_reset_handler_inst                                                                            ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|fifo                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo|acl_reset_handler_inst                                                                                 ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|fifo                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1|acl_reset_handler_inst                                                                                      ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing1                                                                                                             ; 39    ; 2              ; 0            ; 2              ; 67     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|thei_llvm_fpga_push_i32_i_1_windowing_e_s1_3v_stream_utuple_v_ihc_a_e_s2_3v23_auavg_struct_0a_m_00_yaxxz_4ha_static_0_push5_windowing45                                                                                                                                                                                                                                                    ; 37    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist36_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_12_x_q_39_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                 ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist36_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_12_x_q_39_mem_dmem|auto_generated                                                                                                                                                                                                                                                                             ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist36_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_12_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                         ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist36_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_12_x_q_39_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                     ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist24_sync_together70_aunroll_x_in_c1_eni2_13_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                 ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist24_sync_together70_aunroll_x_in_c1_eni2_13_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                             ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist35_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_13_x_q_39_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                 ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist35_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_13_x_q_39_mem_dmem|auto_generated                                                                                                                                                                                                                                                                             ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist35_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_13_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                         ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist35_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_13_x_q_39_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                     ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist25_sync_together70_aunroll_x_in_c1_eni2_14_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                 ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist25_sync_together70_aunroll_x_in_c1_eni2_14_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                             ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                 ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_mem_dmem|auto_generated                                                                                                                                                                                                                                                                             ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                         ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist34_i_writedata5_fca_3_4_insert_or_writedata_fca_3_4_insert_windowing33_14_x_q_39_split_0_mem_dmem|auto_generated                                                                                                                                                                                                                                                                     ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                  ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist11_sync_together70_aunroll_x_in_c1_eni2_1_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                              ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                 ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist26_sync_together70_aunroll_x_in_c1_eni2_15_tpl_9_mem_dmem|auto_generated                                                                                                                                                                                                                                                                                                             ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist0_valid_fanout_reg0_q_9                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist33_sync_together70_aunroll_x_in_i_valid_38                                                                                                                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist32_sync_together70_aunroll_x_in_i_valid_15                                                                                                                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x|redist29_sync_together70_aunroll_x_in_i_valid_7                                                                                                                                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_windowings_c1_enter_windowing0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                            ; 341   ; 0              ; 1            ; 0              ; 338    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_windowings_c1_enter_windowing6_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 344   ; 0              ; 0            ; 0              ; 338    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_s2_or_6_windowing8_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_s2_or_6_windowing8_aunroll_x|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 392   ; 1              ; 0            ; 1              ; 390    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_s2_or_6_windowing8_aunroll_x|theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 456   ; 51             ; 63           ; 51             ; 388    ; 51              ; 51            ; 51              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_s2_or_6_windowing8_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 341   ; 0              ; 0            ; 0              ; 388    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; 9     ; 1              ; 0            ; 1              ; 7      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9|theiowr                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 73    ; 3              ; 63           ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region|thei_iowr_bl_return_windowing_unnamed_windowing3_windowing9                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 7     ; 1              ; 1            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thebb_windowing_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 395   ; 0              ; 0            ; 0              ; 396    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thewindowing_B1_start_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 7     ; 0              ; 2            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start|thewindowing_B1_start_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 397   ; 0              ; 0            ; 0              ; 398    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B1_start_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thewindowing_B0_runOnce_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0_reg                                                                                                                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing1                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 9     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_windowing0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 9     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1_reg                                                                                                                                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|fifo                                                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1                                                                                                                                                                                                                                                                                                                                                                                                                              ; 8     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_windowing1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 6     ; 1              ; 0            ; 1              ; 4      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region|thewindowing_B0_runOnce_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thebb_windowing_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce|thewindowing_B0_runOnce_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thebb_windowing_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|fifo|counter|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 1              ; 1            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|fifo|counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 2              ; 0            ; 2              ; 6      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 1            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 6     ; 3              ; 2            ; 3              ; 5      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function|thei_llvm_fpga_pipeline_keep_going_windowing2_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 6     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal|thewindowing_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 649   ; 0              ; 257          ; 0              ; 389    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst|streamer_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 81    ; 0              ; 2            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0|streamer_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 80    ; 0              ; 0            ; 0              ; 65     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|streamer_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 80    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|dll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|oct                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 1     ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|c0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 228   ; 173            ; 8            ; 173            ; 280    ; 173             ; 173           ; 173             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|seq                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 135   ; 1              ; 3            ; 1              ; 36     ; 1               ; 1             ; 1               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 135   ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 135   ; 1              ; 3            ; 1              ; 36     ; 1               ; 1             ; 1               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 135   ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 135   ; 1              ; 3            ; 1              ; 36     ; 1               ; 1             ; 1               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 135   ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 135   ; 1              ; 3            ; 1              ; 36     ; 1               ; 1             ; 1               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 135   ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 1     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 7     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 37    ; 1              ; 0            ; 1              ; 6      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 19    ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 91    ; 1              ; 0            ; 1              ; 15     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[23].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[21].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[16].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[15].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[14].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[13].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[12].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[11].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[10].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[9].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[7].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[6].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[5].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[4].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[3].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[2].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[1].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 118   ; 0              ; 5            ; 0              ; 27     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 633   ; 58             ; 118          ; 58             ; 220    ; 58              ; 58            ; 58              ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 10    ; 0              ; 1            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 975   ; 1              ; 2            ; 1              ; 366    ; 1               ; 1             ; 1               ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|p0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 878   ; 545            ; 0            ; 545            ; 130    ; 545             ; 545           ; 545             ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst|pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 1              ; 2            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border|hps_sdram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 1     ; 0              ; 0            ; 0              ; 31     ; 0               ; 0             ; 0               ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io|border                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|hps_io                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 1     ; 0              ; 0            ; 0              ; 31     ; 0               ; 0             ; 0               ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0|fpga_interfaces                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 99    ; 0              ; 0            ; 0              ; 211    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; u0|hps_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 100   ; 0              ; 0            ; 0              ; 242    ; 0               ; 0             ; 0               ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 31     ; 0               ; 0             ; 0               ; 40    ; 0              ; 0            ; 0                ; 0                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
