// Seed: 3421913480
`timescale 1ps / 1 ps
module module_0 (
    output uwire id_0,
    inout id_1,
    input logic id_2,
    input id_3
);
  assign id_0[1] = id_1;
  reg id_4, id_5, id_6;
  always @(1)
    if (1) begin
      id_1 <= id_4;
    end
endmodule
