<profile>

<section name = "Vivado HLS Report for 'shuffle_48_l_p'" level="0">
<item name = "Date">Sun Dec 16 04:35:57 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_padding</item>
<item name = "Solution">optimize_conv1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.73, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">21313, 30913, 21313, 30913, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">21312, 30912, 222 ~ 322, -, -, 96, no</column>
<column name=" + Loop 1.1">220, 320, 22 ~ 32, -, -, 10, no</column>
<column name="  ++ Loop 1.1.1">20, 30, 2 ~ 3, -, -, 10, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 364, 166</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 150, 45</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 67</column>
<column name="Register">-, -, 103, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ShuffleNetV2_mux_jbC_x_U167">ShuffleNetV2_mux_jbC, 0, 0, 150, 45</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="co_28_fu_217_p2">+, 0, 26, 12, 1, 7</column>
<column name="h_25_fu_309_p2">+, 0, 17, 9, 4, 1</column>
<column name="tmp_431_fu_247_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_435_fu_297_p2">+, 0, 26, 12, 7, 7</column>
<column name="tmp_436_fu_323_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_437_fu_352_p2">+, 0, 50, 20, 15, 15</column>
<column name="tmp_438_fu_358_p2">+, 0, 26, 12, 7, 7</column>
<column name="tmp_439_fu_387_p2">+, 0, 38, 16, 11, 11</column>
<column name="tmp_440_fu_413_p2">+, 0, 50, 20, 15, 15</column>
<column name="tmp_441_fu_418_p2">+, 0, 38, 16, 11, 11</column>
<column name="w_30_fu_399_p2">+, 0, 17, 9, 4, 1</column>
<column name="exitcond2_fu_303_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond3_fu_211_p2">icmp, 0, 0, 4, 7, 7</column>
<column name="exitcond_fu_393_p2">icmp, 0, 0, 2, 4, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">40, 7, 1, 7</column>
<column name="co_reg_174">9, 2, 7, 14</column>
<column name="h_reg_185">9, 2, 4, 8</column>
<column name="w_reg_196">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="arrayNo_reg_477">3, 0, 3, 0</column>
<column name="co_28_reg_467">7, 0, 7, 0</column>
<column name="co_reg_174">7, 0, 7, 0</column>
<column name="h_25_reg_490">4, 0, 4, 0</column>
<column name="h_reg_185">4, 0, 4, 0</column>
<column name="tmp_431_reg_472">10, 0, 11, 1</column>
<column name="tmp_435_reg_482">6, 0, 7, 1</column>
<column name="tmp_437_reg_495">14, 0, 15, 1</column>
<column name="tmp_439_reg_500">10, 0, 11, 1</column>
<column name="tmp_440_reg_513">15, 0, 15, 0</column>
<column name="tmp_537_reg_460">1, 0, 1, 0</column>
<column name="tmp_reg_558">8, 0, 8, 0</column>
<column name="w_30_reg_508">4, 0, 4, 0</column>
<column name="w_reg_196">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, shuffle_48_l_p, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, shuffle_48_l_p, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, shuffle_48_l_p, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, shuffle_48_l_p, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, shuffle_48_l_p, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, shuffle_48_l_p, return value</column>
<column name="output_V_address0">out, 14, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 8, ap_memory, output_V, array</column>
<column name="buffer1_1_48_8x8_p_V_8_address0">out, 10, ap_memory, buffer1_1_48_8x8_p_V_8, array</column>
<column name="buffer1_1_48_8x8_p_V_8_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_8, array</column>
<column name="buffer1_1_48_8x8_p_V_8_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_8, array</column>
<column name="buffer1_1_48_8x8_p_V_1_address0">out, 10, ap_memory, buffer1_1_48_8x8_p_V_1, array</column>
<column name="buffer1_1_48_8x8_p_V_1_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_1, array</column>
<column name="buffer1_1_48_8x8_p_V_1_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_1, array</column>
<column name="buffer1_1_48_8x8_p_V_2_address0">out, 10, ap_memory, buffer1_1_48_8x8_p_V_2, array</column>
<column name="buffer1_1_48_8x8_p_V_2_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_2, array</column>
<column name="buffer1_1_48_8x8_p_V_2_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_2, array</column>
<column name="buffer1_1_48_8x8_p_V_3_address0">out, 10, ap_memory, buffer1_1_48_8x8_p_V_3, array</column>
<column name="buffer1_1_48_8x8_p_V_3_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_3, array</column>
<column name="buffer1_1_48_8x8_p_V_3_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_3, array</column>
<column name="buffer1_1_48_8x8_p_V_4_address0">out, 10, ap_memory, buffer1_1_48_8x8_p_V_4, array</column>
<column name="buffer1_1_48_8x8_p_V_4_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_4, array</column>
<column name="buffer1_1_48_8x8_p_V_4_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_4, array</column>
<column name="buffer1_1_48_8x8_p_V_5_address0">out, 10, ap_memory, buffer1_1_48_8x8_p_V_5, array</column>
<column name="buffer1_1_48_8x8_p_V_5_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_5, array</column>
<column name="buffer1_1_48_8x8_p_V_5_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_5, array</column>
<column name="buffer1_1_48_8x8_p_V_6_address0">out, 10, ap_memory, buffer1_1_48_8x8_p_V_6, array</column>
<column name="buffer1_1_48_8x8_p_V_6_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_6, array</column>
<column name="buffer1_1_48_8x8_p_V_6_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_6, array</column>
<column name="buffer1_1_48_8x8_p_V_7_address0">out, 10, ap_memory, buffer1_1_48_8x8_p_V_7, array</column>
<column name="buffer1_1_48_8x8_p_V_7_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_7, array</column>
<column name="buffer1_1_48_8x8_p_V_7_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_7, array</column>
</table>
</item>
</section>
</profile>
