
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.55
 Yosys 0.18+10 (git sha1 a3cbfccc4, gcc 9.4.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv beh_lib.sv el2_def.sv el2_lib.sv el2_lsu.sv el2_lsu_addrcheck.sv el2_lsu_bus_buffer.sv el2_lsu_bus_intf.sv el2_lsu_clkdomain.sv el2_lsu_dccm_ctl.sv el2_lsu_dccm_mem.sv el2_lsu_ecc.sv el2_lsu_lsc_ctl.sv el2_lsu_stbuf.sv el2_lsu_trigger.sv

yosys> verific -sv beh_lib.sv el2_def.sv el2_lib.sv el2_lsu.sv el2_lsu_addrcheck.sv el2_lsu_bus_buffer.sv el2_lsu_bus_intf.sv el2_lsu_clkdomain.sv el2_lsu_dccm_ctl.sv el2_lsu_dccm_mem.sv el2_lsu_ecc.sv el2_lsu_lsc_ctl.sv el2_lsu_stbuf.sv el2_lsu_trigger.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'beh_lib.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_def.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lib.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lsu.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lsu_addrcheck.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lsu_bus_buffer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lsu_bus_intf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lsu_clkdomain.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lsu_dccm_ctl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lsu_dccm_mem.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lsu_ecc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lsu_lsc_ctl.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lsu_stbuf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'el2_lsu_trigger.sv'

yosys> synth_rs -top el2_lsu -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.61

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top el2_lsu

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] el2_lsu.sv:28: compiling module 'el2_lsu'
VERIFIC-INFO [VERI-1018] el2_lsu_lsc_ctl.sv:28: compiling module 'el2_lsu_lsc_ctl'
VERIFIC-INFO [VERI-1018] beh_lib.sv:442: compiling module 'rvlsadder'
VERIFIC-WARNING [VERI-1209] beh_lib.sv:458: expression size 21 truncated to fit in target size 20
VERIFIC-WARNING [VERI-1209] beh_lib.sv:460: expression size 32 truncated to fit in target size 20
VERIFIC-INFO [VERI-1018] el2_lsu_addrcheck.sv:25: compiling module 'el2_lsu_addrcheck'
VERIFIC-INFO [VERI-1018] beh_lib.sv:591: compiling module 'rvrangecheck(CCM_SADR=32,CCM_SIZE=64)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:591: compiling module 'rvrangecheck(CCM_SADR=32'b11110000000011000000000000000000,CCM_SIZE=32)'
VERIFIC-WARNING [VERI-1209] el2_lsu_addrcheck.sv:121: expression size 32 truncated to fit in target size 1
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=4)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=13)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=32)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=29)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:772: compiling module 'rvclkhdr'
VERIFIC-INFO [VERI-1018] beh_lib.sv:746: compiling module 'clockhdr'
VERIFIC-WARNING [VERI-2580] beh_lib.sv:765: latch inferred for net 'en_ff'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=29)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=3)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=32)'
VERIFIC-INFO [VERI-1018] el2_lsu_dccm_ctl.sv:29: compiling module 'el2_lsu_dccm_ctl'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=14)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=14)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=8)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=64)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=64)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:166: compiling module 'rvdffe(WIDTH=16)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=16)'
VERIFIC-INFO [VERI-1018] el2_lsu_stbuf.sv:30: compiling module 'el2_lsu_stbuf'
VERIFIC-INFO [VERI-1018] beh_lib.sv:68: compiling module 'rvdffsc'
VERIFIC-INFO [VERI-1018] beh_lib.sv:68: compiling module 'rvdffsc(WIDTH=4)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:49: compiling module 'rvdffs(WIDTH=3)'
VERIFIC-INFO [VERI-1018] el2_lsu_ecc.sv:28: compiling module 'el2_lsu_ecc'
VERIFIC-INFO [VERI-1018] beh_lib.sv:652: compiling module 'rvecc_decode'
VERIFIC-INFO [VERI-1018] beh_lib.sv:635: compiling module 'rvecc_encode'
VERIFIC-INFO [VERI-1018] el2_lsu_trigger.sv:25: compiling module 'el2_lsu_trigger'
VERIFIC-INFO [VERI-1018] beh_lib.sv:563: compiling module 'rvmaskandmatch'
VERIFIC-INFO [VERI-1018] el2_lsu_clkdomain.sv:26: compiling module 'el2_lsu_clkdomain'
VERIFIC-INFO [VERI-1018] beh_lib.sv:788: compiling module 'rvoclkhdr'
VERIFIC-INFO [VERI-1018] el2_lsu_bus_intf.sv:25: compiling module 'el2_lsu_bus_intf'
VERIFIC-INFO [VERI-1018] el2_lsu_bus_buffer.sv:26: compiling module 'el2_lsu_bus_buffer'
VERIFIC-INFO [VERI-1018] beh_lib.sv:49: compiling module 'rvdffs'
VERIFIC-INFO [VERI-1018] beh_lib.sv:49: compiling module 'rvdffs(WIDTH=2)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:19: compiling module 'rvdff(WIDTH=2)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:49: compiling module 'rvdffs(WIDTH=4)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:89: compiling module 'rvdff_fpga'
VERIFIC-INFO [VERI-1018] beh_lib.sv:89: compiling module 'rvdff_fpga(WIDTH=4)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:113: compiling module 'rvdffs_fpga(WIDTH=4)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:113: compiling module 'rvdffs_fpga'
VERIFIC-INFO [VERI-1018] beh_lib.sv:113: compiling module 'rvdffs_fpga(WIDTH=2)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:113: compiling module 'rvdffs_fpga(WIDTH=8)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:49: compiling module 'rvdffs(WIDTH=8)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:89: compiling module 'rvdff_fpga(WIDTH=3)'
VERIFIC-INFO [VERI-1018] beh_lib.sv:89: compiling module 'rvdff_fpga(WIDTH=2)'
Importing module el2_lsu.
Importing module el2_lsu_bus_intf.
Importing module el2_lsu_bus_buffer.
Importing module el2_lsu_clkdomain.
Importing module el2_lsu_dccm_ctl.
Importing module el2_lsu_ecc.
Importing module el2_lsu_lsc_ctl.
Importing module el2_lsu_addrcheck.
Importing module el2_lsu_stbuf.
Importing module el2_lsu_trigger.
Importing module rvclkhdr.
Importing module clockhdr.
Importing module rvdff.
Importing module rvdff(WIDTH=13).
Importing module rvdff(WIDTH=2).
Importing module rvdff(WIDTH=3).
Importing module rvdff(WIDTH=32).
Importing module rvdff(WIDTH=4).
Importing module rvdff(WIDTH=8).
Importing module rvdff_fpga.
Importing module rvdff_fpga(WIDTH=2).
Importing module rvdff_fpga(WIDTH=3).
Importing module rvdff_fpga(WIDTH=4).
Importing module rvdffe(WIDTH=14).
Importing module rvdff(WIDTH=14).
Importing module rvdffe(WIDTH=16).
Importing module rvdff(WIDTH=16).
Importing module rvdffe(WIDTH=29).
Importing module rvdff(WIDTH=29).
Importing module rvdffe(WIDTH=32).
Importing module rvdffe(WIDTH=64).
Importing module rvdff(WIDTH=64).
Importing module rvdffs.
Importing module rvdffs(WIDTH=2).
Importing module rvdffs(WIDTH=3).
Importing module rvdffs(WIDTH=4).
Importing module rvdffs_fpga.
Importing module rvdffs_fpga(WIDTH=2).
Importing module rvdffs_fpga(WIDTH=4).
Importing module rvdffs_fpga(WIDTH=8).
Importing module rvdffs(WIDTH=8).
Importing module rvdffsc.
Importing module rvdffsc(WIDTH=4).
Importing module rvecc_decode.
Importing module rvecc_encode.
Importing module rvlsadder.
Importing module rvmaskandmatch.
Importing module rvoclkhdr.
Importing module rvrangecheck(CCM_SADR=32'b11110000000011000000000000000000,CCM_SIZE=32).
Importing module rvrangecheck(CCM_SADR=32,CCM_SIZE=64).

3.3.1. Analyzing design hierarchy..
Top module:  \el2_lsu
Used module:     \rvdff(WIDTH=2)
Used module:     \rvdff(WIDTH=3)
Used module:     \el2_lsu_bus_intf
Used module:         \rvdff(WIDTH=4)
Used module:         \rvdff
Used module:         \el2_lsu_bus_buffer
Used module:             \rvdff_fpga(WIDTH=4)
Used module:             \rvdff_fpga(WIDTH=2)
Used module:             \rvdff_fpga
Used module:             \rvdffe(WIDTH=64)
Used module:                 \rvdff(WIDTH=64)
Used module:                 \rvclkhdr
Used module:                     \clockhdr
Used module:             \rvdffsc
Used module:             \rvdffe(WIDTH=32)
Used module:                 \rvdff(WIDTH=32)
Used module:             \rvdffs(WIDTH=4)
Used module:             \rvdffs(WIDTH=2)
Used module:             \rvdffs
Used module:             \rvdffs(WIDTH=3)
Used module:             \rvdff(WIDTH=8)
Used module:             \rvdff_fpga(WIDTH=3)
Used module:             \rvdffs_fpga(WIDTH=8)
Used module:                 \rvdffs(WIDTH=8)
Used module:             \rvdffs_fpga(WIDTH=2)
Used module:             \rvdffs_fpga
Used module:             \rvdffs_fpga(WIDTH=4)
Used module:     \el2_lsu_clkdomain
Used module:         \rvoclkhdr
Used module:     \el2_lsu_trigger
Used module:         \rvmaskandmatch
Used module:     \el2_lsu_ecc
Used module:         \rvecc_encode
Used module:         \rvecc_decode
Used module:     \el2_lsu_stbuf
Used module:         \rvdffsc(WIDTH=4)
Used module:         \rvdffe(WIDTH=16)
Used module:             \rvdff(WIDTH=16)
Used module:     \el2_lsu_dccm_ctl
Used module:         \rvdffe(WIDTH=14)
Used module:             \rvdff(WIDTH=14)
Used module:     \el2_lsu_lsc_ctl
Used module:         \rvdffe(WIDTH=29)
Used module:             \rvdff(WIDTH=29)
Used module:         \rvdff(WIDTH=13)
Used module:         \el2_lsu_addrcheck
Used module:             \rvrangecheck(CCM_SADR=32'b11110000000011000000000000000000,CCM_SIZE=32)
Used module:             \rvrangecheck(CCM_SADR=32,CCM_SIZE=64)
Used module:         \rvlsadder

3.3.2. Analyzing design hierarchy..
Top module:  \el2_lsu
Used module:     \rvdff(WIDTH=2)
Used module:     \rvdff(WIDTH=3)
Used module:     \el2_lsu_bus_intf
Used module:         \rvdff(WIDTH=4)
Used module:         \rvdff
Used module:         \el2_lsu_bus_buffer
Used module:             \rvdff_fpga(WIDTH=4)
Used module:             \rvdff_fpga(WIDTH=2)
Used module:             \rvdff_fpga
Used module:             \rvdffe(WIDTH=64)
Used module:                 \rvdff(WIDTH=64)
Used module:                 \rvclkhdr
Used module:                     \clockhdr
Used module:             \rvdffsc
Used module:             \rvdffe(WIDTH=32)
Used module:                 \rvdff(WIDTH=32)
Used module:             \rvdffs(WIDTH=4)
Used module:             \rvdffs(WIDTH=2)
Used module:             \rvdffs
Used module:             \rvdffs(WIDTH=3)
Used module:             \rvdff(WIDTH=8)
Used module:             \rvdff_fpga(WIDTH=3)
Used module:             \rvdffs_fpga(WIDTH=8)
Used module:                 \rvdffs(WIDTH=8)
Used module:             \rvdffs_fpga(WIDTH=2)
Used module:             \rvdffs_fpga
Used module:             \rvdffs_fpga(WIDTH=4)
Used module:     \el2_lsu_clkdomain
Used module:         \rvoclkhdr
Used module:     \el2_lsu_trigger
Used module:         \rvmaskandmatch
Used module:     \el2_lsu_ecc
Used module:         \rvecc_encode
Used module:         \rvecc_decode
Used module:     \el2_lsu_stbuf
Used module:         \rvdffsc(WIDTH=4)
Used module:         \rvdffe(WIDTH=16)
Used module:             \rvdff(WIDTH=16)
Used module:     \el2_lsu_dccm_ctl
Used module:         \rvdffe(WIDTH=14)
Used module:             \rvdff(WIDTH=14)
Used module:     \el2_lsu_lsc_ctl
Used module:         \rvdffe(WIDTH=29)
Used module:             \rvdff(WIDTH=29)
Used module:         \rvdff(WIDTH=13)
Used module:         \el2_lsu_addrcheck
Used module:             \rvrangecheck(CCM_SADR=32'b11110000000011000000000000000000,CCM_SIZE=32)
Used module:             \rvrangecheck(CCM_SADR=32,CCM_SIZE=64)
Used module:         \rvlsadder
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rvrangecheck(CCM_SADR=32,CCM_SIZE=64).
<suppressed ~4 debug messages>
Optimizing module rvrangecheck(CCM_SADR=32'b11110000000011000000000000000000,CCM_SIZE=32).
<suppressed ~2 debug messages>
Optimizing module rvoclkhdr.
Optimizing module rvmaskandmatch.
Optimizing module rvlsadder.
Optimizing module rvecc_encode.
Optimizing module rvecc_decode.
<suppressed ~1 debug messages>
Optimizing module rvdffsc(WIDTH=4).
Optimizing module rvdffsc.
Optimizing module rvdffs(WIDTH=8).
Optimizing module rvdffs_fpga(WIDTH=8).
Optimizing module rvdffs_fpga(WIDTH=4).
Optimizing module rvdffs_fpga(WIDTH=2).
Optimizing module rvdffs_fpga.
Optimizing module rvdffs(WIDTH=4).
Optimizing module rvdffs(WIDTH=3).
Optimizing module rvdffs(WIDTH=2).
Optimizing module rvdffs.
Optimizing module rvdff(WIDTH=64).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=64).
Optimizing module rvdffe(WIDTH=32).
Optimizing module rvdff(WIDTH=29).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=29).
Optimizing module rvdff(WIDTH=16).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=16).
Optimizing module rvdff(WIDTH=14).
<suppressed ~2 debug messages>
Optimizing module rvdffe(WIDTH=14).
Optimizing module rvdff_fpga(WIDTH=4).
Optimizing module rvdff_fpga(WIDTH=3).
Optimizing module rvdff_fpga(WIDTH=2).
Optimizing module rvdff_fpga.
Optimizing module rvdff(WIDTH=8).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=4).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=32).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=3).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=2).
<suppressed ~2 debug messages>
Optimizing module rvdff(WIDTH=13).
<suppressed ~2 debug messages>
Optimizing module rvdff.
<suppressed ~1 debug messages>
Optimizing module clockhdr.
<suppressed ~1 debug messages>
Optimizing module rvclkhdr.
Optimizing module el2_lsu_trigger.
Optimizing module el2_lsu_stbuf.
<suppressed ~4 debug messages>
Optimizing module el2_lsu_addrcheck.
<suppressed ~3 debug messages>
Optimizing module el2_lsu_lsc_ctl.
<suppressed ~1 debug messages>
Optimizing module el2_lsu_ecc.
Optimizing module el2_lsu_dccm_ctl.
<suppressed ~1 debug messages>
Optimizing module el2_lsu_clkdomain.
Optimizing module el2_lsu_bus_buffer.
<suppressed ~69 debug messages>
Optimizing module el2_lsu_bus_intf.
Optimizing module el2_lsu.

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module clockhdr.
Deleting now unused module el2_lsu_addrcheck.
Deleting now unused module el2_lsu_bus_buffer.
Deleting now unused module el2_lsu_bus_intf.
Deleting now unused module el2_lsu_clkdomain.
Deleting now unused module el2_lsu_dccm_ctl.
Deleting now unused module el2_lsu_ecc.
Deleting now unused module el2_lsu_lsc_ctl.
Deleting now unused module el2_lsu_stbuf.
Deleting now unused module el2_lsu_trigger.
Deleting now unused module rvclkhdr.
Deleting now unused module rvdff.
Deleting now unused module rvdff(WIDTH=13).
Deleting now unused module rvdff(WIDTH=14).
Deleting now unused module rvdff(WIDTH=16).
Deleting now unused module rvdff(WIDTH=2).
Deleting now unused module rvdff(WIDTH=29).
Deleting now unused module rvdff(WIDTH=3).
Deleting now unused module rvdff(WIDTH=32).
Deleting now unused module rvdff(WIDTH=4).
Deleting now unused module rvdff(WIDTH=64).
Deleting now unused module rvdff(WIDTH=8).
Deleting now unused module rvdff_fpga.
Deleting now unused module rvdff_fpga(WIDTH=2).
Deleting now unused module rvdff_fpga(WIDTH=3).
Deleting now unused module rvdff_fpga(WIDTH=4).
Deleting now unused module rvdffe(WIDTH=14).
Deleting now unused module rvdffe(WIDTH=16).
Deleting now unused module rvdffe(WIDTH=29).
Deleting now unused module rvdffe(WIDTH=32).
Deleting now unused module rvdffe(WIDTH=64).
Deleting now unused module rvdffs.
Deleting now unused module rvdffs(WIDTH=2).
Deleting now unused module rvdffs(WIDTH=3).
Deleting now unused module rvdffs(WIDTH=4).
Deleting now unused module rvdffs(WIDTH=8).
Deleting now unused module rvdffs_fpga.
Deleting now unused module rvdffs_fpga(WIDTH=2).
Deleting now unused module rvdffs_fpga(WIDTH=4).
Deleting now unused module rvdffs_fpga(WIDTH=8).
Deleting now unused module rvdffsc.
Deleting now unused module rvdffsc(WIDTH=4).
Deleting now unused module rvecc_decode.
Deleting now unused module rvecc_encode.
Deleting now unused module rvlsadder.
Deleting now unused module rvmaskandmatch.
Deleting now unused module rvoclkhdr.
Deleting now unused module rvrangecheck(CCM_SADR=32'b11110000000011000000000000000000,CCM_SIZE=32).
Deleting now unused module rvrangecheck(CCM_SADR=32,CCM_SIZE=64).
<suppressed ~355 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
<suppressed ~316 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 481 unused cells and 19462 unused wires.
<suppressed ~2263 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module el2_lsu...
Found and reported 0 problems.

yosys> opt_expr

3.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
<suppressed ~105 debug messages>

yosys> opt_merge -nomux

3.16. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
<suppressed ~261 debug messages>
Removed a total of 87 cells.

yosys> opt_muxtree

3.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\bus_intf.\bus_buffer.$verific$i1429$el2_lsu_bus_buffer.sv:564$9438: $flatten\bus_intf.\bus_buffer.$verific$n5356$5829 -> 1'1
      Replacing known input bits on port B of cell $flatten\bus_intf.\bus_buffer.$verific$i1444$el2_lsu_bus_buffer.sv:564$9453: $flatten\bus_intf.\bus_buffer.$verific$n5372$5844 -> 1'1
      Replacing known input bits on port B of cell $flatten\bus_intf.\bus_buffer.$verific$i1459$el2_lsu_bus_buffer.sv:564$9468: $flatten\bus_intf.\bus_buffer.$verific$n5389$5858 -> 1'1
      Replacing known input bits on port B of cell $flatten\bus_intf.\bus_buffer.$verific$i1474$el2_lsu_bus_buffer.sv:564$9483: $flatten\bus_intf.\bus_buffer.$verific$n5406$5872 -> 1'1
      Replacing known input bits on port B of cell $flatten\bus_intf.\bus_buffer.$verific$i1489$el2_lsu_bus_buffer.sv:564$9498: $flatten\bus_intf.\bus_buffer.$verific$n5424$5886 -> 1'1
      Replacing known input bits on port B of cell $flatten\bus_intf.\bus_buffer.$verific$i1504$el2_lsu_bus_buffer.sv:564$9513: $flatten\bus_intf.\bus_buffer.$verific$n5442$5900 -> 1'1
      Replacing known input bits on port B of cell $flatten\bus_intf.\bus_buffer.$verific$i1552$el2_lsu_bus_buffer.sv:574$9545: $flatten\bus_intf.\bus_buffer.$verific$n5492$5933 -> 1'1
      Replacing known input bits on port B of cell $flatten\bus_intf.\bus_buffer.$verific$i1570$el2_lsu_bus_buffer.sv:574$9555: $flatten\bus_intf.\bus_buffer.$verific$n5511$5943 -> 1'1
      Replacing known input bits on port B of cell $flatten\bus_intf.\bus_buffer.$verific$i1588$el2_lsu_bus_buffer.sv:574$9565: $flatten\bus_intf.\bus_buffer.$verific$n5531$5952 -> 1'1
      Replacing known input bits on port B of cell $flatten\bus_intf.\bus_buffer.$verific$i1606$el2_lsu_bus_buffer.sv:574$9575: $flatten\bus_intf.\bus_buffer.$verific$n5551$5961 -> 1'1
      Replacing known input bits on port B of cell $flatten\bus_intf.\bus_buffer.$verific$i1624$el2_lsu_bus_buffer.sv:574$9585: $flatten\bus_intf.\bus_buffer.$verific$n5572$5970 -> 1'1
      Replacing known input bits on port B of cell $flatten\bus_intf.\bus_buffer.$verific$i1642$el2_lsu_bus_buffer.sv:574$9595: $flatten\bus_intf.\bus_buffer.$verific$n5593$5979 -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\bus_intf.\bus_buffer.$verific$mux_1061$el2_lsu_bus_buffer.sv:431$8633.
    dead port 2/2 on $mux $flatten\bus_intf.\bus_buffer.$verific$mux_1061$el2_lsu_bus_buffer.sv:431$8633.
    dead port 1/2 on $mux $flatten\bus_intf.\bus_buffer.$verific$mux_1066$el2_lsu_bus_buffer.sv:431$8634.
    dead port 2/2 on $mux $flatten\bus_intf.\bus_buffer.$verific$mux_1066$el2_lsu_bus_buffer.sv:431$8634.
    dead port 1/2 on $mux $flatten\bus_intf.\bus_buffer.$verific$mux_1071$el2_lsu_bus_buffer.sv:431$8635.
    dead port 2/2 on $mux $flatten\bus_intf.\bus_buffer.$verific$mux_1071$el2_lsu_bus_buffer.sv:431$8635.
    dead port 1/2 on $mux $flatten\bus_intf.\bus_buffer.$verific$mux_1076$el2_lsu_bus_buffer.sv:431$8636.
    dead port 2/2 on $mux $flatten\bus_intf.\bus_buffer.$verific$mux_1076$el2_lsu_bus_buffer.sv:431$8636.
Removed 8 multiplexer ports.
<suppressed ~583 debug messages>

yosys> opt_reduce

3.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

yosys> opt_share

3.20. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$21423 in front of them:
        $flatten\bus_intf.\bus_buffer.$verific$i8146$el2_lsu_bus_buffer.sv:710$12475
        $flatten\bus_intf.\bus_buffer.$verific$i8138$el2_lsu_bus_buffer.sv:705$12467

    Found cells that share an operand and can be merged by moving the $mux $flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$21583 in front of them:
        $flatten\bus_intf.\bus_buffer.$verific$i7900$el2_lsu_bus_buffer.sv:710$12077
        $flatten\bus_intf.\bus_buffer.$verific$i7892$el2_lsu_bus_buffer.sv:705$12069

    Found cells that share an operand and can be merged by moving the $mux $flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$21743 in front of them:
        $flatten\bus_intf.\bus_buffer.$verific$i7654$el2_lsu_bus_buffer.sv:710$11679
        $flatten\bus_intf.\bus_buffer.$verific$i7646$el2_lsu_bus_buffer.sv:705$11671

    Found cells that share an operand and can be merged by moving the $mux $flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$21903 in front of them:
        $flatten\bus_intf.\bus_buffer.$verific$i7408$el2_lsu_bus_buffer.sv:710$11281
        $flatten\bus_intf.\bus_buffer.$verific$i7400$el2_lsu_bus_buffer.sv:705$11273

    Found cells that share an operand and can be merged by moving the $mux $flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$22063 in front of them:
        $flatten\bus_intf.\bus_buffer.$verific$i7162$el2_lsu_bus_buffer.sv:710$10883
        $flatten\bus_intf.\bus_buffer.$verific$i7154$el2_lsu_bus_buffer.sv:705$10875

    Found cells that share an operand and can be merged by moving the $mux $flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$22223 in front of them:
        $flatten\bus_intf.\bus_buffer.$verific$i6916$el2_lsu_bus_buffer.sv:710$10485
        $flatten\bus_intf.\bus_buffer.$verific$i6908$el2_lsu_bus_buffer.sv:705$10477

    Found cells that share an operand and can be merged by moving the $mux $flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$22383 in front of them:
        $flatten\bus_intf.\bus_buffer.$verific$i6670$el2_lsu_bus_buffer.sv:710$10087
        $flatten\bus_intf.\bus_buffer.$verific$i6662$el2_lsu_bus_buffer.sv:705$10079

    Found cells that share an operand and can be merged by moving the $mux $flatten\stbuf.$verific$i767$el2_lsu_stbuf.sv:249$19056 in front of them:
        $flatten\stbuf.$verific$LessThan_764$el2_lsu_stbuf.sv:249$19054
        $flatten\stbuf.$verific$LessThan_765$el2_lsu_stbuf.sv:249$19055

    Found cells that share an operand and can be merged by moving the $mux $flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$21253 in front of them:
        $flatten\bus_intf.\bus_buffer.$verific$i8392$el2_lsu_bus_buffer.sv:710$12884
        $flatten\bus_intf.\bus_buffer.$verific$i8384$el2_lsu_bus_buffer.sv:705$12876


yosys> opt_dff -nosdff -nodffe

3.21. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\stbuf.\WrPtrff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\RdPtrff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[7].stbuf_vldff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[7].stbuf_killff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[7].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[7].stbuf_byteenff.\genblk1.dffsc.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[7].stbuf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19852 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[6].stbuf_vldff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[6].stbuf_killff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[6].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[6].stbuf_byteenff.\genblk1.dffsc.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[6].stbuf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19852 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[5].stbuf_vldff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[5].stbuf_killff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[5].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[5].stbuf_byteenff.\genblk1.dffsc.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[5].stbuf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19852 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[4].stbuf_vldff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[4].stbuf_killff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[4].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[4].stbuf_byteenff.\genblk1.dffsc.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[4].stbuf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19852 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[3].stbuf_vldff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[3].stbuf_killff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[3].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[3].stbuf_byteenff.\genblk1.dffsc.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[3].stbuf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19852 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[2].stbuf_vldff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[2].stbuf_killff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[2].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[2].stbuf_byteenff.\genblk1.dffsc.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[2].stbuf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19852 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[1].stbuf_vldff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[1].stbuf_killff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[1].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[1].stbuf_byteenff.\genblk1.dffsc.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[1].stbuf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19852 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[0].stbuf_vldff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[0].stbuf_killff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[0].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.\genblk1.dffsc.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[0].stbuf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19852 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_raw_fwd_r_ff.$verific$dout_reg$beh_lib.sv:42$19698 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\sdmff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\sarff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\samff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\misaligned_fault_mff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\lsu_pkt_vldrff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\lsu_pkt_vldmff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\lsu_pkt_rff.$verific$dout_reg$beh_lib.sv:42$19689 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\lsu_pkt_mff.$verific$dout_reg$beh_lib.sv:42$19689 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\fir_nondccm_access_error_mff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\fir_dccm_access_error_mff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\exc_mscause_mff.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\end_addr_lo_rff.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\end_addr_lo_mff.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\end_addr_hi_rff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19925 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\end_addr_hi_mff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19925 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\bus_read_data_r_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\addrcheck.\is_sideeffects_mff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\addr_in_pic_rff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\addr_in_pic_mff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\addr_in_dccm_rff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\addr_in_dccm_mff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\addr_external_rff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\addr_external_mff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\access_fault_mff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\L2U_Plus1_1.misaligned_fault_rff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\L2U_Plus1_1.fir_nondccm_access_error_mff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\L2U_Plus1_1.fir_dccm_access_error_mff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\L2U_Plus1_1.exc_mscause_rff.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\lsu_lsc_ctl.\L2U_Plus1_1.access_fault_rff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\ecc.\sec_data_lo_rplus1ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\ecc.\sec_data_hi_rplus1ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dma_mem_tag_mff.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\L2U_Plus1_1.stbuf_fwddata_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20138 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\L2U_Plus1_1.stbuf_fwdbyteen_ff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\L2U_Plus1_1.picm_rddata_rff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\L2U_Plus1_1.dma_mem_tag_rff.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\L2U_Plus1_1.dccm_rdata_lo_r_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\L2U_Plus1_1.dccm_rdata_hi_r_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\L2U_Plus1_1.dccm_data_ecc_r_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19805 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\L2U1_Plus1_1.store_data_rff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\L2U1_Plus1_1.dccm_wren_ff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\L2U1_Plus1_1.dccm_wrdata_ff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\L2U1_Plus1_1.dccm_wrbyp_dm_loff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\L2U1_Plus1_1.dccm_wrbyp_dm_hiff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\Gen_dccm_enable.ld_single_ecc_error_lo_rff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\Gen_dccm_enable.ld_single_ecc_error_hi_rff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\Gen_dccm_enable.ld_sec_addr_lo_rff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19852 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\Gen_dccm_enable.ld_sec_addr_hi_rff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19852 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\Gen_dccm_enable.ld_double_ecc_error_rff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\Gen_dccm_enable.dccm_rden_rff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\dccm_ctl.\Gen_dccm_enable.dccm_rden_mff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\clkdomain.\lsu_free_c1_clkenff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\clkdomain.\lsu_c1_r_clkenff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\clkdomain.\lsu_c1_m_clkenff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\lsu_byten_rff.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\is_sideeffects_rff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\clken_ff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_writeff.\genblock.dffs.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_wren_ff.\genblk1.dff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_valid_ff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_timerff.\genblk1.dff.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_tag1ff.\genblock.dffs.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_tag0ff.\genblock.dffs.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_szff.\genblock.dffs.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_sideeffectff.\genblock.dffs.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_rdrsp_tagff.\genblk1.dff.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_rdrsp_pend_ff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_nosend_ff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_mergeff.\genblock.dffs.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$20138 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_data_done_ff.\genblk1.dff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_cmd_done_ff.\genblk1.dff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_byteenff.\genblock.dffs.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\obuf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\lsu_nonblock_load_valid_rff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\lsu_busreq_rff.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\lsu_WrPtr1_rff.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\lsu_WrPtr0_rff.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_valid_ff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_timerff.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_tagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\ibuf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_rspageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_errorff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_ageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_rspageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_errorff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_ageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_rspageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_errorff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_ageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_rspageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_errorff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_ageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_rspageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_errorff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_ageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_rspageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_errorff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_ageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_rspageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_errorff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_ageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_rspageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_errorff.\genblk1.dffsc.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_ageff.$verific$dout_reg$beh_lib.sv:42$19734 ($aldff) from module el2_lsu.
Changing const-value async load to async reset on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_addrff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($aldff) from module el2_lsu.

yosys> opt_clean

3.22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 57 unused cells and 183 unused wires.
<suppressed ~69 debug messages>

yosys> opt_expr

3.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
<suppressed ~9 debug messages>

yosys> opt_muxtree

3.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~605 debug messages>

yosys> opt_reduce

3.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_share

3.27. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.28. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
MAX OPT ITERATION = 2

yosys> fsm -encoding binary

3.31. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.31.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.31.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.31.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..

yosys> fsm_opt

3.31.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.31.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.31.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.31.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.

yosys> opt_merge -nomux

3.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~605 debug messages>

yosys> opt_reduce

3.35. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_share

3.37. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.38. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\stbuf.\WrPtrff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \stbuf.WrPtrff.din [2:1], Q = \stbuf.WrPtrff.genblock.dffs.dout [2:1]).
Adding EN signal on $flatten\stbuf.\WrPtrff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \stbuf.WrPtrPlus1 [0], Q = \stbuf.WrPtrff.genblock.dffs.dout [0]).
Adding EN signal on $flatten\stbuf.\RdPtrff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \stbuf.RdPtrff.din, Q = \stbuf.RdPtrff.genblock.dffs.dout).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[7].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_dataff.din [7:0], Q = \stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_dataff.genblock.genblock.dff.dout [7:0]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[7].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_dataff.din [15:8], Q = \stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_dataff.genblock.genblock.dff.dout [15:8]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[7].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_dataff.din [23:16], Q = \stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_dataff.genblock.genblock.dff.dout [23:16]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[7].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_dataff.din [31:24], Q = \stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_dataff.genblock.genblock.dff.dout [31:24]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[6].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_dataff.din [7:0], Q = \stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_dataff.genblock.genblock.dff.dout [7:0]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[6].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_dataff.din [15:8], Q = \stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_dataff.genblock.genblock.dff.dout [15:8]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[6].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_dataff.din [23:16], Q = \stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_dataff.genblock.genblock.dff.dout [23:16]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[6].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_dataff.din [31:24], Q = \stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_dataff.genblock.genblock.dff.dout [31:24]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[5].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_dataff.din [7:0], Q = \stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_dataff.genblock.genblock.dff.dout [7:0]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[5].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_dataff.din [15:8], Q = \stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_dataff.genblock.genblock.dff.dout [15:8]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[5].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_dataff.din [23:16], Q = \stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_dataff.genblock.genblock.dff.dout [23:16]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[5].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_dataff.din [31:24], Q = \stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_dataff.genblock.genblock.dff.dout [31:24]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[4].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_dataff.din [7:0], Q = \stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_dataff.genblock.genblock.dff.dout [7:0]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[4].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_dataff.din [15:8], Q = \stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_dataff.genblock.genblock.dff.dout [15:8]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[4].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_dataff.din [23:16], Q = \stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_dataff.genblock.genblock.dff.dout [23:16]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[4].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_dataff.din [31:24], Q = \stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_dataff.genblock.genblock.dff.dout [31:24]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[3].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_dataff.din [7:0], Q = \stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_dataff.genblock.genblock.dff.dout [7:0]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[3].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_dataff.din [15:8], Q = \stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_dataff.genblock.genblock.dff.dout [15:8]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[3].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_dataff.din [23:16], Q = \stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_dataff.genblock.genblock.dff.dout [23:16]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[3].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_dataff.din [31:24], Q = \stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_dataff.genblock.genblock.dff.dout [31:24]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[2].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_dataff.din [31:24], Q = \stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_dataff.genblock.genblock.dff.dout [31:24]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[2].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_dataff.din [7:0], Q = \stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_dataff.genblock.genblock.dff.dout [7:0]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[2].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_dataff.din [15:8], Q = \stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_dataff.genblock.genblock.dff.dout [15:8]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[2].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_dataff.din [23:16], Q = \stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_dataff.genblock.genblock.dff.dout [23:16]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[1].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_dataff.din [7:0], Q = \stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_dataff.genblock.genblock.dff.dout [7:0]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[1].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_dataff.din [15:8], Q = \stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_dataff.genblock.genblock.dff.dout [15:8]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[1].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_dataff.din [23:16], Q = \stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_dataff.genblock.genblock.dff.dout [23:16]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[1].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_dataff.din [31:24], Q = \stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_dataff.genblock.genblock.dff.dout [31:24]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[0].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_dataff.din [7:0], Q = \stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_dataff.genblock.genblock.dff.dout [7:0]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[0].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_dataff.din [15:8], Q = \stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_dataff.genblock.genblock.dff.dout [15:8]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[0].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_dataff.din [23:16], Q = \stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_dataff.genblock.genblock.dff.dout [23:16]).
Adding EN signal on $flatten\stbuf.\Gen_dccm_enable.GenStBuf[0].stbuf_dataff.\genblock.genblock.dff.$verific$dout_reg$beh_lib.sv:42$19716 ($adff) from module el2_lsu (D = \stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_dataff.din [31:24], Q = \stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_dataff.genblock.genblock.dff.dout [31:24]).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\obuf_writeff.\genblock.dffs.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.obuf_write_in, Q = \bus_intf.bus_buffer.obuf_writeff.genblock.dffs.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\obuf_tag1ff.\genblock.dffs.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($adff) from module el2_lsu (D = { 1'0 \bus_intf.bus_buffer.obuf_tag1ff.genblock.dffs.din [2:0] }, Q = \bus_intf.bus_buffer.obuf_tag1ff.genblock.dffs.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\obuf_tag0ff.\genblock.dffs.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($adff) from module el2_lsu (D = { 1'0 \bus_intf.bus_buffer.obuf_tag0ff.genblock.dffs.din [2:0] }, Q = \bus_intf.bus_buffer.obuf_tag0ff.genblock.dffs.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\obuf_szff.\genblock.dffs.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.obuf_sz_in, Q = \bus_intf.bus_buffer.obuf_szff.genblock.dffs.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\obuf_sideeffectff.\genblock.dffs.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.obuf_sideeffectff.genblock.dffs.din, Q = \bus_intf.bus_buffer.obuf_sideeffectff.genblock.dffs.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\obuf_rdrsp_tagff.\genblk1.dff.$verific$dout_reg$beh_lib.sv:42$19725 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.obuf_tag0ff.genblock.dffs.genblock.dffs.dout, Q = \bus_intf.bus_buffer.obuf_rdrsp_tagff.genblk1.dff.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\obuf_rdrsp_pend_ff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.obuf_rdrsp_pend_ff.din, Q = \bus_intf.bus_buffer.obuf_rdrsp_pend_ff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\obuf_nosend_ff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.obuf_nosend_ff.din, Q = \bus_intf.bus_buffer.obuf_nosend_ff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\obuf_mergeff.\genblock.dffs.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.obuf_merge_en, Q = \bus_intf.bus_buffer.obuf_mergeff.genblock.dffs.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\obuf_byteenff.\genblock.dffs.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19734 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.obuf_byteenff.genblock.dffs.din, Q = \bus_intf.bus_buffer.obuf_byteenff.genblock.dffs.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\ibuf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \lsu_lsc_ctl.lsu_pkt_rff.dout [5], Q = \bus_intf.bus_buffer.ibuf_writeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\ibuf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \lsu_lsc_ctl.lsu_pkt_rff.dout [4], Q = \bus_intf.bus_buffer.ibuf_unsignff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\ibuf_tagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.ibuf_tagff.din, Q = \bus_intf.bus_buffer.ibuf_tagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\ibuf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($adff) from module el2_lsu (D = { \lsu_lsc_ctl.lsu_pkt_rff.dout [8] \lsu_lsc_ctl.lsu_pkt_rff.dout [9] }, Q = \bus_intf.bus_buffer.ibuf_szff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\ibuf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.is_sideeffects_rff.dout, Q = \bus_intf.bus_buffer.ibuf_sideeffectff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\ibuf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.ibuf_samedwff.din, Q = \bus_intf.bus_buffer.ibuf_samedwff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\ibuf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.ibuf_nomergeff.din, Q = \bus_intf.bus_buffer.ibuf_nomergeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\ibuf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.lsu_WrPtr0_rff.dout, Q = \bus_intf.bus_buffer.ibuf_dualtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\ibuf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.ibuf_dualff.din, Q = \bus_intf.bus_buffer.ibuf_dualff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\ibuf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.ibuf_byteenff.din, Q = \bus_intf.bus_buffer.ibuf_byteenff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_writeff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_writeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_unsignff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_unsignff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_szff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_szff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_state_ff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_state_ff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_sideeffectff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_sideeffectff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_samedwff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_samedwff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_nomergeff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_nomergeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_ldfwdtagff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_ldfwdtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_ldfwdff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_ldfwdff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_dualtagff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_dualtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_dualhiff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_dualhiff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_dualff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_dualff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[7].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[7].buf_byteenff.din, Q = \bus_intf.bus_buffer.genblk10[7].buf_byteenff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_writeff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_writeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_unsignff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_unsignff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_szff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_szff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_state_ff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_state_ff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_sideeffectff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_sideeffectff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_samedwff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_samedwff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_nomergeff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_nomergeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_ldfwdtagff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_ldfwdtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_ldfwdff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_ldfwdff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_dualtagff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_dualtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_dualhiff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_dualhiff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_dualff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_dualff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[6].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[6].buf_byteenff.din, Q = \bus_intf.bus_buffer.genblk10[6].buf_byteenff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_writeff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_writeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_unsignff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_unsignff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_szff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_szff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_state_ff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_state_ff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_sideeffectff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_sideeffectff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_samedwff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_samedwff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_nomergeff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_nomergeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_ldfwdtagff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_ldfwdtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_ldfwdff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_ldfwdff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_dualtagff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_dualtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_dualhiff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_dualhiff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_dualff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_dualff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[5].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[5].buf_byteenff.din, Q = \bus_intf.bus_buffer.genblk10[5].buf_byteenff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_writeff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_writeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_unsignff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_unsignff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_szff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_szff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_state_ff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_state_ff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_sideeffectff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_sideeffectff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_samedwff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_samedwff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_nomergeff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_nomergeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_ldfwdtagff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_ldfwdtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_ldfwdff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_ldfwdff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_dualtagff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_dualtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_dualhiff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_dualhiff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_dualff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_dualff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[4].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[4].buf_byteenff.din, Q = \bus_intf.bus_buffer.genblk10[4].buf_byteenff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_writeff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_writeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_unsignff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_unsignff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_szff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_szff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_state_ff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_state_ff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_sideeffectff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_sideeffectff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_samedwff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_samedwff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_nomergeff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_nomergeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_ldfwdtagff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_ldfwdtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_ldfwdff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_ldfwdff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_dualtagff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_dualtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_dualhiff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_dualhiff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_dualff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_dualff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[3].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[3].buf_byteenff.din, Q = \bus_intf.bus_buffer.genblk10[3].buf_byteenff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_writeff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_writeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_unsignff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_unsignff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_szff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_szff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_state_ff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_state_ff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_sideeffectff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_sideeffectff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_samedwff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_samedwff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_nomergeff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_nomergeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_ldfwdtagff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_ldfwdtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_ldfwdff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_ldfwdff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_dualtagff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_dualtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_dualhiff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_dualhiff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_dualff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_dualff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[2].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[2].buf_byteenff.din, Q = \bus_intf.bus_buffer.genblk10[2].buf_byteenff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_writeff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_writeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_unsignff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_unsignff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_szff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_szff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_state_ff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_state_ff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_sideeffectff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_sideeffectff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_samedwff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_samedwff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_nomergeff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_nomergeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_ldfwdtagff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_ldfwdtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_ldfwdff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_ldfwdff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_dualtagff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_dualtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_dualhiff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_dualhiff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_dualff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_dualff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[1].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[1].buf_byteenff.din, Q = \bus_intf.bus_buffer.genblk10[1].buf_byteenff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_writeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_writeff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_writeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_unsignff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_unsignff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_unsignff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_szff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19698 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_szff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_szff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_state_ff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_state_ff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_state_ff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_sideeffectff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_sideeffectff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_sideeffectff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_samedwff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_samedwff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_samedwff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_nomergeff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_nomergeff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_nomergeff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_ldfwdtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_ldfwdtagff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_ldfwdtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_ldfwdff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_ldfwdff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_ldfwdff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_dualtagff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19707 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_dualtagff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_dualtagff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_dualhiff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_dualhiff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_dualhiff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_dualff.\genblock.dffs.$verific$dout_reg[0]$beh_lib.sv:42$19680 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_dualff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_dualff.genblock.dffs.dout).
Adding EN signal on $flatten\bus_intf.\bus_buffer.\genblk10[0].buf_byteenff.\genblock.dffs.$verific$dout_reg$beh_lib.sv:42$19725 ($adff) from module el2_lsu (D = \bus_intf.bus_buffer.genblk10[0].buf_byteenff.din, Q = \bus_intf.bus_buffer.genblk10[0].buf_byteenff.genblock.dffs.dout).

yosys> opt_clean

3.39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 126 unused cells and 128 unused wires.
<suppressed ~254 debug messages>

yosys> opt_expr

3.40. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
<suppressed ~32 debug messages>

yosys> opt_muxtree

3.41. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~589 debug messages>

yosys> opt_reduce

3.42. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_share

3.44. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.45. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$22869 ($adffe) from module el2_lsu.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$22870 ($adffe) from module el2_lsu.

yosys> opt_clean

3.46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
MAX OPT ITERATION = 2

yosys> wreduce -keepdc

3.48. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\stbuf.$verific$add_11$el2_lsu_stbuf.sv:158$17659 ($add).
Removed top 1 bits (of 2) from port B of cell el2_lsu.$flatten\stbuf.$verific$add_13$el2_lsu_stbuf.sv:159$17661 ($add).
Removed top 1 bits (of 2) from port B of cell el2_lsu.$flatten\stbuf.$verific$add_728$el2_lsu_stbuf.sv:237$19019 ($add).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\stbuf.$verific$add_732$el2_lsu_stbuf.sv:237$19023 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\stbuf.$verific$add_734$el2_lsu_stbuf.sv:237$19025 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\stbuf.$verific$add_736$el2_lsu_stbuf.sv:237$19027 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\stbuf.$verific$add_738$el2_lsu_stbuf.sv:237$19029 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\stbuf.$verific$add_740$el2_lsu_stbuf.sv:237$19031 ($add).
Removed top 2 bits (of 4) from port B of cell el2_lsu.$flatten\stbuf.$verific$add_759$el2_lsu_stbuf.sv:247$19049 ($add).
Removed top 2 bits (of 4) from port B of cell el2_lsu.$flatten\stbuf.$verific$add_760$el2_lsu_stbuf.sv:247$19050 ($add).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\stbuf.$verific$add_9$el2_lsu_stbuf.sv:157$17657 ($add).
Removed top 2 bits (of 3) from port A of cell el2_lsu.$flatten\stbuf.$verific$equal_212$el2_lsu_stbuf.sv:184$17856 ($eq).
Removed top 2 bits (of 3) from port A of cell el2_lsu.$flatten\stbuf.$verific$equal_220$el2_lsu_stbuf.sv:186$17857 ($eq).
Removed top 2 bits (of 3) from port A of cell el2_lsu.$flatten\stbuf.$verific$equal_231$el2_lsu_stbuf.sv:188$17858 ($eq).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\stbuf.$verific$equal_280$el2_lsu_stbuf.sv:184$18014 ($eq).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\stbuf.$verific$equal_288$el2_lsu_stbuf.sv:186$18015 ($eq).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\stbuf.$verific$equal_299$el2_lsu_stbuf.sv:188$18016 ($eq).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\stbuf.$verific$equal_348$el2_lsu_stbuf.sv:184$18172 ($eq).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\stbuf.$verific$equal_356$el2_lsu_stbuf.sv:186$18173 ($eq).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\stbuf.$verific$equal_367$el2_lsu_stbuf.sv:188$18174 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\stbuf.$verific$or_1619$el2_lsu_stbuf.sv:293$19216 ($or).
Removed top 1 bits (of 2) from port A of cell el2_lsu.$flatten\stbuf.$verific$shift_left_754$el2_lsu_stbuf.sv:245$19044 ($shl).
Removed top 1 bits (of 2) from port A of cell el2_lsu.$flatten\stbuf.$verific$shift_left_757$el2_lsu_stbuf.sv:246$19047 ($shl).
Removed top 1 bits (of 4) from mux cell el2_lsu.$flatten\lsu_lsc_ctl.\addrcheck.$verific$mux_85$el2_lsu_addrcheck.sv:184$17070 ($mux).
Removed top 1 bits (of 4) from FF cell el2_lsu.$flatten\lsu_lsc_ctl.\exc_mscause_mff.$verific$dout_reg$beh_lib.sv:42$19725 ($adff).
Removed top 19 bits (of 20) from port B of cell el2_lsu.$flatten\lsu_lsc_ctl.\lsadder.$verific$add_5$beh_lib.sv:458$20650 ($add).
Removed top 10 bits (of 13) from port B of cell el2_lsu.$flatten\lsu_lsc_ctl.$verific$add_14$el2_lsu_lsc_ctl.sv:169$16107 ($add).
Removed top 1 bits (of 26) from port B of cell el2_lsu.$flatten\lsu_lsc_ctl.$verific$and_163$el2_lsu_lsc_ctl.sv:263$16142 ($and).
Removed top 1 bits (of 26) from port B of cell el2_lsu.$flatten\lsu_lsc_ctl.$verific$and_171$el2_lsu_lsc_ctl.sv:256$16297 ($and).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\lsu_lsc_ctl.$verific$equal_61$el2_lsu_lsc_ctl.sv:225$16178 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\lsu_lsc_ctl.$verific$equal_63$el2_lsu_lsc_ctl.sv:226$16180 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\lsu_lsc_ctl.$verific$equal_65$el2_lsu_lsc_ctl.sv:227$16182 ($eq).
Removed top 2 bits (of 3) from port A of cell el2_lsu.$flatten\lsu_lsc_ctl.$verific$or_11$el2_lsu_lsc_ctl.sv:168$16104 ($or).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\lsu_lsc_ctl.$verific$or_11$el2_lsu_lsc_ctl.sv:168$16104 ($or).
Removed top 1 bits (of 3) from port Y of cell el2_lsu.$flatten\lsu_lsc_ctl.$verific$or_11$el2_lsu_lsc_ctl.sv:168$16104 ($or).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\lsu_lsc_ctl.$verific$or_12$el2_lsu_lsc_ctl.sv:168$16105 ($or).
Removed top 1 bits (of 21) from port A of cell el2_lsu.$flatten\lsu_lsc_ctl.\lsadder.$verific$sub_7$beh_lib.sv:460$20652 ($sub).
Removed top 20 bits (of 21) from port B of cell el2_lsu.$flatten\lsu_lsc_ctl.\lsadder.$verific$sub_7$beh_lib.sv:460$20652 ($sub).
Removed top 1 bits (of 21) from port Y of cell el2_lsu.$flatten\lsu_lsc_ctl.\lsadder.$verific$sub_7$beh_lib.sv:460$20652 ($sub).
Removed top 1 bits (of 39) from mux cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$mux_194$beh_lib.sv:690$20496 ($mux).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_174$beh_lib.sv:684$20485 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_172$beh_lib.sv:684$20484 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_170$beh_lib.sv:684$20483 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_168$beh_lib.sv:684$20482 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_166$beh_lib.sv:684$20481 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_164$beh_lib.sv:684$20480 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_162$beh_lib.sv:684$20479 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_160$beh_lib.sv:684$20478 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_158$beh_lib.sv:684$20477 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_156$beh_lib.sv:684$20476 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_154$beh_lib.sv:684$20475 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_152$beh_lib.sv:684$20474 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_150$beh_lib.sv:684$20473 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_148$beh_lib.sv:684$20472 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_146$beh_lib.sv:684$20471 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_144$beh_lib.sv:684$20470 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_142$beh_lib.sv:684$20469 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_140$beh_lib.sv:684$20468 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_138$beh_lib.sv:684$20467 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_136$beh_lib.sv:684$20466 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_134$beh_lib.sv:684$20465 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_132$beh_lib.sv:684$20464 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_130$beh_lib.sv:684$20463 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_128$beh_lib.sv:684$20462 ($eq).
Removed top 3 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_126$beh_lib.sv:684$20461 ($eq).
Removed top 3 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_124$beh_lib.sv:684$20460 ($eq).
Removed top 3 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_122$beh_lib.sv:684$20459 ($eq).
Removed top 3 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_120$beh_lib.sv:684$20458 ($eq).
Removed top 4 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_118$beh_lib.sv:684$20457 ($eq).
Removed top 4 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_116$beh_lib.sv:684$20456 ($eq).
Removed top 5 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_114$beh_lib.sv:684$20455 ($eq).
Removed top 1 bits (of 39) from mux cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$mux_194$beh_lib.sv:690$20496 ($mux).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_174$beh_lib.sv:684$20485 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_172$beh_lib.sv:684$20484 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_170$beh_lib.sv:684$20483 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_168$beh_lib.sv:684$20482 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_166$beh_lib.sv:684$20481 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_164$beh_lib.sv:684$20480 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_162$beh_lib.sv:684$20479 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_160$beh_lib.sv:684$20478 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_158$beh_lib.sv:684$20477 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_156$beh_lib.sv:684$20476 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_154$beh_lib.sv:684$20475 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_152$beh_lib.sv:684$20474 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_150$beh_lib.sv:684$20473 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_148$beh_lib.sv:684$20472 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_146$beh_lib.sv:684$20471 ($eq).
Removed top 1 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_144$beh_lib.sv:684$20470 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_142$beh_lib.sv:684$20469 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_140$beh_lib.sv:684$20468 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_138$beh_lib.sv:684$20467 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_136$beh_lib.sv:684$20466 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_134$beh_lib.sv:684$20465 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_132$beh_lib.sv:684$20464 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_130$beh_lib.sv:684$20463 ($eq).
Removed top 2 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_128$beh_lib.sv:684$20462 ($eq).
Removed top 3 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_126$beh_lib.sv:684$20461 ($eq).
Removed top 3 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_124$beh_lib.sv:684$20460 ($eq).
Removed top 3 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_122$beh_lib.sv:684$20459 ($eq).
Removed top 3 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_120$beh_lib.sv:684$20458 ($eq).
Removed top 4 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_118$beh_lib.sv:684$20457 ($eq).
Removed top 4 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_116$beh_lib.sv:684$20456 ($eq).
Removed top 5 bits (of 6) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_114$beh_lib.sv:684$20455 ($eq).
Removed top 7 bits (of 39) from mux cell el2_lsu.$flatten\dccm_ctl.$verific$mux_219$el2_lsu_dccm_ctl.sv:289$14989 ($mux).
Removed top 4 bits (of 8) from port A of cell el2_lsu.$flatten\dccm_ctl.$verific$shift_left_236$el2_lsu_dccm_ctl.sv:307$15005 ($shl).
Removed top 32 bits (of 64) from port A of cell el2_lsu.$flatten\dccm_ctl.$verific$shift_left_250$el2_lsu_dccm_ctl.sv:324$15019 ($shl).
Removed top 32 bits (of 64) from port Y of cell el2_lsu.$flatten\dccm_ctl.$verific$shift_right_41$el2_lsu_dccm_ctl.sv:194$14434 ($shr).
Removed top 32 bits (of 64) from port Y of cell el2_lsu.$flatten\dccm_ctl.$verific$shift_right_43$el2_lsu_dccm_ctl.sv:195$14436 ($shr).
Removed top 32 bits (of 64) from port Y of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$shift_right_8974$el2_lsu_bus_buffer.sv:805$13475 ($shr).
Removed top 3 bits (of 4) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$shift_left_8442$el2_lsu_bus_buffer.sv:760$13163 ($shl).
Removed top 3 bits (of 4) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$shift_left_8441$el2_lsu_bus_buffer.sv:759$13162 ($shl).
Removed top 32 bits (of 64) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$shift_left_1002$el2_lsu_bus_buffer.sv:410$8577 ($shl).
Removed top 4 bits (of 8) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$shift_left_1000$el2_lsu_bus_buffer.sv:409$8575 ($shl).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_9306$el2_lsu_bus_buffer.sv:882$13721 ($or).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_9295$el2_lsu_bus_buffer.sv:882$13713 ($or).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_9284$el2_lsu_bus_buffer.sv:882$13705 ($or).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_9273$el2_lsu_bus_buffer.sv:882$13697 ($or).
Removed top 2 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_9262$el2_lsu_bus_buffer.sv:882$13689 ($or).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_8795$el2_lsu_bus_buffer.sv:796$13380 ($or).
Removed top 2 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_8757$el2_lsu_bus_buffer.sv:796$13360 ($or).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_8757$el2_lsu_bus_buffer.sv:796$13360 ($or).
Removed top 1 bits (of 3) from port Y of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_8757$el2_lsu_bus_buffer.sv:796$13360 ($or).
Removed top 2 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_10146$el2_lsu_bus_buffer.sv:882$13656 ($or).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_10146$el2_lsu_bus_buffer.sv:882$13656 ($or).
Removed top 1 bits (of 3) from port Y of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_10146$el2_lsu_bus_buffer.sv:882$13656 ($or).
Removed top 2 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_10003$el2_lsu_bus_buffer.sv:406$8568 ($or).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_10003$el2_lsu_bus_buffer.sv:406$8568 ($or).
Removed top 1 bits (of 3) from port Y of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$or_10003$el2_lsu_bus_buffer.sv:406$8568 ($or).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_9038$el2_lsu_bus_buffer.sv:818$13534 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_9033$el2_lsu_bus_buffer.sv:818$13529 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_9028$el2_lsu_bus_buffer.sv:818$13524 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_9023$el2_lsu_bus_buffer.sv:818$13519 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_9018$el2_lsu_bus_buffer.sv:818$13514 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_9013$el2_lsu_bus_buffer.sv:818$13509 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_9008$el2_lsu_bus_buffer.sv:818$13504 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_9003$el2_lsu_bus_buffer.sv:818$13499 ($eq).
Removed top 1 bits (of 2) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_8982$el2_lsu_bus_buffer.sv:809$13484 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_8377$el2_lsu_bus_buffer.sv:704$12870 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_8338$el2_lsu_bus_buffer.sv:690$12841 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_8331$el2_lsu_bus_buffer.sv:689$12835 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_8330$el2_lsu_bus_buffer.sv:688$12834 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_8328$el2_lsu_bus_buffer.sv:687$12832 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_8131$el2_lsu_bus_buffer.sv:704$12461 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_8092$el2_lsu_bus_buffer.sv:690$12433 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_8085$el2_lsu_bus_buffer.sv:689$12427 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_8084$el2_lsu_bus_buffer.sv:688$12426 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_8082$el2_lsu_bus_buffer.sv:687$12424 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7885$el2_lsu_bus_buffer.sv:704$12063 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7846$el2_lsu_bus_buffer.sv:690$12035 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7839$el2_lsu_bus_buffer.sv:689$12029 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7838$el2_lsu_bus_buffer.sv:688$12028 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7836$el2_lsu_bus_buffer.sv:687$12026 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7639$el2_lsu_bus_buffer.sv:704$11665 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7600$el2_lsu_bus_buffer.sv:690$11637 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7593$el2_lsu_bus_buffer.sv:689$11631 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7592$el2_lsu_bus_buffer.sv:688$11630 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7590$el2_lsu_bus_buffer.sv:687$11628 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7403$el2_lsu_bus_buffer.sv:710$11277 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7393$el2_lsu_bus_buffer.sv:704$11267 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7354$el2_lsu_bus_buffer.sv:690$11239 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7347$el2_lsu_bus_buffer.sv:689$11233 ($eq).
Removed top 2 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7346$el2_lsu_bus_buffer.sv:688$11232 ($eq).
Removed top 2 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7344$el2_lsu_bus_buffer.sv:687$11230 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7290$el2_lsu_bus_buffer.sv:671$11190 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7289$el2_lsu_bus_buffer.sv:671$11189 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7157$el2_lsu_bus_buffer.sv:710$10879 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7147$el2_lsu_bus_buffer.sv:704$10869 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7108$el2_lsu_bus_buffer.sv:690$10841 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7101$el2_lsu_bus_buffer.sv:689$10835 ($eq).
Removed top 2 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7100$el2_lsu_bus_buffer.sv:688$10834 ($eq).
Removed top 2 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7098$el2_lsu_bus_buffer.sv:687$10832 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7044$el2_lsu_bus_buffer.sv:671$10792 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_7043$el2_lsu_bus_buffer.sv:671$10791 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_6911$el2_lsu_bus_buffer.sv:710$10481 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_6901$el2_lsu_bus_buffer.sv:704$10471 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_6862$el2_lsu_bus_buffer.sv:690$10443 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_6855$el2_lsu_bus_buffer.sv:689$10437 ($eq).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_6854$el2_lsu_bus_buffer.sv:688$10436 ($eq).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_6852$el2_lsu_bus_buffer.sv:687$10434 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_6798$el2_lsu_bus_buffer.sv:671$10394 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_6797$el2_lsu_bus_buffer.sv:671$10393 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_6655$el2_lsu_bus_buffer.sv:704$10073 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_6616$el2_lsu_bus_buffer.sv:690$10045 ($eq).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_6609$el2_lsu_bus_buffer.sv:689$10039 ($eq).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_2761$el2_lsu_bus_buffer.sv:598$9766 ($eq).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_2476$el2_lsu_bus_buffer.sv:598$9751 ($eq).
Removed top 2 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_2191$el2_lsu_bus_buffer.sv:598$9736 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_2140$el2_lsu_bus_buffer.sv:596$9710 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_2104$el2_lsu_bus_buffer.sv:596$9706 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_2068$el2_lsu_bus_buffer.sv:596$9703 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_2032$el2_lsu_bus_buffer.sv:596$9700 ($eq).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_2013$el2_lsu_bus_buffer.sv:598$9699 ($eq).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_2006$el2_lsu_bus_buffer.sv:597$9698 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1996$el2_lsu_bus_buffer.sv:596$9697 ($eq).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1977$el2_lsu_bus_buffer.sv:598$9696 ($eq).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1970$el2_lsu_bus_buffer.sv:597$9695 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1960$el2_lsu_bus_buffer.sv:596$9694 ($eq).
Removed top 2 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1941$el2_lsu_bus_buffer.sv:598$9693 ($eq).
Removed top 2 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1934$el2_lsu_bus_buffer.sv:597$9692 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1924$el2_lsu_bus_buffer.sv:596$9691 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1891$el2_lsu_bus_buffer.sv:596$9687 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1825$el2_lsu_bus_buffer.sv:581$9651 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1802$el2_lsu_bus_buffer.sv:581$9644 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1779$el2_lsu_bus_buffer.sv:581$9638 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1756$el2_lsu_bus_buffer.sv:581$9632 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1733$el2_lsu_bus_buffer.sv:581$9626 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1710$el2_lsu_bus_buffer.sv:581$9620 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1687$el2_lsu_bus_buffer.sv:581$9614 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1664$el2_lsu_bus_buffer.sv:581$9607 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1574$el2_lsu_bus_buffer.sv:572$9557 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1556$el2_lsu_bus_buffer.sv:572$9547 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1538$el2_lsu_bus_buffer.sv:572$9537 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1449$el2_lsu_bus_buffer.sv:563$9459 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1448$el2_lsu_bus_buffer.sv:563$9458 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1446$el2_lsu_bus_buffer.sv:562$9456 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1434$el2_lsu_bus_buffer.sv:563$9444 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1433$el2_lsu_bus_buffer.sv:563$9443 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1431$el2_lsu_bus_buffer.sv:562$9441 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1419$el2_lsu_bus_buffer.sv:563$9430 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1418$el2_lsu_bus_buffer.sv:563$9429 ($eq).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1416$el2_lsu_bus_buffer.sv:562$9427 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1380$el2_lsu_bus_buffer.sv:522$9066 ($eq).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1182$el2_lsu_bus_buffer.sv:479$8918 ($eq).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1139$el2_lsu_bus_buffer.sv:472$8880 ($eq).
Removed top 1 bits (of 8) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$and_758$el2_lsu_bus_buffer.sv:369$8496 ($and).
Removed top 1 bits (of 8) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$and_751$el2_lsu_bus_buffer.sv:368$8489 ($and).
Removed top 1 bits (of 8) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$and_592$el2_lsu_bus_buffer.sv:369$8442 ($and).
Removed top 1 bits (of 8) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$and_585$el2_lsu_bus_buffer.sv:368$8435 ($and).
Removed top 1 bits (of 8) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$and_426$el2_lsu_bus_buffer.sv:369$8392 ($and).
Removed top 1 bits (of 8) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$and_419$el2_lsu_bus_buffer.sv:368$8385 ($and).
Removed top 1 bits (of 8) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$and_260$el2_lsu_bus_buffer.sv:369$8342 ($and).
Removed top 1 bits (of 8) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$and_253$el2_lsu_bus_buffer.sv:368$8335 ($and).
Removed top 1 bits (of 26) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$and_10002$el2_lsu_bus_buffer.sv:808$8498 ($and).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8638$el2_lsu_bus_buffer.sv:770$13288 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8631$el2_lsu_bus_buffer.sv:769$13285 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8620$el2_lsu_bus_buffer.sv:767$13277 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8614$el2_lsu_bus_buffer.sv:770$13273 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8607$el2_lsu_bus_buffer.sv:769$13270 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8596$el2_lsu_bus_buffer.sv:767$13262 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8590$el2_lsu_bus_buffer.sv:770$13258 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8583$el2_lsu_bus_buffer.sv:769$13255 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8572$el2_lsu_bus_buffer.sv:767$13247 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8566$el2_lsu_bus_buffer.sv:770$13243 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8559$el2_lsu_bus_buffer.sv:769$13240 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8548$el2_lsu_bus_buffer.sv:767$13232 ($add).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8542$el2_lsu_bus_buffer.sv:770$13228 ($add).
Removed top 2 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8535$el2_lsu_bus_buffer.sv:769$13225 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8524$el2_lsu_bus_buffer.sv:767$13217 ($add).
Removed top 1 bits (of 2) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8516$el2_lsu_bus_buffer.sv:770$13211 ($add).
Removed top 1 bits (of 2) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8507$el2_lsu_bus_buffer.sv:769$13206 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8494$el2_lsu_bus_buffer.sv:767$13196 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8467$el2_lsu_bus_buffer.sv:767$13178 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8447$el2_lsu_bus_buffer.sv:767$13167 ($add).
Removed top 3 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$add_8444$el2_lsu_bus_buffer.sv:761$13165 ($add).
Removed top 1 bits (of 4) from port A of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$LessThan_8647$el2_lsu_bus_buffer.sv:776$13295 ($le).
Removed top 1 bits (of 3) from mux cell el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$22421 ($mux).
Removed top 1 bits (of 3) from mux cell el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$22231 ($mux).
Removed top 1 bits (of 3) from mux cell el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$22071 ($mux).
Removed top 1 bits (of 3) from mux cell el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$21911 ($mux).
Removed top 1 bits (of 3) from mux cell el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$21751 ($mux).
Removed top 1 bits (of 3) from mux cell el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$21591 ($mux).
Removed top 1 bits (of 3) from mux cell el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$21431 ($mux).
Removed top 1 bits (of 3) from mux cell el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:60:execute$21261 ($mux).
Removed top 1 bits (of 4) from FF cell el2_lsu.$auto$ff.cc:262:slice$22873 ($adffe).
Removed top 1 bits (of 4) from FF cell el2_lsu.$flatten\bus_intf.\lsu_byten_rff.$verific$dout_reg$beh_lib.sv:42$19725 ($adff).
Removed top 2 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.$verific$or_268$el2_lsu_bus_intf.sv:183$5498 ($or).
Removed top 1 bits (of 3) from port B of cell el2_lsu.$flatten\bus_intf.$verific$or_268$el2_lsu_bus_intf.sv:183$5498 ($or).
Removed top 1 bits (of 3) from port Y of cell el2_lsu.$flatten\bus_intf.$verific$or_268$el2_lsu_bus_intf.sv:183$5498 ($or).
Removed top 1 bits (of 3) from port A of cell el2_lsu.$flatten\bus_intf.$verific$or_269$el2_lsu_bus_intf.sv:184$4704 ($or).
Removed top 4 bits (of 8) from port A of cell el2_lsu.$flatten\bus_intf.$verific$shift_left_26$el2_lsu_bus_intf.sv:199$5397 ($shl).
Removed top 4 bits (of 8) from port A of cell el2_lsu.$flatten\bus_intf.$verific$shift_left_28$el2_lsu_bus_intf.sv:200$5399 ($shl).
Removed top 32 bits (of 64) from port Y of cell el2_lsu.$flatten\bus_intf.$verific$shift_right_235$el2_lsu_bus_intf.sv:257$5505 ($shr).
Removed top 1 bits (of 4) from FF cell el2_lsu.$flatten\lsu_lsc_ctl.\L2U_Plus1_1.exc_mscause_rff.$verific$dout_reg$beh_lib.sv:42$19725 ($adff).
Removed top 1 bits (of 39) from port Y of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$xor_193$beh_lib.sv:690$20495 ($xor).
Removed top 1 bits (of 39) from port A of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$xor_193$beh_lib.sv:690$20495 ($xor).
Removed top 1 bits (of 39) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$xor_193$beh_lib.sv:690$20495 ($xor).
Removed top 1 bits (of 39) from port Y of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$xor_193$beh_lib.sv:690$20495 ($xor).
Removed top 1 bits (of 39) from port A of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$xor_193$beh_lib.sv:690$20495 ($xor).
Removed top 1 bits (of 39) from port B of cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$xor_193$beh_lib.sv:690$20495 ($xor).
Removed top 1 bits (of 4) from port B of cell el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$equal_1262$el2_lsu_bus_buffer.sv:500$8992 ($eq).
Removed top 1 bits (of 4) from mux cell el2_lsu.$flatten\lsu_lsc_ctl.$verific$mux_47$el2_lsu_lsc_ctl.sv:187$16138 ($mux).
Removed cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$equal_190$beh_lib.sv:684$20493 ($eq).
Removed cell el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$equal_190$beh_lib.sv:684$20493 ($eq).
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.$verific$n4$4653.
Removed top 6 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21150.
Removed top 4 bits (of 6) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21155.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21170.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21175.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21180.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21185.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21200.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21205.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21210.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21215.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21225.
Removed top 1 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21250.
Removed top 3 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21260.
Removed top 64 bits (of 128) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21280.
Removed top 32 bits (of 64) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21285.
Removed top 6 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21310.
Removed top 3 bits (of 6) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21315.
Removed top 6 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21320.
Removed top 3 bits (of 6) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21325.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21340.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21345.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21350.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21355.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21370.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21375.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21380.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21385.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21395.
Removed top 1 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21420.
Removed top 3 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21430.
Removed top 64 bits (of 128) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21450.
Removed top 32 bits (of 64) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21455.
Removed top 6 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21480.
Removed top 3 bits (of 6) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21485.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21500.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21505.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21510.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21515.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21530.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21535.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21540.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21545.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21555.
Removed top 1 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21580.
Removed top 3 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21590.
Removed top 64 bits (of 128) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21610.
Removed top 32 bits (of 64) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21615.
Removed top 6 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21640.
Removed top 3 bits (of 6) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21645.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21660.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21665.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21670.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21675.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21690.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21695.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21700.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21705.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21715.
Removed top 1 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21740.
Removed top 3 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21750.
Removed top 64 bits (of 128) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21770.
Removed top 32 bits (of 64) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21775.
Removed top 6 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21800.
Removed top 3 bits (of 6) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21805.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21820.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21825.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21830.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21835.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21850.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21855.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21860.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21865.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21875.
Removed top 1 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21900.
Removed top 3 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21910.
Removed top 64 bits (of 128) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21930.
Removed top 32 bits (of 64) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21935.
Removed top 6 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21960.
Removed top 3 bits (of 6) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21965.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21980.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21985.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21990.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$21995.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22010.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22015.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22020.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22025.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22035.
Removed top 1 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22060.
Removed top 3 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22070.
Removed top 64 bits (of 128) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22090.
Removed top 32 bits (of 64) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22095.
Removed top 6 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22120.
Removed top 3 bits (of 6) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22125.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22140.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22145.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22150.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22155.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22170.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22175.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22180.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22185.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22195.
Removed top 1 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22220.
Removed top 3 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22230.
Removed top 64 bits (of 128) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22250.
Removed top 32 bits (of 64) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22255.
Removed top 64 bits (of 128) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22280.
Removed top 32 bits (of 64) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22285.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22300.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22305.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22310.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22315.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22330.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22335.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22340.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22345.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22355.
Removed top 1 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22380.
Removed top 3 bits (of 12) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$auto$bmuxmap.cc:58:execute$22420.
Removed top 1 bits (of 2) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$n10814$7644.
Removed top 1 bits (of 3) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$n16346$7845.
Removed top 1 bits (of 3) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$n16350$7846.
Removed top 1 bits (of 3) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$n17773$7927.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$n20267$7987.
Removed top 2 bits (of 4) from wire el2_lsu.$flatten\bus_intf.\bus_buffer.$verific$n3214$7548.
Removed top 1 bits (of 39) from wire el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_hi.$verific$n233$20372.
Removed top 1 bits (of 39) from wire el2_lsu.$flatten\ecc.\Gen_dccm_enable.lsu_ecc_decode_lo.$verific$n233$20372.
Removed top 1 bits (of 3) from wire el2_lsu.$flatten\lsu_lsc_ctl.$verific$n252$15819.

yosys> peepopt

3.49. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 0 unused cells and 134 unused wires.
<suppressed ~3 debug messages>

yosys> bmuxmap

3.51. Executing BMUXMAP pass.

yosys> demuxmap

3.52. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.53. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module el2_lsu:
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8443$el2_lsu_bus_buffer.sv:760$13164 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8444$el2_lsu_bus_buffer.sv:761$13165 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8447$el2_lsu_bus_buffer.sv:767$13167 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8467$el2_lsu_bus_buffer.sv:767$13178 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8479$el2_lsu_bus_buffer.sv:769$13187 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8487$el2_lsu_bus_buffer.sv:770$13191 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8494$el2_lsu_bus_buffer.sv:767$13196 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8507$el2_lsu_bus_buffer.sv:769$13206 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8516$el2_lsu_bus_buffer.sv:770$13211 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8524$el2_lsu_bus_buffer.sv:767$13217 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8535$el2_lsu_bus_buffer.sv:769$13225 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8542$el2_lsu_bus_buffer.sv:770$13228 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8548$el2_lsu_bus_buffer.sv:767$13232 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8559$el2_lsu_bus_buffer.sv:769$13240 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8566$el2_lsu_bus_buffer.sv:770$13243 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8572$el2_lsu_bus_buffer.sv:767$13247 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8583$el2_lsu_bus_buffer.sv:769$13255 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8590$el2_lsu_bus_buffer.sv:770$13258 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8596$el2_lsu_bus_buffer.sv:767$13262 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8607$el2_lsu_bus_buffer.sv:769$13270 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8614$el2_lsu_bus_buffer.sv:770$13273 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8620$el2_lsu_bus_buffer.sv:767$13277 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8631$el2_lsu_bus_buffer.sv:769$13285 ($add).
  creating $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8638$el2_lsu_bus_buffer.sv:770$13288 ($add).
  creating $macc model for $flatten\lsu_lsc_ctl.$verific$add_14$el2_lsu_lsc_ctl.sv:169$16107 ($add).
  creating $macc model for $flatten\lsu_lsc_ctl.$verific$add_16$el2_lsu_lsc_ctl.sv:170$16109 ($add).
  creating $macc model for $flatten\lsu_lsc_ctl.\lsadder.$verific$add_3$beh_lib.sv:456$20647 ($add).
  creating $macc model for $flatten\lsu_lsc_ctl.\lsadder.$verific$add_5$beh_lib.sv:458$20650 ($add).
  creating $macc model for $flatten\lsu_lsc_ctl.\lsadder.$verific$sub_7$beh_lib.sv:460$20652 ($sub).
  creating $macc model for $flatten\stbuf.$verific$add_11$el2_lsu_stbuf.sv:158$17659 ($add).
  creating $macc model for $flatten\stbuf.$verific$add_13$el2_lsu_stbuf.sv:159$17661 ($add).
  creating $macc model for $flatten\stbuf.$verific$add_725$el2_lsu_stbuf.sv:237$19016 ($add).
  creating $macc model for $flatten\stbuf.$verific$add_728$el2_lsu_stbuf.sv:237$19019 ($add).
  creating $macc model for $flatten\stbuf.$verific$add_732$el2_lsu_stbuf.sv:237$19023 ($add).
  creating $macc model for $flatten\stbuf.$verific$add_734$el2_lsu_stbuf.sv:237$19025 ($add).
  creating $macc model for $flatten\stbuf.$verific$add_736$el2_lsu_stbuf.sv:237$19027 ($add).
  creating $macc model for $flatten\stbuf.$verific$add_738$el2_lsu_stbuf.sv:237$19029 ($add).
  creating $macc model for $flatten\stbuf.$verific$add_740$el2_lsu_stbuf.sv:237$19031 ($add).
  creating $macc model for $flatten\stbuf.$verific$add_759$el2_lsu_stbuf.sv:247$19049 ($add).
  creating $macc model for $flatten\stbuf.$verific$add_760$el2_lsu_stbuf.sv:247$19050 ($add).
  creating $macc model for $flatten\stbuf.$verific$add_9$el2_lsu_stbuf.sv:157$17657 ($add).
  merging $macc model for $flatten\stbuf.$verific$add_759$el2_lsu_stbuf.sv:247$19049 into $flatten\stbuf.$verific$add_760$el2_lsu_stbuf.sv:247$19050.
  merging $macc model for $flatten\stbuf.$verific$add_738$el2_lsu_stbuf.sv:237$19029 into $flatten\stbuf.$verific$add_740$el2_lsu_stbuf.sv:237$19031.
  merging $macc model for $flatten\stbuf.$verific$add_736$el2_lsu_stbuf.sv:237$19027 into $flatten\stbuf.$verific$add_740$el2_lsu_stbuf.sv:237$19031.
  merging $macc model for $flatten\stbuf.$verific$add_734$el2_lsu_stbuf.sv:237$19025 into $flatten\stbuf.$verific$add_740$el2_lsu_stbuf.sv:237$19031.
  merging $macc model for $flatten\stbuf.$verific$add_732$el2_lsu_stbuf.sv:237$19023 into $flatten\stbuf.$verific$add_740$el2_lsu_stbuf.sv:237$19031.
  merging $macc model for $flatten\stbuf.$verific$add_728$el2_lsu_stbuf.sv:237$19019 into $flatten\stbuf.$verific$add_740$el2_lsu_stbuf.sv:237$19031.
  merging $macc model for $flatten\stbuf.$verific$add_725$el2_lsu_stbuf.sv:237$19016 into $flatten\stbuf.$verific$add_740$el2_lsu_stbuf.sv:237$19031.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8614$el2_lsu_bus_buffer.sv:770$13273 into $flatten\bus_intf.\bus_buffer.$verific$add_8638$el2_lsu_bus_buffer.sv:770$13288.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8590$el2_lsu_bus_buffer.sv:770$13258 into $flatten\bus_intf.\bus_buffer.$verific$add_8638$el2_lsu_bus_buffer.sv:770$13288.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8566$el2_lsu_bus_buffer.sv:770$13243 into $flatten\bus_intf.\bus_buffer.$verific$add_8638$el2_lsu_bus_buffer.sv:770$13288.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8542$el2_lsu_bus_buffer.sv:770$13228 into $flatten\bus_intf.\bus_buffer.$verific$add_8638$el2_lsu_bus_buffer.sv:770$13288.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8516$el2_lsu_bus_buffer.sv:770$13211 into $flatten\bus_intf.\bus_buffer.$verific$add_8638$el2_lsu_bus_buffer.sv:770$13288.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8487$el2_lsu_bus_buffer.sv:770$13191 into $flatten\bus_intf.\bus_buffer.$verific$add_8638$el2_lsu_bus_buffer.sv:770$13288.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8607$el2_lsu_bus_buffer.sv:769$13270 into $flatten\bus_intf.\bus_buffer.$verific$add_8631$el2_lsu_bus_buffer.sv:769$13285.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8583$el2_lsu_bus_buffer.sv:769$13255 into $flatten\bus_intf.\bus_buffer.$verific$add_8631$el2_lsu_bus_buffer.sv:769$13285.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8559$el2_lsu_bus_buffer.sv:769$13240 into $flatten\bus_intf.\bus_buffer.$verific$add_8631$el2_lsu_bus_buffer.sv:769$13285.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8535$el2_lsu_bus_buffer.sv:769$13225 into $flatten\bus_intf.\bus_buffer.$verific$add_8631$el2_lsu_bus_buffer.sv:769$13285.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8507$el2_lsu_bus_buffer.sv:769$13206 into $flatten\bus_intf.\bus_buffer.$verific$add_8631$el2_lsu_bus_buffer.sv:769$13285.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8479$el2_lsu_bus_buffer.sv:769$13187 into $flatten\bus_intf.\bus_buffer.$verific$add_8631$el2_lsu_bus_buffer.sv:769$13285.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8596$el2_lsu_bus_buffer.sv:767$13262 into $flatten\bus_intf.\bus_buffer.$verific$add_8620$el2_lsu_bus_buffer.sv:767$13277.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8572$el2_lsu_bus_buffer.sv:767$13247 into $flatten\bus_intf.\bus_buffer.$verific$add_8620$el2_lsu_bus_buffer.sv:767$13277.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8548$el2_lsu_bus_buffer.sv:767$13232 into $flatten\bus_intf.\bus_buffer.$verific$add_8620$el2_lsu_bus_buffer.sv:767$13277.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8524$el2_lsu_bus_buffer.sv:767$13217 into $flatten\bus_intf.\bus_buffer.$verific$add_8620$el2_lsu_bus_buffer.sv:767$13277.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8494$el2_lsu_bus_buffer.sv:767$13196 into $flatten\bus_intf.\bus_buffer.$verific$add_8620$el2_lsu_bus_buffer.sv:767$13277.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8467$el2_lsu_bus_buffer.sv:767$13178 into $flatten\bus_intf.\bus_buffer.$verific$add_8620$el2_lsu_bus_buffer.sv:767$13277.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8447$el2_lsu_bus_buffer.sv:767$13167 into $flatten\bus_intf.\bus_buffer.$verific$add_8620$el2_lsu_bus_buffer.sv:767$13277.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8444$el2_lsu_bus_buffer.sv:761$13165 into $flatten\bus_intf.\bus_buffer.$verific$add_8620$el2_lsu_bus_buffer.sv:767$13277.
  merging $macc model for $flatten\bus_intf.\bus_buffer.$verific$add_8443$el2_lsu_bus_buffer.sv:760$13164 into $flatten\bus_intf.\bus_buffer.$verific$add_8620$el2_lsu_bus_buffer.sv:767$13277.
  creating $alu model for $macc $flatten\lsu_lsc_ctl.\lsadder.$verific$add_5$beh_lib.sv:458$20650.
  creating $alu model for $macc $flatten\stbuf.$verific$add_11$el2_lsu_stbuf.sv:158$17659.
  creating $alu model for $macc $flatten\lsu_lsc_ctl.$verific$add_14$el2_lsu_lsc_ctl.sv:169$16107.
  creating $alu model for $macc $flatten\stbuf.$verific$add_13$el2_lsu_stbuf.sv:159$17661.
  creating $alu model for $macc $flatten\lsu_lsc_ctl.$verific$add_16$el2_lsu_lsc_ctl.sv:170$16109.
  creating $alu model for $macc $flatten\lsu_lsc_ctl.\lsadder.$verific$add_3$beh_lib.sv:456$20647.
  creating $alu model for $macc $flatten\lsu_lsc_ctl.\lsadder.$verific$sub_7$beh_lib.sv:460$20652.
  creating $alu model for $macc $flatten\stbuf.$verific$add_9$el2_lsu_stbuf.sv:157$17657.
  creating $macc cell for $flatten\bus_intf.\bus_buffer.$verific$add_8631$el2_lsu_bus_buffer.sv:769$13285: $auto$alumacc.cc:365:replace_macc$23124
  creating $macc cell for $flatten\stbuf.$verific$add_740$el2_lsu_stbuf.sv:237$19031: $auto$alumacc.cc:365:replace_macc$23125
  creating $macc cell for $flatten\bus_intf.\bus_buffer.$verific$add_8638$el2_lsu_bus_buffer.sv:770$13288: $auto$alumacc.cc:365:replace_macc$23126
  creating $macc cell for $flatten\stbuf.$verific$add_760$el2_lsu_stbuf.sv:247$19050: $auto$alumacc.cc:365:replace_macc$23127
  creating $macc cell for $flatten\bus_intf.\bus_buffer.$verific$add_8620$el2_lsu_bus_buffer.sv:767$13277: $auto$alumacc.cc:365:replace_macc$23128
  creating $alu model for $flatten\bus_intf.\bus_buffer.$verific$LessThan_8647$el2_lsu_bus_buffer.sv:776$13295 ($le): new $alu
  creating $alu model for $flatten\stbuf.$verific$LessThan_764$el2_lsu_stbuf.sv:249$19054 ($le): new $alu
  creating $alu cell for $flatten\stbuf.$verific$LessThan_764$el2_lsu_stbuf.sv:249$19054: $auto$alumacc.cc:485:replace_alu$23131
  creating $alu cell for $flatten\bus_intf.\bus_buffer.$verific$LessThan_8647$el2_lsu_bus_buffer.sv:776$13295: $auto$alumacc.cc:485:replace_alu$23144
  creating $alu cell for $flatten\stbuf.$verific$add_9$el2_lsu_stbuf.sv:157$17657: $auto$alumacc.cc:485:replace_alu$23153
  creating $alu cell for $flatten\lsu_lsc_ctl.\lsadder.$verific$sub_7$beh_lib.sv:460$20652: $auto$alumacc.cc:485:replace_alu$23156
  creating $alu cell for $flatten\lsu_lsc_ctl.\lsadder.$verific$add_3$beh_lib.sv:456$20647: $auto$alumacc.cc:485:replace_alu$23159
  creating $alu cell for $flatten\lsu_lsc_ctl.$verific$add_16$el2_lsu_lsc_ctl.sv:170$16109: $auto$alumacc.cc:485:replace_alu$23162
  creating $alu cell for $flatten\stbuf.$verific$add_13$el2_lsu_stbuf.sv:159$17661: $auto$alumacc.cc:485:replace_alu$23165
  creating $alu cell for $flatten\lsu_lsc_ctl.$verific$add_14$el2_lsu_lsc_ctl.sv:169$16107: $auto$alumacc.cc:485:replace_alu$23168
  creating $alu cell for $flatten\stbuf.$verific$add_11$el2_lsu_stbuf.sv:158$17659: $auto$alumacc.cc:485:replace_alu$23171
  creating $alu cell for $flatten\lsu_lsc_ctl.\lsadder.$verific$add_5$beh_lib.sv:458$20650: $auto$alumacc.cc:485:replace_alu$23174
  created 10 $alu and 5 $macc cells.

yosys> opt_expr

3.54. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.

yosys> opt_merge -nomux

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~589 debug messages>

yosys> opt_reduce

3.57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.59. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.60. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 28 unused cells and 40 unused wires.
<suppressed ~29 debug messages>

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~590 debug messages>

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.67. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
MAX OPT ITERATION = 2

yosys> stat

3.70. Printing statistics.

=== el2_lsu ===

   Number of wires:               8791
   Number of wire bits:          43442
   Number of public wires:        4942
   Number of public wire bits:   25798
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5324
     $adff                         143
     $adffe                        159
     $alu                           10
     $and                         1432
     $dlatch                        47
     $eq                           354
     $logic_not                     31
     $macc                           5
     $mux                         1329
     $ne                            44
     $not                          421
     $or                           629
     $reduce_and                   163
     $reduce_bool                   46
     $reduce_or                    108
     $reduce_xor                     8
     $shl                           11
     $shr                            5
     $xnor                           1
     $xor                          378


yosys> memory -nomap

3.71. Executing MEMORY pass.

yosys> opt_mem

3.71.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.71.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.71.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.71.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.71.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.71.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..

yosys> memory_share

3.71.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.71.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.71.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..

yosys> memory_collect

3.71.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.72. Printing statistics.

=== el2_lsu ===

   Number of wires:               8791
   Number of wire bits:          43442
   Number of public wires:        4942
   Number of public wire bits:   25798
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5324
     $adff                         143
     $adffe                        159
     $alu                           10
     $and                         1432
     $dlatch                        47
     $eq                           354
     $logic_not                     31
     $macc                           5
     $mux                         1329
     $ne                            44
     $not                          421
     $or                           629
     $reduce_and                   163
     $reduce_bool                   46
     $reduce_or                    108
     $reduce_xor                     8
     $shl                           11
     $shr                            5
     $xnor                           1
     $xor                          378


yosys> muxpack

3.73. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~989 debug messages>

yosys> opt_clean

3.74. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..

yosys> pmuxtree

3.75. Executing PMUXTREE pass.

yosys> muxpack

3.76. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~989 debug messages>

yosys> memory_map

3.77. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.78. Printing statistics.

=== el2_lsu ===

   Number of wires:               8791
   Number of wire bits:          43442
   Number of public wires:        4942
   Number of public wire bits:   25798
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5324
     $adff                         143
     $adffe                        159
     $alu                           10
     $and                         1432
     $dlatch                        47
     $eq                           354
     $logic_not                     31
     $macc                           5
     $mux                         1329
     $ne                            44
     $not                          421
     $or                           629
     $reduce_and                   163
     $reduce_bool                   46
     $reduce_or                    108
     $reduce_xor                     8
     $shl                           11
     $shr                            5
     $xnor                           1
     $xor                          378


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.79. Executing TECHMAP pass (map to technology primitives).

3.79.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.79.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.79.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dlatch.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_90_alu for cells of type $alu.
Using template $paramod$566cea871029072c3d11e5c58f200438af13e9ad\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add bits { $flatten\bus_intf.\bus_buffer.$verific$n16947$6924 $flatten\bus_intf.\bus_buffer.$verific$n16993$6942 $flatten\bus_intf.\bus_buffer.$verific$n17047$6955 $flatten\bus_intf.\bus_buffer.$verific$n17106$6963 $flatten\bus_intf.\bus_buffer.$verific$n17166$6970 $flatten\bus_intf.\bus_buffer.$verific$n17226$6977 $flatten\bus_intf.\bus_buffer.$verific$n17286$6984 $flatten\bus_intf.\bus_buffer.$verific$n16910$6911 } (8 bits)
  packed 3 (3) bits / 3 words into adder tree
  add $flatten\bus_intf.\bus_buffer.$verific$n16858$7864 (4 bits, unsigned)
  add $flatten\bus_intf.\bus_buffer.$verific$n16863$7865 (4 bits, unsigned)
  add bits { \bus_intf.bus_buffer.ibuf_valid_ff.genblk1.dffsc.dout $flatten\bus_intf.\bus_buffer.$verific$n16$5531 $flatten\bus_intf.\bus_buffer.$verific$n28$5534 $flatten\bus_intf.\bus_buffer.$verific$n40$5537 $flatten\bus_intf.\bus_buffer.$verific$n52$5540 $flatten\bus_intf.\bus_buffer.$verific$n64$5543 $flatten\bus_intf.\bus_buffer.$verific$n76$5546 $flatten\bus_intf.\bus_buffer.$verific$n88$5549 $flatten\bus_intf.\bus_buffer.$verific$n100$5552 } (9 bits)
  packed 5 (5) bits / 5 words into adder tree
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:851b7c56762afae84c7447c29aa99b7a82f8686c$paramod$ab9801f02ff0313664b279423188a6a2216a91f4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:7e7b0a15aaca16161841ffdeb0270bfb1257cf5d$paramod$640153b3f54eea4944e561520acd295aeb1e03d2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
  add bits { $flatten\bus_intf.\bus_buffer.$verific$n16937$6920 $flatten\bus_intf.\bus_buffer.$verific$n16981$6937 $flatten\bus_intf.\bus_buffer.$verific$n17032$6953 $flatten\bus_intf.\bus_buffer.$verific$n17090$6962 $flatten\bus_intf.\bus_buffer.$verific$n17150$6969 $flatten\bus_intf.\bus_buffer.$verific$n17210$6976 $flatten\bus_intf.\bus_buffer.$verific$n17270$6983 $flatten\bus_intf.\bus_buffer.$verific$n16904$6909 } (8 bits)
  packed 3 (3) bits / 3 words into adder tree
Using extmapper simplemap for cells of type $xnor.
Using template $paramod$be80489e44a49c29884f59fd81c31ed03229cfc1\_80_rs_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$constmap:ed2465e76a9575175466ab3d0c768393e8d1f07e$paramod$a38ca63589d5073c040497f4afd2c2746e4720be\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$466c1ff2c677f9c08ccf46d9467344bbd175f515\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$constmap:bd02ce7524b3b6b45e83ba3bad7c5adf60ec2a53$paramod$d45a745761a8cee5fd89c8b85b79c07cde203344\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:ea573bc557eff14edab4c975702d51dbd440ee68$paramod$f9a0d366388e80e0b95060d97540a9cbe6df9ec6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:34cffb8a56ca72c85740b3d2e0decb9ba4466af6$paramod$8adf3a58680218fb6a23e758b618fb2d0a9745b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$constmap:5752f920eacfd99d2d6170a6f584a4ddadff1f44$paramod$adfef99575a71f7ada2f01392f71908f6eab98b6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
  add \stbuf.stbuf_numvld_any (4 bits, unsigned)
  add \stbuf.stbuf_specvld_r (2 bits, unsigned)
  add \stbuf.stbuf_specvld_m (2 bits, unsigned)
  add bits { \stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_vldff.genblk1.dffsc.dout \stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_vldff.genblk1.dffsc.dout \stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_vldff.genblk1.dffsc.dout \stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_vldff.genblk1.dffsc.dout \stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_vldff.genblk1.dffsc.dout \stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_vldff.genblk1.dffsc.dout \stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_vldff.genblk1.dffsc.dout \stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_vldff.genblk1.dffsc.dout } (8 bits)
  packed 3 (3) bits / 3 words into adder tree
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
No more expansions possible.
<suppressed ~11053 debug messages>

yosys> stat

3.80. Printing statistics.

=== el2_lsu ===

   Number of wires:              12571
   Number of wire bits:         105127
   Number of public wires:        4942
   Number of public wire bits:   25798
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              32900
     $_AND_                       8464
     $_DFFE_PN0P_                  488
     $_DFF_PN0_                   1604
     $_DLATCH_N_                    47
     $_MUX_                      10372
     $_NOT_                       1117
     $_OR_                        6784
     $_XOR_                       3992
     adder_carry                    32


yosys> opt_expr

3.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
<suppressed ~2292 debug messages>

yosys> opt_merge -nomux

3.82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
<suppressed ~10872 debug messages>
Removed a total of 3624 cells.

yosys> opt_muxtree

3.83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_share

3.86. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31857 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32432
        $auto$simplemap.cc:86:simplemap_bitop$32436

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31856 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32431
        $auto$simplemap.cc:86:simplemap_bitop$32435

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31855 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32430
        $auto$simplemap.cc:86:simplemap_bitop$32434

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31773 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32440
        $auto$simplemap.cc:86:simplemap_bitop$32444

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31772 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32439
        $auto$simplemap.cc:86:simplemap_bitop$32443

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31771 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32438
        $auto$simplemap.cc:86:simplemap_bitop$32442

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31689 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32448
        $auto$simplemap.cc:86:simplemap_bitop$32452

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31688 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32447
        $auto$simplemap.cc:86:simplemap_bitop$32451

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31687 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32446
        $auto$simplemap.cc:86:simplemap_bitop$32450

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31605 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32456
        $auto$simplemap.cc:86:simplemap_bitop$32460

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31604 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32455
        $auto$simplemap.cc:86:simplemap_bitop$32459

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31603 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32454
        $auto$simplemap.cc:86:simplemap_bitop$32458

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31521 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32464
        $auto$simplemap.cc:86:simplemap_bitop$32468

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31520 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32463
        $auto$simplemap.cc:86:simplemap_bitop$32467

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31519 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32462
        $auto$simplemap.cc:86:simplemap_bitop$32466

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31437 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32472
        $auto$simplemap.cc:86:simplemap_bitop$32476

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31436 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32471
        $auto$simplemap.cc:86:simplemap_bitop$32475

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31435 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32470
        $auto$simplemap.cc:86:simplemap_bitop$32474

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31353 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32480
        $auto$simplemap.cc:86:simplemap_bitop$32484

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31352 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32479
        $auto$simplemap.cc:86:simplemap_bitop$32483

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31351 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32478
        $auto$simplemap.cc:86:simplemap_bitop$32482

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31269 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32488
        $auto$simplemap.cc:86:simplemap_bitop$32492

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31268 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32487
        $auto$simplemap.cc:86:simplemap_bitop$32491

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31267 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32486
        $auto$simplemap.cc:86:simplemap_bitop$32490

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31270 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32489
        $auto$simplemap.cc:86:simplemap_bitop$32493

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31354 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32481
        $auto$simplemap.cc:86:simplemap_bitop$32485

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31438 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32473
        $auto$simplemap.cc:86:simplemap_bitop$32477

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31522 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32465
        $auto$simplemap.cc:86:simplemap_bitop$32469

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31606 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32457
        $auto$simplemap.cc:86:simplemap_bitop$32461

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31690 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32449
        $auto$simplemap.cc:86:simplemap_bitop$32453

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31774 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32441
        $auto$simplemap.cc:86:simplemap_bitop$32445

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$31858 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$32433
        $auto$simplemap.cc:86:simplemap_bitop$32437


yosys> opt_dff -nosdff -nodffe

3.87. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 370 unused cells and 2997 unused wires.
<suppressed ~449 debug messages>

yosys> opt_expr

3.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
<suppressed ~40 debug messages>

yosys> opt_muxtree

3.90. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

yosys> opt_reduce

3.91. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.92. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_share

3.93. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.94. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.95. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
<suppressed ~1560 debug messages>

yosys> techmap -map +/techmap.v

3.98. Executing TECHMAP pass (map to technology primitives).

3.98.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.98.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~103 debug messages>

yosys> opt_expr

3.99. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.

yosys> opt_merge -nomux

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.104. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
MAX OPT ITERATION = 1

yosys> abc -dff

3.107. Executing ABC pass (technology mapping using ABC).

3.107.1. Summary of detected clock domains:
  316 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  386 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  48 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[0].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  324 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[0].buf_state_ff.en, arst=!\rst_l, srst={ }
  219 cells in clk=\bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  199 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  372 cells in clk=\bus_intf.bus_buffer.genblk10[1].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  20 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[1].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  293 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[1].buf_state_ff.en, arst=!\rst_l, srst={ }
  444 cells in clk=\bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  175 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  436 cells in clk=\bus_intf.bus_buffer.genblk10[2].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  40 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[2].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  317 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[2].buf_state_ff.en, arst=!\rst_l, srst={ }
  219 cells in clk=\bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  245 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  372 cells in clk=\bus_intf.bus_buffer.genblk10[3].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  20 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[3].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  299 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[3].buf_state_ff.en, arst=!\rst_l, srst={ }
  316 cells in clk=\bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  168 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  436 cells in clk=\bus_intf.bus_buffer.genblk10[4].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  32 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[4].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  313 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[4].buf_state_ff.en, arst=!\rst_l, srst={ }
  219 cells in clk=\bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  187 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  377 cells in clk=\bus_intf.bus_buffer.genblk10[5].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  20 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[5].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  294 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[5].buf_state_ff.en, arst=!\rst_l, srst={ }
  387 cells in clk=\bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  161 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  438 cells in clk=\bus_intf.bus_buffer.genblk10[6].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  24 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[6].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  305 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[6].buf_state_ff.en, arst=!\rst_l, srst={ }
  219 cells in clk=\bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  192 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  444 cells in clk=\bus_intf.bus_buffer.genblk10[7].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  29 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[7].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  1241 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en={ }, arst=!\rst_l, srst={ }
  303 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[7].buf_state_ff.en, arst=!\rst_l, srst={ }
  416 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=\bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  640 cells in clk=\bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  95 cells in clk=\bus_intf.bus_buffer.ibuf_byteenff.genblock.dffs.clk, en=\bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  885 cells in clk=\bus_intf.bus_buffer.obuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  86 cells in clk=\bus_intf.bus_buffer.ibuf_timerff.clk, en=\bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  17 cells in clk=\bus_intf.bus_buffer.ibuf_timerff.clk, en=\bus_intf.bus_buffer.obuf_rdrsp_pend_ff.en, arst=!\rst_l, srst={ }
  16 cells in clk=\bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, en=$flatten\bus_intf.\bus_buffer.$verific$n4219$5774, arst=!\rst_l, srst={ }
  35 cells in clk=\bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, en={ }, arst=!\rst_l, srst={ }
  16 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22641, arst=!\rst_l, srst={ }
  48 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22852, arst=!\rst_l, srst={ }
  45 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22859, arst=!\rst_l, srst={ }
  45 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22866, arst=!\rst_l, srst={ }
  48 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22656, arst=!\rst_l, srst={ }
  45 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22663, arst=!\rst_l, srst={ }
  45 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22670, arst=!\rst_l, srst={ }
  40 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22684, arst=!\rst_l, srst={ }
  37 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22691, arst=!\rst_l, srst={ }
  37 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22698, arst=!\rst_l, srst={ }
  48 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22712, arst=!\rst_l, srst={ }
  45 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22719, arst=!\rst_l, srst={ }
  45 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22726, arst=!\rst_l, srst={ }
  40 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22740, arst=!\rst_l, srst={ }
  37 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22747, arst=!\rst_l, srst={ }
  37 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22754, arst=!\rst_l, srst={ }
  48 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22768, arst=!\rst_l, srst={ }
  45 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22775, arst=!\rst_l, srst={ }
  40 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22838, arst=!\rst_l, srst={ }
  55 cells in clk=\active_clk, en={ }, arst=!\rst_l, srst={ }
  948 cells in clk=\dccm_ctl.L2U_Plus1_1.stbuf_fwddata_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  154 cells in clk=\dccm_ctl.L2U_Plus1_1.picm_rddata_rff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  325 cells in clk=\dccm_ctl.L2U_Plus1_1.dccm_rdata_hi_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  354 cells in clk=\dccm_ctl.L2U_Plus1_1.dccm_data_ecc_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  139 cells in clk=\dccm_ctl.L2U1_Plus1_1.store_data_rff.clk, en={ }, arst=!\rst_l, srst={ }
  131 cells in clk=\dccm_ctl.L2U1_Plus1_1.dccm_wrdata_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  45 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22782, arst=!\rst_l, srst={ }
  469 cells in clk=\dccm_ctl.Gen_dccm_enable.ld_sec_addr_hi_rff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  326 cells in clk=\lsu_lsc_ctl.sdmff.clk, en={ }, arst=!\rst_l, srst={ }
  32 cells in clk=\lsu_lsc_ctl.end_addr_hi_rff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  200 cells in clk=\lsu_lsc_ctl.end_addr_hi_mff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  870 cells in clk=\lsu_lsc_ctl.bus_read_data_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  119 cells in clk=\dccm_ctl.Gen_dccm_enable.dccm_rden_mff.clk, en={ }, arst=!\rst_l, srst={ }
  2576 cells in clk=\dma_mem_tag_mff.clk, en={ }, arst=!\rst_l, srst={ }
  1068 cells in clk=\bus_intf.is_sideeffects_rff.clk, en={ }, arst=!\rst_l, srst={ }
  48 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22796, arst=!\rst_l, srst={ }
  39 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en=\stbuf.WrPtrff.en, arst=!\rst_l, srst={ }
  233 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en=\stbuf.RdPtrff.en, arst=!\rst_l, srst={ }
  45 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22649, arst=!\rst_l, srst={ }
  44 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22677, arst=!\rst_l, srst={ }
  42 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22705, arst=!\rst_l, srst={ }
  42 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22733, arst=!\rst_l, srst={ }
  42 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  43 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22761, arst=!\rst_l, srst={ }
  42 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  62 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22789, arst=!\rst_l, srst={ }
  42 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  37 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22817, arst=!\rst_l, srst={ }
  42 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  75 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22845, arst=!\rst_l, srst={ }
  42 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1695 cells in clk=\bus_intf.bus_buffer.ibuf_timerff.clk, en={ }, arst=!\rst_l, srst={ }
  429 cells in clk=\bus_intf.bus_buffer.obuf_byteenff.genblock.dffs.genblock.dffs.clk, en=\bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  418 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en={ }, arst=!\rst_l, srst={ }
  42 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1140 cells in clk=\bus_intf.bus_buffer.lsu_WrPtr0_rff.clk, en={ }, arst=!\rst_l, srst={ }
  37 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22803, arst=!\rst_l, srst={ }
  69 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22824, arst=!\rst_l, srst={ }
  43 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22810, arst=!\rst_l, srst={ }
  77 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$auto$opt_dff.cc:219:make_patterns_logic$22831, arst=!\rst_l, srst={ }

3.107.2. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 315 gates and 604 wires to a netlist network with 289 inputs and 219 outputs.

3.107.2.1. Executing ABC.

3.107.3. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 385 gates and 544 wires to a netlist network with 158 inputs and 199 outputs.

3.107.3.1. Executing ABC.

3.107.4. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[0].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 48 gates and 74 wires to a netlist network with 25 inputs and 38 outputs.

3.107.4.1. Executing ABC.

3.107.5. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[0].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 324 gates and 493 wires to a netlist network with 167 inputs and 88 outputs.

3.107.5.1. Executing ABC.

3.107.6. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 218 gates and 471 wires to a netlist network with 253 inputs and 154 outputs.

3.107.6.1. Executing ABC.

3.107.7. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 199 gates and 378 wires to a netlist network with 178 inputs and 48 outputs.

3.107.7.1. Executing ABC.

3.107.8. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[1].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 371 gates and 553 wires to a netlist network with 181 inputs and 161 outputs.

3.107.8.1. Executing ABC.

3.107.9. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[1].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 20 gates and 35 wires to a netlist network with 14 inputs and 10 outputs.

3.107.9.1. Executing ABC.

3.107.10. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[1].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 293 gates and 448 wires to a netlist network with 153 inputs and 59 outputs.

3.107.10.1. Executing ABC.

3.107.11. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 443 gates and 864 wires to a netlist network with 421 inputs and 219 outputs.

3.107.11.1. Executing ABC.

3.107.12. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 175 gates and 334 wires to a netlist network with 158 inputs and 44 outputs.

3.107.12.1. Executing ABC.

3.107.13. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[2].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 435 gates and 651 wires to a netlist network with 215 inputs and 193 outputs.

3.107.13.1. Executing ABC.

3.107.14. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[2].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 40 gates and 64 wires to a netlist network with 23 inputs and 30 outputs.

3.107.14.1. Executing ABC.

3.107.15. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[2].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 317 gates and 483 wires to a netlist network with 164 inputs and 81 outputs.

3.107.15.1. Executing ABC.

3.107.16. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 218 gates and 471 wires to a netlist network with 253 inputs and 154 outputs.

3.107.16.1. Executing ABC.

3.107.17. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 245 gates and 443 wires to a netlist network with 197 inputs and 66 outputs.

3.107.17.1. Executing ABC.

3.107.18. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[3].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 371 gates and 553 wires to a netlist network with 181 inputs and 161 outputs.

3.107.18.1. Executing ABC.

3.107.19. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[3].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 20 gates and 35 wires to a netlist network with 14 inputs and 10 outputs.

3.107.19.1. Executing ABC.

3.107.20. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[3].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 299 gates and 454 wires to a netlist network with 153 inputs and 64 outputs.

3.107.20.1. Executing ABC.

3.107.21. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 315 gates and 604 wires to a netlist network with 289 inputs and 219 outputs.

3.107.21.1. Executing ABC.

3.107.22. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 168 gates and 320 wires to a netlist network with 151 inputs and 44 outputs.

3.107.22.1. Executing ABC.

3.107.23. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[4].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 435 gates and 651 wires to a netlist network with 215 inputs and 193 outputs.

3.107.23.1. Executing ABC.

3.107.24. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[4].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 32 gates and 54 wires to a netlist network with 21 inputs and 22 outputs.

3.107.24.1. Executing ABC.

3.107.25. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[4].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 313 gates and 475 wires to a netlist network with 160 inputs and 76 outputs.

3.107.25.1. Executing ABC.

3.107.26. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 218 gates and 471 wires to a netlist network with 253 inputs and 154 outputs.

3.107.26.1. Executing ABC.

3.107.27. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 187 gates and 354 wires to a netlist network with 166 inputs and 50 outputs.

3.107.27.1. Executing ABC.

3.107.28. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[5].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 376 gates and 561 wires to a netlist network with 184 inputs and 164 outputs.

3.107.28.1. Executing ABC.

3.107.29. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[5].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 20 gates and 35 wires to a netlist network with 14 inputs and 10 outputs.

3.107.29.1. Executing ABC.

3.107.30. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[5].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 294 gates and 447 wires to a netlist network with 151 inputs and 59 outputs.

3.107.30.1. Executing ABC.

3.107.31. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 386 gates and 747 wires to a netlist network with 361 inputs and 224 outputs.

3.107.31.1. Executing ABC.

3.107.32. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 161 gates and 306 wires to a netlist network with 144 inputs and 44 outputs.

3.107.32.1. Executing ABC.

3.107.33. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[6].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 437 gates and 655 wires to a netlist network with 217 inputs and 194 outputs.

3.107.33.1. Executing ABC.

3.107.34. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[6].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 24 gates and 44 wires to a netlist network with 19 inputs and 14 outputs.

3.107.34.1. Executing ABC.

3.107.35. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[6].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 305 gates and 464 wires to a netlist network with 157 inputs and 69 outputs.

3.107.35.1. Executing ABC.

3.107.36. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 218 gates and 471 wires to a netlist network with 253 inputs and 154 outputs.

3.107.36.1. Executing ABC.

3.107.37. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 192 gates and 364 wires to a netlist network with 171 inputs and 56 outputs.

3.107.37.1. Executing ABC.

3.107.38. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[7].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 443 gates and 633 wires to a netlist network with 189 inputs and 161 outputs.

3.107.38.1. Executing ABC.

3.107.39. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[7].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 29 gates and 53 wires to a netlist network with 23 inputs and 12 outputs.

3.107.39.1. Executing ABC.

3.107.40. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, asynchronously reset by !\rst_l
Extracted 1240 gates and 1435 wires to a netlist network with 195 inputs and 219 outputs.

3.107.40.1. Executing ABC.

3.107.41. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[7].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 303 gates and 458 wires to a netlist network with 153 inputs and 65 outputs.

3.107.41.1. Executing ABC.

3.107.42. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by \bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 416 gates and 748 wires to a netlist network with 331 inputs and 131 outputs.

3.107.42.1. Executing ABC.

3.107.43. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 639 gates and 823 wires to a netlist network with 183 inputs and 502 outputs.

3.107.43.1. Executing ABC.

3.107.44. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.ibuf_byteenff.genblock.dffs.clk, enabled by \bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 94 gates and 160 wires to a netlist network with 65 inputs and 44 outputs.

3.107.44.1. Executing ABC.

3.107.45. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.obuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 884 gates and 1378 wires to a netlist network with 493 inputs and 159 outputs.

3.107.45.1. Executing ABC.

3.107.46. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.ibuf_timerff.clk, enabled by \bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 86 gates and 156 wires to a netlist network with 70 inputs and 29 outputs.

3.107.46.1. Executing ABC.

3.107.47. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.ibuf_timerff.clk, enabled by \bus_intf.bus_buffer.obuf_rdrsp_pend_ff.en, asynchronously reset by !\rst_l
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 4 outputs.

3.107.47.1. Executing ABC.

3.107.48. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, enabled by $flatten\bus_intf.\bus_buffer.$verific$n4219$5774, asynchronously reset by !\rst_l
Extracted 16 gates and 31 wires to a netlist network with 15 inputs and 11 outputs.

3.107.48.1. Executing ABC.

3.107.49. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, asynchronously reset by !\rst_l
Extracted 34 gates and 55 wires to a netlist network with 21 inputs and 18 outputs.

3.107.49.1. Executing ABC.

3.107.50. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22641, asynchronously reset by !\rst_l
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 11 outputs.

3.107.50.1. Executing ABC.

3.107.51. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22852, asynchronously reset by !\rst_l
Extracted 47 gates and 80 wires to a netlist network with 33 inputs and 27 outputs.

3.107.51.1. Executing ABC.

3.107.52. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22859, asynchronously reset by !\rst_l
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 25 outputs.

3.107.52.1. Executing ABC.

3.107.53. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22866, asynchronously reset by !\rst_l
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 25 outputs.

3.107.53.1. Executing ABC.

3.107.54. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22656, asynchronously reset by !\rst_l
Extracted 47 gates and 80 wires to a netlist network with 33 inputs and 27 outputs.

3.107.54.1. Executing ABC.

3.107.55. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22663, asynchronously reset by !\rst_l
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 25 outputs.

3.107.55.1. Executing ABC.

3.107.56. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22670, asynchronously reset by !\rst_l
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 25 outputs.

3.107.56.1. Executing ABC.

3.107.57. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22684, asynchronously reset by !\rst_l
Extracted 39 gates and 63 wires to a netlist network with 24 inputs and 27 outputs.

3.107.57.1. Executing ABC.

3.107.58. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22691, asynchronously reset by !\rst_l
Extracted 37 gates and 60 wires to a netlist network with 23 inputs and 25 outputs.

3.107.58.1. Executing ABC.

3.107.59. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22698, asynchronously reset by !\rst_l
Extracted 37 gates and 60 wires to a netlist network with 23 inputs and 25 outputs.

3.107.59.1. Executing ABC.

3.107.60. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22712, asynchronously reset by !\rst_l
Extracted 47 gates and 80 wires to a netlist network with 33 inputs and 27 outputs.

3.107.60.1. Executing ABC.

3.107.61. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22719, asynchronously reset by !\rst_l
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 25 outputs.

3.107.61.1. Executing ABC.

3.107.62. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22726, asynchronously reset by !\rst_l
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 25 outputs.

3.107.62.1. Executing ABC.

3.107.63. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22740, asynchronously reset by !\rst_l
Extracted 39 gates and 63 wires to a netlist network with 24 inputs and 27 outputs.

3.107.63.1. Executing ABC.

3.107.64. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22747, asynchronously reset by !\rst_l
Extracted 37 gates and 60 wires to a netlist network with 23 inputs and 25 outputs.

3.107.64.1. Executing ABC.

3.107.65. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22754, asynchronously reset by !\rst_l
Extracted 37 gates and 60 wires to a netlist network with 23 inputs and 25 outputs.

3.107.65.1. Executing ABC.

3.107.66. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22768, asynchronously reset by !\rst_l
Extracted 47 gates and 80 wires to a netlist network with 33 inputs and 27 outputs.

3.107.66.1. Executing ABC.

3.107.67. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22775, asynchronously reset by !\rst_l
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 25 outputs.

3.107.67.1. Executing ABC.

3.107.68. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22838, asynchronously reset by !\rst_l
Extracted 39 gates and 63 wires to a netlist network with 24 inputs and 27 outputs.

3.107.68.1. Executing ABC.

3.107.69. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, asynchronously reset by !\rst_l
Extracted 55 gates and 84 wires to a netlist network with 29 inputs and 15 outputs.

3.107.69.1. Executing ABC.

3.107.70. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \dccm_ctl.L2U_Plus1_1.stbuf_fwddata_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 947 gates and 1743 wires to a netlist network with 796 inputs and 122 outputs.

3.107.70.1. Executing ABC.

3.107.71. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \dccm_ctl.L2U_Plus1_1.picm_rddata_rff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 153 gates and 308 wires to a netlist network with 155 inputs and 121 outputs.

3.107.71.1. Executing ABC.

3.107.72. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \dccm_ctl.L2U_Plus1_1.dccm_rdata_hi_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 324 gates and 368 wires to a netlist network with 44 inputs and 77 outputs.

3.107.72.1. Executing ABC.

3.107.73. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \dccm_ctl.L2U_Plus1_1.dccm_data_ecc_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 353 gates and 403 wires to a netlist network with 50 inputs and 96 outputs.

3.107.73.1. Executing ABC.

3.107.74. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \dccm_ctl.L2U1_Plus1_1.store_data_rff.clk, asynchronously reset by !\rst_l
Extracted 138 gates and 209 wires to a netlist network with 70 inputs and 106 outputs.

3.107.74.1. Executing ABC.

3.107.75. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \dccm_ctl.L2U1_Plus1_1.dccm_wrdata_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 130 gates and 265 wires to a netlist network with 135 inputs and 98 outputs.

3.107.75.1. Executing ABC.

3.107.76. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22782, asynchronously reset by !\rst_l
Extracted 45 gates and 77 wires to a netlist network with 32 inputs and 25 outputs.

3.107.76.1. Executing ABC.

3.107.77. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \dccm_ctl.Gen_dccm_enable.ld_sec_addr_hi_rff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 468 gates and 709 wires to a netlist network with 240 inputs and 306 outputs.

3.107.77.1. Executing ABC.

3.107.78. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \lsu_lsc_ctl.sdmff.clk, asynchronously reset by !\rst_l
Extracted 325 gates and 466 wires to a netlist network with 141 inputs and 99 outputs.

3.107.78.1. Executing ABC.

3.107.79. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \lsu_lsc_ctl.end_addr_hi_rff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 31 outputs.

3.107.79.1. Executing ABC.

3.107.80. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \lsu_lsc_ctl.end_addr_hi_mff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 171 gates and 312 wires to a netlist network with 141 inputs and 96 outputs.

3.107.80.1. Executing ABC.

3.107.81. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \lsu_lsc_ctl.bus_read_data_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 869 gates and 1518 wires to a netlist network with 648 inputs and 72 outputs.

3.107.81.1. Executing ABC.

3.107.82. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \dccm_ctl.Gen_dccm_enable.dccm_rden_mff.clk, asynchronously reset by !\rst_l
Extracted 118 gates and 218 wires to a netlist network with 99 inputs and 40 outputs.

3.107.82.1. Executing ABC.

3.107.83. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \dma_mem_tag_mff.clk, asynchronously reset by !\rst_l
Extracted 2571 gates and 3216 wires to a netlist network with 643 inputs and 428 outputs.

3.107.83.1. Executing ABC.

3.107.84. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.is_sideeffects_rff.clk, asynchronously reset by !\rst_l
Extracted 1067 gates and 1773 wires to a netlist network with 705 inputs and 761 outputs.

3.107.84.1. Executing ABC.

3.107.85. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22796, asynchronously reset by !\rst_l
Extracted 47 gates and 80 wires to a netlist network with 33 inputs and 27 outputs.

3.107.85.1. Executing ABC.

3.107.86. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, enabled by \stbuf.WrPtrff.en, asynchronously reset by !\rst_l
Extracted 39 gates and 62 wires to a netlist network with 23 inputs and 15 outputs.

3.107.86.1. Executing ABC.

3.107.87. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, enabled by \stbuf.RdPtrff.en, asynchronously reset by !\rst_l
Extracted 233 gates and 530 wires to a netlist network with 297 inputs and 95 outputs.

3.107.87.1. Executing ABC.

3.107.88. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22649, asynchronously reset by !\rst_l
Extracted 45 gates and 75 wires to a netlist network with 30 inputs and 29 outputs.

3.107.88.1. Executing ABC.

3.107.89. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22677, asynchronously reset by !\rst_l
Extracted 44 gates and 73 wires to a netlist network with 29 inputs and 28 outputs.

3.107.89.1. Executing ABC.

3.107.90. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 42 gates and 84 wires to a netlist network with 42 inputs and 42 outputs.

3.107.90.1. Executing ABC.

3.107.91. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22705, asynchronously reset by !\rst_l
Extracted 44 gates and 73 wires to a netlist network with 29 inputs and 28 outputs.

3.107.91.1. Executing ABC.

3.107.92. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 42 gates and 84 wires to a netlist network with 42 inputs and 42 outputs.

3.107.92.1. Executing ABC.

3.107.93. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22733, asynchronously reset by !\rst_l
Extracted 44 gates and 73 wires to a netlist network with 29 inputs and 28 outputs.

3.107.93.1. Executing ABC.

3.107.94. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 42 gates and 84 wires to a netlist network with 42 inputs and 42 outputs.

3.107.94.1. Executing ABC.

3.107.95. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22761, asynchronously reset by !\rst_l
Extracted 43 gates and 71 wires to a netlist network with 28 inputs and 28 outputs.

3.107.95.1. Executing ABC.

3.107.96. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 42 gates and 84 wires to a netlist network with 42 inputs and 42 outputs.

3.107.96.1. Executing ABC.

3.107.97. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22789, asynchronously reset by !\rst_l
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 42 outputs.

3.107.97.1. Executing ABC.

3.107.98. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 42 gates and 84 wires to a netlist network with 42 inputs and 42 outputs.

3.107.98.1. Executing ABC.

3.107.99. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22817, asynchronously reset by !\rst_l
Extracted 37 gates and 60 wires to a netlist network with 23 inputs and 25 outputs.

3.107.99.1. Executing ABC.

3.107.100. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 42 gates and 84 wires to a netlist network with 42 inputs and 42 outputs.

3.107.100.1. Executing ABC.

3.107.101. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22845, asynchronously reset by !\rst_l
Extracted 75 gates and 131 wires to a netlist network with 56 inputs and 44 outputs.

3.107.101.1. Executing ABC.

3.107.102. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 42 gates and 84 wires to a netlist network with 42 inputs and 42 outputs.

3.107.102.1. Executing ABC.

3.107.103. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.ibuf_timerff.clk, asynchronously reset by !\rst_l
Extracted 1694 gates and 2927 wires to a netlist network with 1233 inputs and 319 outputs.

3.107.103.1. Executing ABC.

3.107.104. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.obuf_byteenff.genblock.dffs.genblock.dffs.clk, enabled by \bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 428 gates and 688 wires to a netlist network with 258 inputs and 55 outputs.

3.107.104.1. Executing ABC.

3.107.105. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, asynchronously reset by !\rst_l
Extracted 418 gates and 512 wires to a netlist network with 93 inputs and 127 outputs.

3.107.105.1. Executing ABC.

3.107.106. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 42 gates and 84 wires to a netlist network with 42 inputs and 42 outputs.

3.107.106.1. Executing ABC.

3.107.107. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \bus_intf.bus_buffer.lsu_WrPtr0_rff.clk, asynchronously reset by !\rst_l
Extracted 1139 gates and 1656 wires to a netlist network with 515 inputs and 281 outputs.

3.107.107.1. Executing ABC.

3.107.108. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22803, asynchronously reset by !\rst_l
Extracted 37 gates and 60 wires to a netlist network with 23 inputs and 25 outputs.

3.107.108.1. Executing ABC.

3.107.109. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22824, asynchronously reset by !\rst_l
Extracted 69 gates and 120 wires to a netlist network with 51 inputs and 41 outputs.

3.107.109.1. Executing ABC.

3.107.110. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22810, asynchronously reset by !\rst_l
Extracted 43 gates and 71 wires to a netlist network with 28 inputs and 28 outputs.

3.107.110.1. Executing ABC.

3.107.111. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$22831, asynchronously reset by !\rst_l
Extracted 77 gates and 134 wires to a netlist network with 57 inputs and 46 outputs.

3.107.111.1. Executing ABC.

yosys> abc -dff

3.108. Executing ABC pass (technology mapping using ABC).

3.108.1. Summary of detected clock domains:
  141 cells in clk=\dccm_ctl.Gen_dccm_enable.dccm_rden_mff.clk, en={ }, arst=!\rst_l, srst={ }
  209 cells in clk=\lsu_lsc_ctl.end_addr_hi_mff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  426 cells in clk=\lsu_lsc_ctl.sdmff.clk, en={ }, arst=!\rst_l, srst={ }
  41 cells in clk=$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$81695$auto$opt_dff.cc:219:make_patterns_logic$22782, arst=!\rst_l, srst={ }
  12 cells in clk=\bus_intf.bus_buffer.ibuf_timerff.clk, en=$abc$78668$bus_intf.bus_buffer.obuf_rdrsp_pend_ff.en, arst=!\rst_l, srst={ }
  89 cells in clk=\bus_intf.bus_buffer.ibuf_timerff.clk, en=$abc$90819$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  45 cells in clk=$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$78796$auto$opt_dff.cc:219:make_patterns_logic$22859, arst=!\rst_l, srst={ }
  39 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$78751$auto$opt_dff.cc:219:make_patterns_logic$22852, arst=!\rst_l, srst={ }
  10 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en=$abc$78735$auto$opt_dff.cc:219:make_patterns_logic$22641, arst=!\rst_l, srst={ }
  40 cells in clk=$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$78976$auto$opt_dff.cc:219:make_patterns_logic$22670, arst=!\rst_l, srst={ }
  259 cells in clk=\dccm_ctl.L2U_Plus1_1.dccm_data_ecc_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$78931$auto$opt_dff.cc:219:make_patterns_logic$22663, arst=!\rst_l, srst={ }
  39 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$78886$auto$opt_dff.cc:219:make_patterns_logic$22656, arst=!\rst_l, srst={ }
  163 cells in clk=\dccm_ctl.L2U1_Plus1_1.store_data_rff.clk, en={ }, arst=!\rst_l, srst={ }
  1027 cells in clk=\lsu_lsc_ctl.bus_read_data_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  58 cells in clk=\lsu_lsc_ctl.end_addr_hi_rff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  107 cells in clk=$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$79111$auto$opt_dff.cc:219:make_patterns_logic$22698, arst=!\rst_l, srst={ }
  372 cells in clk=$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en=$abc$87513$stbuf.RdPtrff.en, arst=!\rst_l, srst={ }
  71 cells in clk=$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$87987$auto$opt_dff.cc:219:make_patterns_logic$22649, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$93026$auto$opt_dff.cc:219:make_patterns_logic$22810, arst=!\rst_l, srst={ }
  41 cells in clk=$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$92949$auto$opt_dff.cc:219:make_patterns_logic$22824, arst=!\rst_l, srst={ }
  47 cells in clk=$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$92904$auto$opt_dff.cc:219:make_patterns_logic$22803, arst=!\rst_l, srst={ }
  267 cells in clk=$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$88808$auto$opt_dff.cc:219:make_patterns_logic$22845, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$88688$auto$opt_dff.cc:219:make_patterns_logic$22817, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$88543$auto$opt_dff.cc:219:make_patterns_logic$22789, arst=!\rst_l, srst={ }
  40 cells in clk=$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$88417$auto$opt_dff.cc:219:make_patterns_logic$22761, arst=!\rst_l, srst={ }
  680 cells in clk=\bus_intf.bus_buffer.obuf_byteenff.genblock.dffs.genblock.dffs.clk, en=$abc$90819$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$88291$auto$opt_dff.cc:219:make_patterns_logic$22733, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$88039$auto$opt_dff.cc:219:make_patterns_logic$22677, arst=!\rst_l, srst={ }
  63 cells in clk=$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$88165$auto$opt_dff.cc:219:make_patterns_logic$22705, arst=!\rst_l, srst={ }
  83 cells in clk=$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  814 cells in clk=\dccm_ctl.Gen_dccm_enable.ld_sec_addr_hi_rff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  241 cells in clk=\bus_intf.bus_buffer.ibuf_byteenff.genblock.dffs.clk, en=$abc$77479$bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  952 cells in clk=\bus_intf.bus_buffer.ibuf_timerff.clk, en={ }, arst=!\rst_l, srst={ }
  82 cells in clk=$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$78841$auto$opt_dff.cc:219:make_patterns_logic$22866, arst=!\rst_l, srst={ }
  83 cells in clk=$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1105 cells in clk=\bus_intf.bus_buffer.obuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en=$abc$87476$stbuf.WrPtrff.en, arst=!\rst_l, srst={ }
  101 cells in clk=$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  85 cells in clk=$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  88 cells in clk=$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  55 cells in clk=\dccm_ctl.L2U1_Plus1_1.dccm_wrdata_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  88 cells in clk=$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  100 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$87431$auto$opt_dff.cc:219:make_patterns_logic$22796, arst=!\rst_l, srst={ }
  649 cells in clk=\bus_intf.bus_buffer.lsu_WrPtr0_rff.clk, en={ }, arst=!\rst_l, srst={ }
  85 cells in clk=$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  36 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$79426$auto$opt_dff.cc:219:make_patterns_logic$22768, arst=!\rst_l, srst={ }
  36 cells in clk=$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$79336$auto$opt_dff.cc:219:make_patterns_logic$22747, arst=!\rst_l, srst={ }
  40 cells in clk=$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$79246$auto$opt_dff.cc:219:make_patterns_logic$22726, arst=!\rst_l, srst={ }
  38 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$79156$auto$opt_dff.cc:219:make_patterns_logic$22712, arst=!\rst_l, srst={ }
  63 cells in clk=\active_clk, en={ }, arst=!\rst_l, srst={ }
  53 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$74849$bus_intf.bus_buffer.genblk10[7].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  37 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$73457$bus_intf.bus_buffer.genblk10[6].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  53 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$79021$auto$opt_dff.cc:219:make_patterns_logic$22684, arst=!\rst_l, srst={ }
  243 cells in clk=\bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  134 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$75940$bus_intf.bus_buffer.genblk10[7].buf_state_ff.en, arst=!\rst_l, srst={ }
  700 cells in clk=\bus_intf.bus_buffer.genblk10[6].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  43 cells in clk=\bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, en=$abc$78681$flatten\bus_intf.\bus_buffer.$verific$n4219$5774, arst=!\rst_l, srst={ }
  181 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$74182$bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  134 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$73489$bus_intf.bus_buffer.genblk10[6].buf_state_ff.en, arst=!\rst_l, srst={ }
  891 cells in clk=\dccm_ctl.L2U_Plus1_1.stbuf_fwddata_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  84 cells in clk=\dccm_ctl.L2U_Plus1_1.dccm_rdata_hi_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  81 cells in clk=$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$79066$auto$opt_dff.cc:219:make_patterns_logic$22691, arst=!\rst_l, srst={ }
  183 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$71401$bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  157 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$72025$bus_intf.bus_buffer.genblk10[5].buf_state_ff.en, arst=!\rst_l, srst={ }
  45 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$71997$bus_intf.bus_buffer.genblk10[5].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  728 cells in clk=\bus_intf.bus_buffer.genblk10[7].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  642 cells in clk=\bus_intf.bus_buffer.genblk10[5].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  203 cells in clk=\bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  84 cells in clk=$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$79201$auto$opt_dff.cc:219:make_patterns_logic$22719, arst=!\rst_l, srst={ }
  192 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$72845$bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  106 cells in clk=\dccm_ctl.L2U_Plus1_1.picm_rddata_rff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  46 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$79291$auto$opt_dff.cc:219:make_patterns_logic$22740, arst=!\rst_l, srst={ }
  90 cells in clk=$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$79381$auto$opt_dff.cc:219:make_patterns_logic$22754, arst=!\rst_l, srst={ }
  83 cells in clk=$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$79471$auto$opt_dff.cc:219:make_patterns_logic$22775, arst=!\rst_l, srst={ }
  457 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$76377$bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  1412 cells in clk=\bus_intf.is_sideeffects_rff.clk, en={ }, arst=!\rst_l, srst={ }
  1070 cells in clk=\bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  27 cells in clk=\bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1210 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en={ }, arst=!\rst_l, srst={ }
  1957 cells in clk=\dma_mem_tag_mff.clk, en={ }, arst=!\rst_l, srst={ }
  47 cells in clk=\stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$79516$auto$opt_dff.cc:219:make_patterns_logic$22838, arst=!\rst_l, srst={ }
  255 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  669 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  38 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$64732$bus_intf.bus_buffer.genblk10[0].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  125 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$64788$bus_intf.bus_buffer.genblk10[0].buf_state_ff.en, arst=!\rst_l, srst={ }
  254 cells in clk=\bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  165 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$65498$bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  648 cells in clk=\bus_intf.bus_buffer.genblk10[1].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  33 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$66098$bus_intf.bus_buffer.genblk10[1].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  111 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$66126$bus_intf.bus_buffer.genblk10[1].buf_state_ff.en, arst=!\rst_l, srst={ }
  323 cells in clk=\bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  151 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$67257$bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  688 cells in clk=\bus_intf.bus_buffer.genblk10[2].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  32 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$67881$bus_intf.bus_buffer.genblk10[2].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  123 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$67929$bus_intf.bus_buffer.genblk10[2].buf_state_ff.en, arst=!\rst_l, srst={ }
  191 cells in clk=\bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  171 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$68632$bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  668 cells in clk=\bus_intf.bus_buffer.genblk10[3].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  34 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$69266$bus_intf.bus_buffer.genblk10[3].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  111 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$69294$bus_intf.bus_buffer.genblk10[3].buf_state_ff.en, arst=!\rst_l, srst={ }
  437 cells in clk=\bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  170 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$70044$bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  692 cells in clk=\bus_intf.bus_buffer.genblk10[4].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  27 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$70661$bus_intf.bus_buffer.genblk10[4].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  203 cells in clk=\bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  108 cells in clk=\bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$70701$bus_intf.bus_buffer.genblk10[4].buf_state_ff.en, arst=!\rst_l, srst={ }
  141 cells in clk=$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$93077$auto$opt_dff.cc:219:make_patterns_logic$22831, arst=!\rst_l, srst={ }

3.108.2. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$83947$dccm_ctl.Gen_dccm_enable.dccm_rden_mff.clk, asynchronously reset by !\rst_l
Extracted 140 gates and 253 wires to a netlist network with 113 inputs and 46 outputs.

3.108.2.1. Executing ABC.

3.108.3. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$82765$lsu_lsc_ctl.end_addr_hi_mff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 180 gates and 337 wires to a netlist network with 157 inputs and 85 outputs.

3.108.3.1. Executing ABC.

3.108.4. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$82437$lsu_lsc_ctl.sdmff.clk, asynchronously reset by !\rst_l
Extracted 425 gates and 637 wires to a netlist network with 212 inputs and 188 outputs.

3.108.4.1. Executing ABC.

3.108.5. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$81695$auto$opt_dff.cc:219:make_patterns_logic$22782, asynchronously reset by !\rst_l
Extracted 41 gates and 70 wires to a netlist network with 29 inputs and 25 outputs.

3.108.5.1. Executing ABC.

3.108.6. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, enabled by $abc$78668$bus_intf.bus_buffer.obuf_rdrsp_pend_ff.en, asynchronously reset by !\rst_l
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 3 outputs.

3.108.6.1. Executing ABC.

3.108.7. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, enabled by $abc$90819$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 89 gates and 154 wires to a netlist network with 65 inputs and 29 outputs.

3.108.7.1. Executing ABC.

3.108.8. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$78796$auto$opt_dff.cc:219:make_patterns_logic$22859, asynchronously reset by !\rst_l
Extracted 45 gates and 76 wires to a netlist network with 31 inputs and 26 outputs.

3.108.8.1. Executing ABC.

3.108.9. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$78751$auto$opt_dff.cc:219:make_patterns_logic$22852, asynchronously reset by !\rst_l
Extracted 39 gates and 67 wires to a netlist network with 28 inputs and 25 outputs.

3.108.9.1. Executing ABC.

3.108.10. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, enabled by $abc$78735$auto$opt_dff.cc:219:make_patterns_logic$22641, asynchronously reset by !\rst_l
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 8 outputs.

3.108.10.1. Executing ABC.

3.108.11. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$78976$auto$opt_dff.cc:219:make_patterns_logic$22670, asynchronously reset by !\rst_l
Extracted 40 gates and 68 wires to a netlist network with 28 inputs and 25 outputs.

3.108.11.1. Executing ABC.

3.108.12. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$81017$dccm_ctl.L2U_Plus1_1.dccm_data_ecc_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 258 gates and 316 wires to a netlist network with 58 inputs and 99 outputs.

3.108.12.1. Executing ABC.

3.108.13. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$78931$auto$opt_dff.cc:219:make_patterns_logic$22663, asynchronously reset by !\rst_l
Extracted 44 gates and 76 wires to a netlist network with 32 inputs and 25 outputs.

3.108.13.1. Executing ABC.

3.108.14. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$78886$auto$opt_dff.cc:219:make_patterns_logic$22656, asynchronously reset by !\rst_l
Extracted 39 gates and 67 wires to a netlist network with 28 inputs and 25 outputs.

3.108.14.1. Executing ABC.

3.108.15. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$81329$dccm_ctl.L2U1_Plus1_1.store_data_rff.clk, asynchronously reset by !\rst_l
Extracted 162 gates and 233 wires to a netlist network with 71 inputs and 106 outputs.

3.108.15.1. Executing ABC.

3.108.16. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$82981$lsu_lsc_ctl.bus_read_data_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1026 gates and 1708 wires to a netlist network with 682 inputs and 103 outputs.

3.108.16.1. Executing ABC.

3.108.17. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$82675$lsu_lsc_ctl.end_addr_hi_rff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 57 gates and 110 wires to a netlist network with 53 inputs and 38 outputs.

3.108.17.1. Executing ABC.

3.108.18. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$79111$auto$opt_dff.cc:219:make_patterns_logic$22698, asynchronously reset by !\rst_l
Extracted 107 gates and 170 wires to a netlist network with 63 inputs and 41 outputs.

3.108.18.1. Executing ABC.

3.108.19. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, enabled by $abc$87513$stbuf.RdPtrff.en, asynchronously reset by !\rst_l
Extracted 372 gates and 731 wires to a netlist network with 359 inputs and 207 outputs.

3.108.19.1. Executing ABC.

3.108.20. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$87987$auto$opt_dff.cc:219:make_patterns_logic$22649, asynchronously reset by !\rst_l
Extracted 71 gates and 119 wires to a netlist network with 48 inputs and 28 outputs.

3.108.20.1. Executing ABC.

3.108.21. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$93026$auto$opt_dff.cc:219:make_patterns_logic$22810, asynchronously reset by !\rst_l
Extracted 42 gates and 72 wires to a netlist network with 30 inputs and 25 outputs.

3.108.21.1. Executing ABC.

3.108.22. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$92949$auto$opt_dff.cc:219:make_patterns_logic$22824, asynchronously reset by !\rst_l
Extracted 40 gates and 69 wires to a netlist network with 29 inputs and 26 outputs.

3.108.22.1. Executing ABC.

3.108.23. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$92904$auto$opt_dff.cc:219:make_patterns_logic$22803, asynchronously reset by !\rst_l
Extracted 47 gates and 85 wires to a netlist network with 38 inputs and 28 outputs.

3.108.23.1. Executing ABC.

3.108.24. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, asynchronously reset by !\rst_l
Extracted 266 gates and 322 wires to a netlist network with 56 inputs and 101 outputs.

3.108.24.1. Executing ABC.

3.108.25. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$88808$auto$opt_dff.cc:219:make_patterns_logic$22845, asynchronously reset by !\rst_l
Extracted 45 gates and 71 wires to a netlist network with 26 inputs and 26 outputs.

3.108.25.1. Executing ABC.

3.108.26. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$88688$auto$opt_dff.cc:219:make_patterns_logic$22817, asynchronously reset by !\rst_l
Extracted 44 gates and 68 wires to a netlist network with 24 inputs and 25 outputs.

3.108.26.1. Executing ABC.

3.108.27. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$88543$auto$opt_dff.cc:219:make_patterns_logic$22789, asynchronously reset by !\rst_l
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 30 outputs.

3.108.27.1. Executing ABC.

3.108.28. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$88417$auto$opt_dff.cc:219:make_patterns_logic$22761, asynchronously reset by !\rst_l
Extracted 40 gates and 68 wires to a netlist network with 28 inputs and 25 outputs.

3.108.28.1. Executing ABC.

3.108.29. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$90819$bus_intf.bus_buffer.obuf_byteenff.genblock.dffs.genblock.dffs.clk, enabled by $abc$90819$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 679 gates and 1175 wires to a netlist network with 496 inputs and 60 outputs.

3.108.29.1. Executing ABC.

3.108.30. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$88291$auto$opt_dff.cc:219:make_patterns_logic$22733, asynchronously reset by !\rst_l
Extracted 44 gates and 68 wires to a netlist network with 24 inputs and 25 outputs.

3.108.30.1. Executing ABC.

3.108.31. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$88039$auto$opt_dff.cc:219:make_patterns_logic$22677, asynchronously reset by !\rst_l
Extracted 44 gates and 68 wires to a netlist network with 24 inputs and 25 outputs.

3.108.31.1. Executing ABC.

3.108.32. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$88165$auto$opt_dff.cc:219:make_patterns_logic$22705, asynchronously reset by !\rst_l
Extracted 63 gates and 104 wires to a netlist network with 41 inputs and 36 outputs.

3.108.32.1. Executing ABC.

3.108.33. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 83 gates and 134 wires to a netlist network with 51 inputs and 67 outputs.

3.108.33.1. Executing ABC.

3.108.34. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$81740$dccm_ctl.Gen_dccm_enable.ld_sec_addr_hi_rff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 813 gates and 1180 wires to a netlist network with 367 inputs and 245 outputs.

3.108.34.1. Executing ABC.

3.108.35. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$77479$bus_intf.bus_buffer.ibuf_byteenff.genblock.dffs.clk, enabled by $abc$77479$bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 240 gates and 384 wires to a netlist network with 143 inputs and 155 outputs.

3.108.35.1. Executing ABC.

3.108.36. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, asynchronously reset by !\rst_l
Extracted 951 gates and 1635 wires to a netlist network with 684 inputs and 357 outputs.

3.108.36.1. Executing ABC.

3.108.37. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$78841$auto$opt_dff.cc:219:make_patterns_logic$22866, asynchronously reset by !\rst_l
Extracted 82 gates and 150 wires to a netlist network with 68 inputs and 30 outputs.

3.108.37.1. Executing ABC.

3.108.38. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 83 gates and 138 wires to a netlist network with 55 inputs and 68 outputs.

3.108.38.1. Executing ABC.

3.108.39. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$77593$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1104 gates and 1779 wires to a netlist network with 675 inputs and 352 outputs.

3.108.39.1. Executing ABC.

3.108.40. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, enabled by $abc$87476$stbuf.WrPtrff.en, asynchronously reset by !\rst_l
Extracted 46 gates and 77 wires to a netlist network with 31 inputs and 23 outputs.

3.108.40.1. Executing ABC.

3.108.41. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 100 gates and 162 wires to a netlist network with 62 inputs and 63 outputs.

3.108.41.1. Executing ABC.

3.108.42. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 84 gates and 137 wires to a netlist network with 53 inputs and 68 outputs.

3.108.42.1. Executing ABC.

3.108.43. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 87 gates and 141 wires to a netlist network with 54 inputs and 67 outputs.

3.108.43.1. Executing ABC.

3.108.44. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$81532$dccm_ctl.L2U1_Plus1_1.dccm_wrdata_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 54 gates and 111 wires to a netlist network with 57 inputs and 34 outputs.

3.108.44.1. Executing ABC.

3.108.45. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 87 gates and 141 wires to a netlist network with 54 inputs and 69 outputs.

3.108.45.1. Executing ABC.

3.108.46. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$87431$auto$opt_dff.cc:219:make_patterns_logic$22796, asynchronously reset by !\rst_l
Extracted 99 gates and 186 wires to a netlist network with 87 inputs and 39 outputs.

3.108.46.1. Executing ABC.

3.108.47. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$91679$bus_intf.bus_buffer.lsu_WrPtr0_rff.clk, asynchronously reset by !\rst_l
Extracted 648 gates and 1126 wires to a netlist network with 478 inputs and 299 outputs.

3.108.47.1. Executing ABC.

3.108.48. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 84 gates and 139 wires to a netlist network with 55 inputs and 68 outputs.

3.108.48.1. Executing ABC.

3.108.49. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$79426$auto$opt_dff.cc:219:make_patterns_logic$22768, asynchronously reset by !\rst_l
Extracted 36 gates and 61 wires to a netlist network with 25 inputs and 25 outputs.

3.108.49.1. Executing ABC.

3.108.50. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$79336$auto$opt_dff.cc:219:make_patterns_logic$22747, asynchronously reset by !\rst_l
Extracted 36 gates and 59 wires to a netlist network with 23 inputs and 25 outputs.

3.108.50.1. Executing ABC.

3.108.51. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$79246$auto$opt_dff.cc:219:make_patterns_logic$22726, asynchronously reset by !\rst_l
Extracted 40 gates and 68 wires to a netlist network with 28 inputs and 25 outputs.

3.108.51.1. Executing ABC.

3.108.52. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$79156$auto$opt_dff.cc:219:make_patterns_logic$22712, asynchronously reset by !\rst_l
Extracted 38 gates and 65 wires to a netlist network with 27 inputs and 25 outputs.

3.108.52.1. Executing ABC.

3.108.53. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, asynchronously reset by !\rst_l
Extracted 63 gates and 97 wires to a netlist network with 34 inputs and 26 outputs.

3.108.53.1. Executing ABC.

3.108.54. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$74849$bus_intf.bus_buffer.genblk10[7].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 30 outputs.

3.108.54.1. Executing ABC.

3.108.55. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$73457$bus_intf.bus_buffer.genblk10[6].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 37 gates and 65 wires to a netlist network with 28 inputs and 20 outputs.

3.108.55.1. Executing ABC.

3.108.56. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$79021$auto$opt_dff.cc:219:make_patterns_logic$22684, asynchronously reset by !\rst_l
Extracted 53 gates and 95 wires to a netlist network with 42 inputs and 33 outputs.

3.108.56.1. Executing ABC.

3.108.57. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$73931$bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 242 gates and 480 wires to a netlist network with 238 inputs and 193 outputs.

3.108.57.1. Executing ABC.

3.108.58. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$75940$bus_intf.bus_buffer.genblk10[7].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 134 gates and 203 wires to a netlist network with 69 inputs and 31 outputs.

3.108.58.1. Executing ABC.

3.108.59. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$73033$bus_intf.bus_buffer.genblk10[6].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 699 gates and 977 wires to a netlist network with 278 inputs and 184 outputs.

3.108.59.1. Executing ABC.

3.108.60. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$78703$bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, enabled by $abc$78681$flatten\bus_intf.\bus_buffer.$verific$n4219$5774, asynchronously reset by !\rst_l
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 34 outputs.

3.108.60.1. Executing ABC.

3.108.61. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$74182$bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 181 gates and 341 wires to a netlist network with 160 inputs and 53 outputs.

3.108.61.1. Executing ABC.

3.108.62. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 66 gates and 112 wires to a netlist network with 46 inputs and 60 outputs.

3.108.62.1. Executing ABC.

3.108.63. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$73489$bus_intf.bus_buffer.genblk10[6].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 134 gates and 200 wires to a netlist network with 66 inputs and 38 outputs.

3.108.63.1. Executing ABC.

3.108.64. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$79620$dccm_ctl.L2U_Plus1_1.stbuf_fwddata_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 890 gates and 1613 wires to a netlist network with 723 inputs and 93 outputs.

3.108.64.1. Executing ABC.

3.108.65. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$80754$dccm_ctl.L2U_Plus1_1.dccm_rdata_hi_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 83 gates and 120 wires to a netlist network with 37 inputs and 83 outputs.

3.108.65.1. Executing ABC.

3.108.66. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$79066$auto$opt_dff.cc:219:make_patterns_logic$22691, asynchronously reset by !\rst_l
Extracted 81 gates and 146 wires to a netlist network with 65 inputs and 31 outputs.

3.108.66.1. Executing ABC.

3.108.67. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$71401$bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 183 gates and 342 wires to a netlist network with 159 inputs and 57 outputs.

3.108.67.1. Executing ABC.

3.108.68. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$72025$bus_intf.bus_buffer.genblk10[5].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 157 gates and 227 wires to a netlist network with 70 inputs and 43 outputs.

3.108.68.1. Executing ABC.

3.108.69. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$71997$bus_intf.bus_buffer.genblk10[5].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 45 gates and 76 wires to a netlist network with 31 inputs and 31 outputs.

3.108.69.1. Executing ABC.

3.108.70. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74389$bus_intf.bus_buffer.genblk10[7].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 727 gates and 992 wires to a netlist network with 265 inputs and 188 outputs.

3.108.70.1. Executing ABC.

3.108.71. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$71602$bus_intf.bus_buffer.genblk10[5].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 641 gates and 902 wires to a netlist network with 261 inputs and 174 outputs.

3.108.71.1. Executing ABC.

3.108.72. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$72457$bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 202 gates and 414 wires to a netlist network with 212 inputs and 163 outputs.

3.108.72.1. Executing ABC.

3.108.73. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$79201$auto$opt_dff.cc:219:make_patterns_logic$22719, asynchronously reset by !\rst_l
Extracted 84 gates and 155 wires to a netlist network with 71 inputs and 30 outputs.

3.108.73.1. Executing ABC.

3.108.74. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$72845$bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 192 gates and 363 wires to a netlist network with 171 inputs and 54 outputs.

3.108.74.1. Executing ABC.

3.108.75. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$80568$dccm_ctl.L2U_Plus1_1.picm_rddata_rff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 105 gates and 212 wires to a netlist network with 107 inputs and 86 outputs.

3.108.75.1. Executing ABC.

3.108.76. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$79291$auto$opt_dff.cc:219:make_patterns_logic$22740, asynchronously reset by !\rst_l
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 31 outputs.

3.108.76.1. Executing ABC.

3.108.77. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$79381$auto$opt_dff.cc:219:make_patterns_logic$22754, asynchronously reset by !\rst_l
Extracted 90 gates and 164 wires to a netlist network with 74 inputs and 37 outputs.

3.108.77.1. Executing ABC.

3.108.78. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$79471$auto$opt_dff.cc:219:make_patterns_logic$22775, asynchronously reset by !\rst_l
Extracted 83 gates and 150 wires to a netlist network with 67 inputs and 31 outputs.

3.108.78.1. Executing ABC.

3.108.79. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$76377$bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 457 gates and 828 wires to a netlist network with 371 inputs and 134 outputs.

3.108.79.1. Executing ABC.

3.108.80. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$86212$bus_intf.is_sideeffects_rff.clk, asynchronously reset by !\rst_l
Extracted 1411 gates and 2323 wires to a netlist network with 912 inputs and 718 outputs.

3.108.80.1. Executing ABC.

3.108.81. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76805$bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1069 gates and 1259 wires to a netlist network with 189 inputs and 692 outputs.

3.108.81.1. Executing ABC.

3.108.82. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$104610$abc$78703$bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, asynchronously reset by !\rst_l
Extracted 27 gates and 43 wires to a netlist network with 16 inputs and 16 outputs.

3.108.82.1. Executing ABC.

3.108.83. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, asynchronously reset by !\rst_l
Extracted 1209 gates and 1461 wires to a netlist network with 252 inputs and 249 outputs.

3.108.83.1. Executing ABC.

3.108.84. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$84061$dma_mem_tag_mff.clk, asynchronously reset by !\rst_l
Extracted 1952 gates and 2519 wires to a netlist network with 567 inputs and 419 outputs.

3.108.84.1. Executing ABC.

3.108.85. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$79516$auto$opt_dff.cc:219:make_patterns_logic$22838, asynchronously reset by !\rst_l
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 30 outputs.

3.108.85.1. Executing ABC.

3.108.86. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64044$bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 254 gates and 437 wires to a netlist network with 183 inputs and 187 outputs.

3.108.86.1. Executing ABC.

3.108.87. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64360$bus_intf.bus_buffer.genblk10[0].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 668 gates and 901 wires to a netlist network with 233 inputs and 197 outputs.

3.108.87.1. Executing ABC.

3.108.88. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$64732$bus_intf.bus_buffer.genblk10[0].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 38 gates and 63 wires to a netlist network with 25 inputs and 23 outputs.

3.108.88.1. Executing ABC.

3.108.89. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$64788$bus_intf.bus_buffer.genblk10[0].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 125 gates and 185 wires to a netlist network with 59 inputs and 37 outputs.

3.108.89.1. Executing ABC.

3.108.90. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$65247$bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 253 gates and 452 wires to a netlist network with 199 inputs and 173 outputs.

3.108.90.1. Executing ABC.

3.108.91. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$116488$abc$65498$bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 165 gates and 308 wires to a netlist network with 142 inputs and 51 outputs.

3.108.91.1. Executing ABC.

3.108.92. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$65708$bus_intf.bus_buffer.genblk10[1].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 647 gates and 893 wires to a netlist network with 246 inputs and 162 outputs.

3.108.92.1. Executing ABC.

3.108.93. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$66098$bus_intf.bus_buffer.genblk10[1].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 33 gates and 56 wires to a netlist network with 23 inputs and 17 outputs.

3.108.93.1. Executing ABC.

3.108.94. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$66126$bus_intf.bus_buffer.genblk10[1].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 111 gates and 161 wires to a netlist network with 50 inputs and 19 outputs.

3.108.94.1. Executing ABC.

3.108.95. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$66557$bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 322 gates and 584 wires to a netlist network with 262 inputs and 201 outputs.

3.108.95.1. Executing ABC.

3.108.96. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$117800$abc$67257$bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 151 gates and 284 wires to a netlist network with 133 inputs and 47 outputs.

3.108.96.1. Executing ABC.

3.108.97. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$67459$bus_intf.bus_buffer.genblk10[2].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 687 gates and 959 wires to a netlist network with 272 inputs and 176 outputs.

3.108.97.1. Executing ABC.

3.108.98. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$67881$bus_intf.bus_buffer.genblk10[2].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 32 gates and 52 wires to a netlist network with 20 inputs and 17 outputs.

3.108.98.1. Executing ABC.

3.108.99. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$67929$bus_intf.bus_buffer.genblk10[2].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 123 gates and 181 wires to a netlist network with 58 inputs and 32 outputs.

3.108.99.1. Executing ABC.

3.108.100. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$68381$bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 190 gates and 392 wires to a netlist network with 202 inputs and 150 outputs.

3.108.100.1. Executing ABC.

3.108.101. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$119291$abc$68632$bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 171 gates and 320 wires to a netlist network with 149 inputs and 53 outputs.

3.108.101.1. Executing ABC.

3.108.102. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$68876$bus_intf.bus_buffer.genblk10[3].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 667 gates and 929 wires to a netlist network with 262 inputs and 166 outputs.

3.108.102.1. Executing ABC.

3.108.103. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$69266$bus_intf.bus_buffer.genblk10[3].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 34 gates and 59 wires to a netlist network with 25 inputs and 18 outputs.

3.108.103.1. Executing ABC.

3.108.104. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$69294$bus_intf.bus_buffer.genblk10[3].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 111 gates and 165 wires to a netlist network with 54 inputs and 23 outputs.

3.108.104.1. Executing ABC.

3.108.105. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$69728$bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 436 gates and 759 wires to a netlist network with 323 inputs and 211 outputs.

3.108.105.1. Executing ABC.

3.108.106. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$120602$abc$70044$bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 170 gates and 319 wires to a netlist network with 149 inputs and 55 outputs.

3.108.106.1. Executing ABC.

3.108.107. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$70239$bus_intf.bus_buffer.genblk10[4].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 691 gates and 958 wires to a netlist network with 267 inputs and 187 outputs.

3.108.107.1. Executing ABC.

3.108.108. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$70661$bus_intf.bus_buffer.genblk10[4].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 27 gates and 44 wires to a netlist network with 17 inputs and 11 outputs.

3.108.108.1. Executing ABC.

3.108.109. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$71150$bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 202 gates and 406 wires to a netlist network with 204 inputs and 165 outputs.

3.108.109.1. Executing ABC.

3.108.110. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$70701$bus_intf.bus_buffer.genblk10[4].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 108 gates and 156 wires to a netlist network with 48 inputs and 23 outputs.

3.108.110.1. Executing ABC.

3.108.111. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$93077$auto$opt_dff.cc:219:make_patterns_logic$22831, asynchronously reset by !\rst_l
Extracted 141 gates and 261 wires to a netlist network with 120 inputs and 48 outputs.

3.108.111.1. Executing ABC.

yosys> abc -dff

3.109. Executing ABC pass (technology mapping using ABC).

3.109.1. Summary of detected clock domains:
  466 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$122440$abc$70701$bus_intf.bus_buffer.genblk10[4].buf_state_ff.en, arst=!\rst_l, srst={ }
  162 cells in clk=$abc$83947$dccm_ctl.Gen_dccm_enable.dccm_rden_mff.clk, en={ }, arst=!\rst_l, srst={ }
  249 cells in clk=$abc$82765$lsu_lsc_ctl.end_addr_hi_mff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  264 cells in clk=$abc$82437$lsu_lsc_ctl.sdmff.clk, en={ }, arst=!\rst_l, srst={ }
  43 cells in clk=$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$94097$abc$81695$auto$opt_dff.cc:219:make_patterns_logic$22782, arst=!\rst_l, srst={ }
  12 cells in clk=$abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, en=$abc$94142$abc$78668$bus_intf.bus_buffer.obuf_rdrsp_pend_ff.en, arst=!\rst_l, srst={ }
  77 cells in clk=$abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, en=$abc$97282$abc$90819$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  43 cells in clk=$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$94249$abc$78796$auto$opt_dff.cc:219:make_patterns_logic$22859, arst=!\rst_l, srst={ }
  13 cells in clk=$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en=$abc$94336$abc$78735$auto$opt_dff.cc:219:make_patterns_logic$22641, arst=!\rst_l, srst={ }
  40 cells in clk=$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$94347$abc$78976$auto$opt_dff.cc:219:make_patterns_logic$22670, arst=!\rst_l, srst={ }
  45 cells in clk=$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$94703$abc$78931$auto$opt_dff.cc:219:make_patterns_logic$22663, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$94748$abc$78886$auto$opt_dff.cc:219:make_patterns_logic$22656, arst=!\rst_l, srst={ }
  204 cells in clk=$abc$81329$dccm_ctl.L2U1_Plus1_1.store_data_rff.clk, en={ }, arst=!\rst_l, srst={ }
  355 cells in clk=$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en=$abc$96213$abc$87513$stbuf.RdPtrff.en, arst=!\rst_l, srst={ }
  70 cells in clk=$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$96620$abc$87987$auto$opt_dff.cc:219:make_patterns_logic$22649, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$96690$abc$93026$auto$opt_dff.cc:219:make_patterns_logic$22810, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$96735$abc$92949$auto$opt_dff.cc:219:make_patterns_logic$22824, arst=!\rst_l, srst={ }
  40 cells in clk=$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$96781$abc$92904$auto$opt_dff.cc:219:make_patterns_logic$22803, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$97096$abc$88808$auto$opt_dff.cc:219:make_patterns_logic$22845, arst=!\rst_l, srst={ }
  45 cells in clk=$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$97142$abc$88688$auto$opt_dff.cc:219:make_patterns_logic$22817, arst=!\rst_l, srst={ }
  37 cells in clk=$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$97187$abc$88543$auto$opt_dff.cc:219:make_patterns_logic$22789, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$97237$abc$88417$auto$opt_dff.cc:219:make_patterns_logic$22761, arst=!\rst_l, srst={ }
  45 cells in clk=$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$97959$abc$88291$auto$opt_dff.cc:219:make_patterns_logic$22733, arst=!\rst_l, srst={ }
  59 cells in clk=$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$98004$abc$88039$auto$opt_dff.cc:219:make_patterns_logic$22677, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$98049$abc$88165$auto$opt_dff.cc:219:make_patterns_logic$22705, arst=!\rst_l, srst={ }
  72 cells in clk=$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1393 cells in clk=$abc$82981$lsu_lsc_ctl.bus_read_data_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  36 cells in clk=$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$94293$abc$78751$auto$opt_dff.cc:219:make_patterns_logic$22852, arst=!\rst_l, srst={ }
  53 cells in clk=$abc$82675$lsu_lsc_ctl.end_addr_hi_rff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  258 cells in clk=$abc$77479$bus_intf.bus_buffer.ibuf_byteenff.genblock.dffs.clk, en=$abc$99156$abc$77479$bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$96101$abc$79111$auto$opt_dff.cc:219:make_patterns_logic$22698, arst=!\rst_l, srst={ }
  678 cells in clk=$abc$90819$bus_intf.bus_buffer.obuf_byteenff.genblock.dffs.genblock.dffs.clk, en=$abc$97282$abc$90819$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  66 cells in clk=$abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$100360$abc$78841$auto$opt_dff.cc:219:make_patterns_logic$22866, arst=!\rst_l, srst={ }
  268 cells in clk=$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en={ }, arst=!\rst_l, srst={ }
  68 cells in clk=$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  198 cells in clk=$abc$81017$dccm_ctl.L2U_Plus1_1.dccm_data_ecc_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  28 cells in clk=$abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en=$abc$101726$abc$87476$stbuf.WrPtrff.en, arst=!\rst_l, srst={ }
  98 cells in clk=$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  81 cells in clk=$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  856 cells in clk=$abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, en={ }, arst=!\rst_l, srst={ }
  73 cells in clk=$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  92 cells in clk=$abc$81532$dccm_ctl.L2U1_Plus1_1.dccm_wrdata_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  100 cells in clk=$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$102297$abc$87431$auto$opt_dff.cc:219:make_patterns_logic$22796, arst=!\rst_l, srst={ }
  604 cells in clk=$abc$91679$bus_intf.bus_buffer.lsu_WrPtr0_rff.clk, en={ }, arst=!\rst_l, srst={ }
  72 cells in clk=$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  38 cells in clk=$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$103146$abc$79426$auto$opt_dff.cc:219:make_patterns_logic$22768, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$103189$abc$79336$auto$opt_dff.cc:219:make_patterns_logic$22747, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$103234$abc$79246$auto$opt_dff.cc:219:make_patterns_logic$22726, arst=!\rst_l, srst={ }
  40 cells in clk=$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$103279$abc$79156$auto$opt_dff.cc:219:make_patterns_logic$22712, arst=!\rst_l, srst={ }
  56 cells in clk=\active_clk, en={ }, arst=!\rst_l, srst={ }
  35 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$103379$abc$74849$bus_intf.bus_buffer.genblk10[7].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  27 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$103435$abc$73457$bus_intf.bus_buffer.genblk10[6].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  55 cells in clk=$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$103474$abc$79021$auto$opt_dff.cc:219:make_patterns_logic$22684, arst=!\rst_l, srst={ }
  121 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$103822$abc$75940$bus_intf.bus_buffer.genblk10[7].buf_state_ff.en, arst=!\rst_l, srst={ }
  299 cells in clk=$abc$73931$bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  632 cells in clk=$abc$73033$bus_intf.bus_buffer.genblk10[6].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  43 cells in clk=$abc$78703$bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, en=$abc$104610$abc$78681$flatten\bus_intf.\bus_buffer.$verific$n4219$5774, arst=!\rst_l, srst={ }
  196 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$104656$abc$74182$bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  92 cells in clk=$abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  108 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$104953$abc$73489$bus_intf.bus_buffer.genblk10[6].buf_state_ff.en, arst=!\rst_l, srst={ }
  943 cells in clk=$abc$79620$dccm_ctl.L2U_Plus1_1.stbuf_fwddata_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  239 cells in clk=$abc$80754$dccm_ctl.L2U_Plus1_1.dccm_rdata_hi_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  78 cells in clk=$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$106179$abc$79066$auto$opt_dff.cc:219:make_patterns_logic$22691, arst=!\rst_l, srst={ }
  210 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$106268$abc$71401$bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  128 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$106479$abc$72025$bus_intf.bus_buffer.genblk10[5].buf_state_ff.en, arst=!\rst_l, srst={ }
  28 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$106628$abc$71997$bus_intf.bus_buffer.genblk10[5].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  715 cells in clk=$abc$74389$bus_intf.bus_buffer.genblk10[7].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  650 cells in clk=$abc$71602$bus_intf.bus_buffer.genblk10[5].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  246 cells in clk=$abc$72457$bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  85 cells in clk=$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$108358$abc$79201$auto$opt_dff.cc:219:make_patterns_logic$22719, arst=!\rst_l, srst={ }
  173 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$108447$abc$72845$bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  95 cells in clk=$abc$80568$dccm_ctl.L2U_Plus1_1.picm_rddata_rff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  969 cells in clk=$abc$81740$dccm_ctl.Gen_dccm_enable.ld_sec_addr_hi_rff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  52 cells in clk=$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$108807$abc$79291$auto$opt_dff.cc:219:make_patterns_logic$22740, arst=!\rst_l, srst={ }
  82 cells in clk=$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$108862$abc$79381$auto$opt_dff.cc:219:make_patterns_logic$22754, arst=!\rst_l, srst={ }
  78 cells in clk=$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$108960$abc$79471$auto$opt_dff.cc:219:make_patterns_logic$22775, arst=!\rst_l, srst={ }
  378 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$109049$abc$76377$bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  1083 cells in clk=$abc$77593$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1124 cells in clk=$abc$86212$bus_intf.is_sideeffects_rff.clk, en={ }, arst=!\rst_l, srst={ }
  929 cells in clk=$abc$76805$bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  78 cells in clk=$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  27 cells in clk=$abc$104610$abc$78703$bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1960 cells in clk=$abc$84061$dma_mem_tag_mff.clk, en={ }, arst=!\rst_l, srst={ }
  160 cells in clk=$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$115403$abc$79516$auto$opt_dff.cc:219:make_patterns_logic$22838, arst=!\rst_l, srst={ }
  298 cells in clk=$abc$64044$bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  686 cells in clk=$abc$64360$bus_intf.bus_buffer.genblk10[0].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  32 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$116445$abc$64732$bus_intf.bus_buffer.genblk10[0].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  112 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$116488$abc$64788$bus_intf.bus_buffer.genblk10[0].buf_state_ff.en, arst=!\rst_l, srst={ }
  258 cells in clk=$abc$65247$bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  172 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$116488$abc$65498$bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  673 cells in clk=$abc$65708$bus_intf.bus_buffer.genblk10[1].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  24 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$117764$abc$66098$bus_intf.bus_buffer.genblk10[1].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  99 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$117800$abc$66126$bus_intf.bus_buffer.genblk10[1].buf_state_ff.en, arst=!\rst_l, srst={ }
  395 cells in clk=$abc$66557$bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  189 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$117800$abc$67257$bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  676 cells in clk=$abc$67459$bus_intf.bus_buffer.genblk10[2].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  32 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$119254$abc$67881$bus_intf.bus_buffer.genblk10[2].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  115 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$119291$abc$67929$bus_intf.bus_buffer.genblk10[2].buf_state_ff.en, arst=!\rst_l, srst={ }
  294 cells in clk=$abc$68381$bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  209 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$119291$abc$68632$bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  680 cells in clk=$abc$68876$bus_intf.bus_buffer.genblk10[3].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  22 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$120566$abc$69266$bus_intf.bus_buffer.genblk10[3].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  109 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$120602$abc$69294$bus_intf.bus_buffer.genblk10[3].buf_state_ff.en, arst=!\rst_l, srst={ }
  384 cells in clk=$abc$69728$bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  233 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$120602$abc$70044$bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  383 cells in clk=$abc$70239$bus_intf.bus_buffer.genblk10[4].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  31 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$122128$abc$70661$bus_intf.bus_buffer.genblk10[4].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  310 cells in clk=$abc$71150$bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1178 cells in clk=$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en={ }, arst=!\rst_l, srst={ }
  144 cells in clk=$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$122553$abc$93077$auto$opt_dff.cc:219:make_patterns_logic$22831, arst=!\rst_l, srst={ }

3.109.2. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$122440$abc$70701$bus_intf.bus_buffer.genblk10[4].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 466 gates and 634 wires to a netlist network with 168 inputs and 83 outputs.

3.109.2.1. Executing ABC.

3.109.3. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$93163$abc$83947$dccm_ctl.Gen_dccm_enable.dccm_rden_mff.clk, asynchronously reset by !\rst_l
Extracted 161 gates and 300 wires to a netlist network with 139 inputs and 48 outputs.

3.109.3.1. Executing ABC.

3.109.4. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$93302$abc$82765$lsu_lsc_ctl.end_addr_hi_mff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 220 gates and 365 wires to a netlist network with 145 inputs and 98 outputs.

3.109.4.1. Executing ABC.

3.109.5. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$93557$abc$82437$lsu_lsc_ctl.sdmff.clk, asynchronously reset by !\rst_l
Extracted 263 gates and 421 wires to a netlist network with 158 inputs and 78 outputs.

3.109.5.1. Executing ABC.

3.109.6. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$94097$abc$81695$auto$opt_dff.cc:219:make_patterns_logic$22782, asynchronously reset by !\rst_l
Extracted 42 gates and 73 wires to a netlist network with 31 inputs and 26 outputs.

3.109.6.1. Executing ABC.

3.109.7. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99412$abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, enabled by $abc$94142$abc$78668$bus_intf.bus_buffer.obuf_rdrsp_pend_ff.en, asynchronously reset by !\rst_l
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 3 outputs.

3.109.7.1. Executing ABC.

3.109.8. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99412$abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, enabled by $abc$97282$abc$90819$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 77 gates and 142 wires to a netlist network with 65 inputs and 29 outputs.

3.109.8.1. Executing ABC.

3.109.9. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$94249$abc$78796$auto$opt_dff.cc:219:make_patterns_logic$22859, asynchronously reset by !\rst_l
Extracted 43 gates and 75 wires to a netlist network with 32 inputs and 26 outputs.

3.109.9.1. Executing ABC.

3.109.10. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, enabled by $abc$94336$abc$78735$auto$opt_dff.cc:219:make_patterns_logic$22641, asynchronously reset by !\rst_l
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 9 outputs.

3.109.10.1. Executing ABC.

3.109.11. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$94347$abc$78976$auto$opt_dff.cc:219:make_patterns_logic$22670, asynchronously reset by !\rst_l
Extracted 40 gates and 68 wires to a netlist network with 28 inputs and 25 outputs.

3.109.11.1. Executing ABC.

3.109.12. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$94703$abc$78931$auto$opt_dff.cc:219:make_patterns_logic$22663, asynchronously reset by !\rst_l
Extracted 45 gates and 76 wires to a netlist network with 31 inputs and 26 outputs.

3.109.12.1. Executing ABC.

3.109.13. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$94748$abc$78886$auto$opt_dff.cc:219:make_patterns_logic$22656, asynchronously reset by !\rst_l
Extracted 42 gates and 73 wires to a netlist network with 31 inputs and 25 outputs.

3.109.13.1. Executing ABC.

3.109.14. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$94791$abc$81329$dccm_ctl.L2U1_Plus1_1.store_data_rff.clk, asynchronously reset by !\rst_l
Extracted 203 gates and 279 wires to a netlist network with 76 inputs and 130 outputs.

3.109.14.1. Executing ABC.

3.109.15. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, enabled by $abc$96213$abc$87513$stbuf.RdPtrff.en, asynchronously reset by !\rst_l
Extracted 355 gates and 705 wires to a netlist network with 350 inputs and 210 outputs.

3.109.15.1. Executing ABC.

3.109.16. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$96620$abc$87987$auto$opt_dff.cc:219:make_patterns_logic$22649, asynchronously reset by !\rst_l
Extracted 69 gates and 119 wires to a netlist network with 50 inputs and 28 outputs.

3.109.16.1. Executing ABC.

3.109.17. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$96690$abc$93026$auto$opt_dff.cc:219:make_patterns_logic$22810, asynchronously reset by !\rst_l
Extracted 43 gates and 75 wires to a netlist network with 32 inputs and 26 outputs.

3.109.17.1. Executing ABC.

3.109.18. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$96735$abc$92949$auto$opt_dff.cc:219:make_patterns_logic$22824, asynchronously reset by !\rst_l
Extracted 43 gates and 75 wires to a netlist network with 32 inputs and 26 outputs.

3.109.18.1. Executing ABC.

3.109.19. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$96781$abc$92904$auto$opt_dff.cc:219:make_patterns_logic$22803, asynchronously reset by !\rst_l
Extracted 40 gates and 66 wires to a netlist network with 26 inputs and 26 outputs.

3.109.19.1. Executing ABC.

3.109.20. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$97096$abc$88808$auto$opt_dff.cc:219:make_patterns_logic$22845, asynchronously reset by !\rst_l
Extracted 44 gates and 68 wires to a netlist network with 24 inputs and 25 outputs.

3.109.20.1. Executing ABC.

3.109.21. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$97142$abc$88688$auto$opt_dff.cc:219:make_patterns_logic$22817, asynchronously reset by !\rst_l
Extracted 45 gates and 68 wires to a netlist network with 23 inputs and 26 outputs.

3.109.21.1. Executing ABC.

3.109.22. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$97187$abc$88543$auto$opt_dff.cc:219:make_patterns_logic$22789, asynchronously reset by !\rst_l
Extracted 37 gates and 63 wires to a netlist network with 26 inputs and 25 outputs.

3.109.22.1. Executing ABC.

3.109.23. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$97237$abc$88417$auto$opt_dff.cc:219:make_patterns_logic$22761, asynchronously reset by !\rst_l
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 26 outputs.

3.109.23.1. Executing ABC.

3.109.24. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$97959$abc$88291$auto$opt_dff.cc:219:make_patterns_logic$22733, asynchronously reset by !\rst_l
Extracted 45 gates and 68 wires to a netlist network with 23 inputs and 26 outputs.

3.109.24.1. Executing ABC.

3.109.25. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$98004$abc$88039$auto$opt_dff.cc:219:make_patterns_logic$22677, asynchronously reset by !\rst_l
Extracted 59 gates and 97 wires to a netlist network with 38 inputs and 34 outputs.

3.109.25.1. Executing ABC.

3.109.26. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$98049$abc$88165$auto$opt_dff.cc:219:make_patterns_logic$22705, asynchronously reset by !\rst_l
Extracted 42 gates and 65 wires to a netlist network with 23 inputs and 25 outputs.

3.109.26.1. Executing ABC.

3.109.27. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 72 gates and 122 wires to a netlist network with 50 inputs and 62 outputs.

3.109.27.1. Executing ABC.

3.109.28. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$94978$abc$82981$lsu_lsc_ctl.bus_read_data_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1392 gates and 2230 wires to a netlist network with 838 inputs and 104 outputs.

3.109.28.1. Executing ABC.

3.109.29. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$94293$abc$78751$auto$opt_dff.cc:219:make_patterns_logic$22852, asynchronously reset by !\rst_l
Extracted 36 gates and 61 wires to a netlist network with 25 inputs and 25 outputs.

3.109.29.1. Executing ABC.

3.109.30. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96004$abc$82675$lsu_lsc_ctl.end_addr_hi_rff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 52 gates and 106 wires to a netlist network with 54 inputs and 38 outputs.

3.109.30.1. Executing ABC.

3.109.31. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99156$abc$77479$bus_intf.bus_buffer.ibuf_byteenff.genblock.dffs.clk, enabled by $abc$99156$abc$77479$bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 257 gates and 432 wires to a netlist network with 175 inputs and 147 outputs.

3.109.31.1. Executing ABC.

3.109.32. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$96101$abc$79111$auto$opt_dff.cc:219:make_patterns_logic$22698, asynchronously reset by !\rst_l
Extracted 41 gates and 71 wires to a netlist network with 30 inputs and 26 outputs.

3.109.32.1. Executing ABC.

3.109.33. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97282$abc$90819$bus_intf.bus_buffer.obuf_byteenff.genblock.dffs.genblock.dffs.clk, enabled by $abc$97282$abc$90819$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 677 gates and 1159 wires to a netlist network with 482 inputs and 55 outputs.

3.109.33.1. Executing ABC.

3.109.34. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$100360$abc$78841$auto$opt_dff.cc:219:make_patterns_logic$22866, asynchronously reset by !\rst_l
Extracted 66 gates and 117 wires to a netlist network with 51 inputs and 28 outputs.

3.109.34.1. Executing ABC.

3.109.35. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, asynchronously reset by !\rst_l
Extracted 267 gates and 322 wires to a netlist network with 55 inputs and 104 outputs.

3.109.35.1. Executing ABC.

3.109.36. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 68 gates and 114 wires to a netlist network with 46 inputs and 60 outputs.

3.109.36.1. Executing ABC.

3.109.37. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$94392$abc$81017$dccm_ctl.L2U_Plus1_1.dccm_data_ecc_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 197 gates and 260 wires to a netlist network with 63 inputs and 110 outputs.

3.109.37.1. Executing ABC.

3.109.38. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$128285$abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, enabled by $abc$101726$abc$87476$stbuf.WrPtrff.en, asynchronously reset by !\rst_l
Extracted 28 gates and 45 wires to a netlist network with 17 inputs and 12 outputs.

3.109.38.1. Executing ABC.

3.109.39. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124877$abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 98 gates and 161 wires to a netlist network with 63 inputs and 61 outputs.

3.109.39.1. Executing ABC.

3.109.40. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127502$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 81 gates and 132 wires to a netlist network with 51 inputs and 65 outputs.

3.109.40.1. Executing ABC.

3.109.41. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$99412$abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, asynchronously reset by !\rst_l
Extracted 855 gates and 1446 wires to a netlist network with 591 inputs and 312 outputs.

3.109.41.1. Executing ABC.

3.109.42. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 72 gates and 123 wires to a netlist network with 51 inputs and 61 outputs.

3.109.42.1. Executing ABC.

3.109.43. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102096$abc$81532$dccm_ctl.L2U1_Plus1_1.dccm_wrdata_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 91 gates and 188 wires to a netlist network with 97 inputs and 61 outputs.

3.109.43.1. Executing ABC.

3.109.44. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$102297$abc$87431$auto$opt_dff.cc:219:make_patterns_logic$22796, asynchronously reset by !\rst_l
Extracted 100 gates and 185 wires to a netlist network with 85 inputs and 41 outputs.

3.109.44.1. Executing ABC.

3.109.45. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102401$abc$91679$bus_intf.bus_buffer.lsu_WrPtr0_rff.clk, asynchronously reset by !\rst_l
Extracted 603 gates and 1072 wires to a netlist network with 469 inputs and 271 outputs.

3.109.45.1. Executing ABC.

3.109.46. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 72 gates and 122 wires to a netlist network with 50 inputs and 60 outputs.

3.109.46.1. Executing ABC.

3.109.47. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$103146$abc$79426$auto$opt_dff.cc:219:make_patterns_logic$22768, asynchronously reset by !\rst_l
Extracted 38 gates and 65 wires to a netlist network with 27 inputs and 25 outputs.

3.109.47.1. Executing ABC.

3.109.48. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$103189$abc$79336$auto$opt_dff.cc:219:make_patterns_logic$22747, asynchronously reset by !\rst_l
Extracted 44 gates and 73 wires to a netlist network with 29 inputs and 25 outputs.

3.109.48.1. Executing ABC.

3.109.49. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130022$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$103234$abc$79246$auto$opt_dff.cc:219:make_patterns_logic$22726, asynchronously reset by !\rst_l
Extracted 44 gates and 73 wires to a netlist network with 29 inputs and 25 outputs.

3.109.49.1. Executing ABC.

3.109.50. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130022$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$103279$abc$79156$auto$opt_dff.cc:219:make_patterns_logic$22712, asynchronously reset by !\rst_l
Extracted 40 gates and 66 wires to a netlist network with 26 inputs and 25 outputs.

3.109.50.1. Executing ABC.

3.109.51. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, asynchronously reset by !\rst_l
Extracted 56 gates and 90 wires to a netlist network with 34 inputs and 25 outputs.

3.109.51.1. Executing ABC.

3.109.52. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$103379$abc$74849$bus_intf.bus_buffer.genblk10[7].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 35 gates and 64 wires to a netlist network with 29 inputs and 20 outputs.

3.109.52.1. Executing ABC.

3.109.53. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$103435$abc$73457$bus_intf.bus_buffer.genblk10[6].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 12 outputs.

3.109.53.1. Executing ABC.

3.109.54. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127502$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$103474$abc$79021$auto$opt_dff.cc:219:make_patterns_logic$22684, asynchronously reset by !\rst_l
Extracted 55 gates and 97 wires to a netlist network with 42 inputs and 36 outputs.

3.109.54.1. Executing ABC.

3.109.55. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$103822$abc$75940$bus_intf.bus_buffer.genblk10[7].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 121 gates and 184 wires to a netlist network with 63 inputs and 30 outputs.

3.109.55.1. Executing ABC.

3.109.56. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103533$abc$73931$bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 298 gates and 554 wires to a netlist network with 256 inputs and 199 outputs.

3.109.56.1. Executing ABC.

3.109.57. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$103958$abc$73033$bus_intf.bus_buffer.genblk10[6].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 631 gates and 910 wires to a netlist network with 279 inputs and 182 outputs.

3.109.57.1. Executing ABC.

3.109.58. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$104610$abc$78703$bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, enabled by $abc$104610$abc$78681$flatten\bus_intf.\bus_buffer.$verific$n4219$5774, asynchronously reset by !\rst_l
Extracted 42 gates and 70 wires to a netlist network with 28 inputs and 34 outputs.

3.109.58.1. Executing ABC.

3.109.59. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$104656$abc$74182$bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 196 gates and 365 wires to a netlist network with 169 inputs and 63 outputs.

3.109.59.1. Executing ABC.

3.109.60. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 91 gates and 152 wires to a netlist network with 61 inputs and 69 outputs.

3.109.60.1. Executing ABC.

3.109.61. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$104953$abc$73489$bus_intf.bus_buffer.genblk10[6].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 108 gates and 159 wires to a netlist network with 51 inputs and 18 outputs.

3.109.61.1. Executing ABC.

3.109.62. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$105088$abc$79620$dccm_ctl.L2U_Plus1_1.stbuf_fwddata_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 942 gates and 1685 wires to a netlist network with 743 inputs and 102 outputs.

3.109.62.1. Executing ABC.

3.109.63. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$106031$abc$80754$dccm_ctl.L2U_Plus1_1.dccm_rdata_hi_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 238 gates and 282 wires to a netlist network with 44 inputs and 127 outputs.

3.109.63.1. Executing ABC.

3.109.64. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127502$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$106179$abc$79066$auto$opt_dff.cc:219:make_patterns_logic$22691, asynchronously reset by !\rst_l
Extracted 78 gates and 143 wires to a netlist network with 65 inputs and 30 outputs.

3.109.64.1. Executing ABC.

3.109.65. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$122729$abc$106268$abc$71401$bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 210 gates and 393 wires to a netlist network with 183 inputs and 57 outputs.

3.109.65.1. Executing ABC.

3.109.66. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$106479$abc$72025$bus_intf.bus_buffer.genblk10[5].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 128 gates and 186 wires to a netlist network with 58 inputs and 23 outputs.

3.109.66.1. Executing ABC.

3.109.67. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$106628$abc$71997$bus_intf.bus_buffer.genblk10[5].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 13 outputs.

3.109.67.1. Executing ABC.

3.109.68. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$106680$abc$74389$bus_intf.bus_buffer.genblk10[7].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 714 gates and 979 wires to a netlist network with 265 inputs and 159 outputs.

3.109.68.1. Executing ABC.

3.109.69. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$107429$abc$71602$bus_intf.bus_buffer.genblk10[5].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 649 gates and 908 wires to a netlist network with 259 inputs and 186 outputs.

3.109.69.1. Executing ABC.

3.109.70. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$108089$abc$72457$bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 245 gates and 475 wires to a netlist network with 230 inputs and 173 outputs.

3.109.70.1. Executing ABC.

3.109.71. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130022$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$108358$abc$79201$auto$opt_dff.cc:219:make_patterns_logic$22719, asynchronously reset by !\rst_l
Extracted 85 gates and 151 wires to a netlist network with 66 inputs and 31 outputs.

3.109.71.1. Executing ABC.

3.109.72. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$108447$abc$72845$bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 173 gates and 328 wires to a netlist network with 155 inputs and 54 outputs.

3.109.72.1. Executing ABC.

3.109.73. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$108656$abc$80568$dccm_ctl.L2U_Plus1_1.picm_rddata_rff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 94 gates and 190 wires to a netlist network with 96 inputs and 78 outputs.

3.109.73.1. Executing ABC.

3.109.74. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$98215$abc$81740$dccm_ctl.Gen_dccm_enable.ld_sec_addr_hi_rff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 968 gates and 1384 wires to a netlist network with 416 inputs and 310 outputs.

3.109.74.1. Executing ABC.

3.109.75. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$108807$abc$79291$auto$opt_dff.cc:219:make_patterns_logic$22740, asynchronously reset by !\rst_l
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 31 outputs.

3.109.75.1. Executing ABC.

3.109.76. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$108862$abc$79381$auto$opt_dff.cc:219:make_patterns_logic$22754, asynchronously reset by !\rst_l
Extracted 82 gates and 148 wires to a netlist network with 66 inputs and 30 outputs.

3.109.76.1. Executing ABC.

3.109.77. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$108960$abc$79471$auto$opt_dff.cc:219:make_patterns_logic$22775, asynchronously reset by !\rst_l
Extracted 78 gates and 143 wires to a netlist network with 65 inputs and 30 outputs.

3.109.77.1. Executing ABC.

3.109.78. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$109049$abc$76377$bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 378 gates and 701 wires to a netlist network with 323 inputs and 129 outputs.

3.109.78.1. Executing ABC.

3.109.79. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100552$abc$77593$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1082 gates and 1743 wires to a netlist network with 661 inputs and 337 outputs.

3.109.79.1. Executing ABC.

3.109.80. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$109495$abc$86212$bus_intf.is_sideeffects_rff.clk, asynchronously reset by !\rst_l
Extracted 1123 gates and 1947 wires to a netlist network with 824 inputs and 782 outputs.

3.109.80.1. Executing ABC.

3.109.81. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$111063$abc$76805$bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 928 gates and 1125 wires to a netlist network with 197 inputs and 645 outputs.

3.109.81.1. Executing ABC.

3.109.82. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 77 gates and 131 wires to a netlist network with 54 inputs and 64 outputs.

3.109.82.1. Executing ABC.

3.109.83. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132626$abc$104610$abc$78703$bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, asynchronously reset by !\rst_l
Extracted 27 gates and 43 wires to a netlist network with 16 inputs and 16 outputs.

3.109.83.1. Executing ABC.

3.109.84. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113421$abc$84061$dma_mem_tag_mff.clk, asynchronously reset by !\rst_l
Extracted 1955 gates and 2602 wires to a netlist network with 647 inputs and 516 outputs.

3.109.84.1. Executing ABC.

3.109.85. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$115403$abc$79516$auto$opt_dff.cc:219:make_patterns_logic$22838, asynchronously reset by !\rst_l
Extracted 160 gates and 269 wires to a netlist network with 109 inputs and 66 outputs.

3.109.85.1. Executing ABC.

3.109.86. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$115453$abc$64044$bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 297 gates and 519 wires to a netlist network with 222 inputs and 186 outputs.

3.109.86.1. Executing ABC.

3.109.87. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$115769$abc$64360$bus_intf.bus_buffer.genblk10[0].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 685 gates and 940 wires to a netlist network with 255 inputs and 175 outputs.

3.109.87.1. Executing ABC.

3.109.88. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$116445$abc$64732$bus_intf.bus_buffer.genblk10[0].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 32 gates and 57 wires to a netlist network with 25 inputs and 19 outputs.

3.109.88.1. Executing ABC.

3.109.89. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$116488$abc$64788$bus_intf.bus_buffer.genblk10[0].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 112 gates and 167 wires to a netlist network with 55 inputs and 29 outputs.

3.109.89.1. Executing ABC.

3.109.90. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$116615$abc$65247$bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 257 gates and 475 wires to a netlist network with 218 inputs and 166 outputs.

3.109.90.1. Executing ABC.

3.109.91. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$116488$abc$65498$bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 172 gates and 327 wires to a netlist network with 155 inputs and 49 outputs.

3.109.91.1. Executing ABC.

3.109.92. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$117091$abc$65708$bus_intf.bus_buffer.genblk10[1].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 672 gates and 915 wires to a netlist network with 243 inputs and 193 outputs.

3.109.92.1. Executing ABC.

3.109.93. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$117764$abc$66098$bus_intf.bus_buffer.genblk10[1].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

3.109.93.1. Executing ABC.

3.109.94. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$117800$abc$66126$bus_intf.bus_buffer.genblk10[1].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 99 gates and 148 wires to a netlist network with 49 inputs and 18 outputs.

3.109.94.1. Executing ABC.

3.109.95. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$117908$abc$66557$bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 394 gates and 760 wires to a netlist network with 366 inputs and 213 outputs.

3.109.95.1. Executing ABC.

3.109.96. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$117800$abc$67257$bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 189 gates and 355 wires to a netlist network with 166 inputs and 54 outputs.

3.109.96.1. Executing ABC.

3.109.97. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$118555$abc$67459$bus_intf.bus_buffer.genblk10[2].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 675 gates and 941 wires to a netlist network with 266 inputs and 170 outputs.

3.109.97.1. Executing ABC.

3.109.98. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$119254$abc$67881$bus_intf.bus_buffer.genblk10[2].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 32 gates and 57 wires to a netlist network with 25 inputs and 19 outputs.

3.109.98.1. Executing ABC.

3.109.99. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$119291$abc$67929$bus_intf.bus_buffer.genblk10[2].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 115 gates and 173 wires to a netlist network with 58 inputs and 28 outputs.

3.109.99.1. Executing ABC.

3.109.100. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$119418$abc$68381$bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 293 gates and 498 wires to a netlist network with 205 inputs and 202 outputs.

3.109.100.1. Executing ABC.

3.109.101. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$119291$abc$68632$bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 209 gates and 381 wires to a netlist network with 172 inputs and 59 outputs.

3.109.101.1. Executing ABC.

3.109.102. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$119877$abc$68876$bus_intf.bus_buffer.genblk10[3].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 679 gates and 947 wires to a netlist network with 268 inputs and 172 outputs.

3.109.102.1. Executing ABC.

3.109.103. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$120566$abc$69266$bus_intf.bus_buffer.genblk10[3].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 11 outputs.

3.109.103.1. Executing ABC.

3.109.104. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$120602$abc$69294$bus_intf.bus_buffer.genblk10[3].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 109 gates and 161 wires to a netlist network with 52 inputs and 26 outputs.

3.109.104.1. Executing ABC.

3.109.105. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$120716$abc$69728$bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 383 gates and 670 wires to a netlist network with 287 inputs and 192 outputs.

3.109.105.1. Executing ABC.

3.109.106. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$120602$abc$70044$bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 233 gates and 441 wires to a netlist network with 208 inputs and 57 outputs.

3.109.106.1. Executing ABC.

3.109.107. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$121418$abc$70239$bus_intf.bus_buffer.genblk10[4].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 382 gates and 586 wires to a netlist network with 204 inputs and 193 outputs.

3.109.107.1. Executing ABC.

3.109.108. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$122128$abc$70661$bus_intf.bus_buffer.genblk10[4].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 31 gates and 56 wires to a netlist network with 25 inputs and 13 outputs.

3.109.108.1. Executing ABC.

3.109.109. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$122158$abc$71150$bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 309 gates and 583 wires to a netlist network with 274 inputs and 185 outputs.

3.109.109.1. Executing ABC.

3.109.110. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, asynchronously reset by !\rst_l
Extracted 1177 gates and 1428 wires to a netlist network with 251 inputs and 246 outputs.

3.109.110.1. Executing ABC.

3.109.111. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$122553$abc$93077$auto$opt_dff.cc:219:make_patterns_logic$22831, asynchronously reset by !\rst_l
Extracted 144 gates and 272 wires to a netlist network with 128 inputs and 47 outputs.

3.109.111.1. Executing ABC.

yosys> abc -dff

3.110. Executing ABC pass (technology mapping using ABC).

3.110.1. Summary of detected clock domains:
  131 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$122729$abc$122440$abc$70701$bus_intf.bus_buffer.genblk10[4].buf_state_ff.en, arst=!\rst_l, srst={ }
  160 cells in clk=$abc$93163$abc$83947$dccm_ctl.Gen_dccm_enable.dccm_rden_mff.clk, en={ }, arst=!\rst_l, srst={ }
  252 cells in clk=$abc$93302$abc$82765$lsu_lsc_ctl.end_addr_hi_mff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  12 cells in clk=$abc$99412$abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, en=$abc$123975$abc$94142$abc$78668$bus_intf.bus_buffer.obuf_rdrsp_pend_ff.en, arst=!\rst_l, srst={ }
  77 cells in clk=$abc$99412$abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, en=$abc$127548$abc$97282$abc$90819$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$124066$abc$94249$abc$78796$auto$opt_dff.cc:219:make_patterns_logic$22859, arst=!\rst_l, srst={ }
  13 cells in clk=$abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en=$abc$124112$abc$94336$abc$78735$auto$opt_dff.cc:219:make_patterns_logic$22641, arst=!\rst_l, srst={ }
  43 cells in clk=$abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$124126$abc$94347$abc$78976$auto$opt_dff.cc:219:make_patterns_logic$22670, arst=!\rst_l, srst={ }
  37 cells in clk=$abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$124171$abc$94703$abc$78931$auto$opt_dff.cc:219:make_patterns_logic$22663, arst=!\rst_l, srst={ }
  39 cells in clk=$abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$124215$abc$94748$abc$78886$auto$opt_dff.cc:219:make_patterns_logic$22656, arst=!\rst_l, srst={ }
  208 cells in clk=$abc$94791$abc$81329$dccm_ctl.L2U1_Plus1_1.store_data_rff.clk, en={ }, arst=!\rst_l, srst={ }
  354 cells in clk=$abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en=$abc$124493$abc$96213$abc$87513$stbuf.RdPtrff.en, arst=!\rst_l, srst={ }
  67 cells in clk=$abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$124877$abc$96620$abc$87987$auto$opt_dff.cc:219:make_patterns_logic$22649, arst=!\rst_l, srst={ }
  47 cells in clk=$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$124947$abc$96690$abc$93026$auto$opt_dff.cc:219:make_patterns_logic$22810, arst=!\rst_l, srst={ }
  43 cells in clk=$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$124993$abc$96735$abc$92949$auto$opt_dff.cc:219:make_patterns_logic$22824, arst=!\rst_l, srst={ }
  39 cells in clk=$abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$125039$abc$96781$abc$92904$auto$opt_dff.cc:219:make_patterns_logic$22803, arst=!\rst_l, srst={ }
  45 cells in clk=$abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$125083$abc$97096$abc$88808$auto$opt_dff.cc:219:make_patterns_logic$22845, arst=!\rst_l, srst={ }
  44 cells in clk=$abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$125128$abc$97142$abc$88688$auto$opt_dff.cc:219:make_patterns_logic$22817, arst=!\rst_l, srst={ }
  34 cells in clk=$abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$125172$abc$97187$abc$88543$auto$opt_dff.cc:219:make_patterns_logic$22789, arst=!\rst_l, srst={ }
  41 cells in clk=$abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$125215$abc$97237$abc$88417$auto$opt_dff.cc:219:make_patterns_logic$22761, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$125259$abc$97959$abc$88291$auto$opt_dff.cc:219:make_patterns_logic$22733, arst=!\rst_l, srst={ }
  42 cells in clk=$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$125303$abc$98004$abc$88039$auto$opt_dff.cc:219:make_patterns_logic$22677, arst=!\rst_l, srst={ }
  56 cells in clk=$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$125361$abc$98049$abc$88165$auto$opt_dff.cc:219:make_patterns_logic$22705, arst=!\rst_l, srst={ }
  90 cells in clk=$abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  47 cells in clk=$abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$127085$abc$94293$abc$78751$auto$opt_dff.cc:219:make_patterns_logic$22852, arst=!\rst_l, srst={ }
  75 cells in clk=$abc$96004$abc$82675$lsu_lsc_ctl.end_addr_hi_rff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  276 cells in clk=$abc$99156$abc$77479$bus_intf.bus_buffer.ibuf_byteenff.genblock.dffs.clk, en=$abc$127225$abc$99156$abc$77479$bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  39 cells in clk=$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$127502$abc$96101$abc$79111$auto$opt_dff.cc:219:make_patterns_logic$22698, arst=!\rst_l, srst={ }
  89 cells in clk=$abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$128215$abc$100360$abc$78841$auto$opt_dff.cc:219:make_patterns_logic$22866, arst=!\rst_l, srst={ }
  298 cells in clk=$abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en={ }, arst=!\rst_l, srst={ }
  69 cells in clk=$abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  41 cells in clk=$abc$128285$abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, en=$abc$128910$abc$101726$abc$87476$stbuf.WrPtrff.en, arst=!\rst_l, srst={ }
  92 cells in clk=$abc$124877$abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  80 cells in clk=$abc$127502$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  871 cells in clk=$abc$99412$abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, en={ }, arst=!\rst_l, srst={ }
  234 cells in clk=$abc$94392$abc$81017$dccm_ctl.L2U_Plus1_1.dccm_data_ecc_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  69 cells in clk=$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  106 cells in clk=$abc$102096$abc$81532$dccm_ctl.L2U1_Plus1_1.dccm_wrdata_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  100 cells in clk=$abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$130243$abc$102297$abc$87431$auto$opt_dff.cc:219:make_patterns_logic$22796, arst=!\rst_l, srst={ }
  632 cells in clk=$abc$102401$abc$91679$bus_intf.bus_buffer.lsu_WrPtr0_rff.clk, en={ }, arst=!\rst_l, srst={ }
  83 cells in clk=$abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  38 cells in clk=$abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$131063$abc$103146$abc$79426$auto$opt_dff.cc:219:make_patterns_logic$22768, arst=!\rst_l, srst={ }
  47 cells in clk=$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$131106$abc$103189$abc$79336$auto$opt_dff.cc:219:make_patterns_logic$22747, arst=!\rst_l, srst={ }
  45 cells in clk=$abc$130022$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$131151$abc$103234$abc$79246$auto$opt_dff.cc:219:make_patterns_logic$22726, arst=!\rst_l, srst={ }
  43 cells in clk=$abc$130022$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$131196$abc$103279$abc$79156$auto$opt_dff.cc:219:make_patterns_logic$22712, arst=!\rst_l, srst={ }
  56 cells in clk=\active_clk, en={ }, arst=!\rst_l, srst={ }
  29 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$131297$abc$103379$abc$74849$bus_intf.bus_buffer.genblk10[7].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  28 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$131339$abc$103435$abc$73457$bus_intf.bus_buffer.genblk10[6].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  47 cells in clk=$abc$127502$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$131373$abc$103474$abc$79021$auto$opt_dff.cc:219:make_patterns_logic$22684, arst=!\rst_l, srst={ }
  116 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$131438$abc$103822$abc$75940$bus_intf.bus_buffer.genblk10[7].buf_state_ff.en, arst=!\rst_l, srst={ }
  339 cells in clk=$abc$103533$abc$73931$bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  701 cells in clk=$abc$103958$abc$73033$bus_intf.bus_buffer.genblk10[6].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  39 cells in clk=$abc$104610$abc$78703$bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, en=$abc$132626$abc$104610$abc$78681$flatten\bus_intf.\bus_buffer.$verific$n4219$5774, arst=!\rst_l, srst={ }
  207 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$132672$abc$104656$abc$74182$bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  88 cells in clk=$abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  106 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$132993$abc$104953$abc$73489$bus_intf.bus_buffer.genblk10[6].buf_state_ff.en, arst=!\rst_l, srst={ }
  237 cells in clk=$abc$106031$abc$80754$dccm_ctl.L2U_Plus1_1.dccm_rdata_hi_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  84 cells in clk=$abc$127502$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$134413$abc$106179$abc$79066$auto$opt_dff.cc:219:make_patterns_logic$22691, arst=!\rst_l, srst={ }
  194 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$122729$abc$106268$abc$71401$bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  96 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$134719$abc$106479$abc$72025$bus_intf.bus_buffer.genblk10[5].buf_state_ff.en, arst=!\rst_l, srst={ }
  25 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$134845$abc$106628$abc$71997$bus_intf.bus_buffer.genblk10[5].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  751 cells in clk=$abc$106680$abc$74389$bus_intf.bus_buffer.genblk10[7].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  687 cells in clk=$abc$107429$abc$71602$bus_intf.bus_buffer.genblk10[5].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  313 cells in clk=$abc$108089$abc$72457$bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  82 cells in clk=$abc$130022$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$136626$abc$108358$abc$79201$auto$opt_dff.cc:219:make_patterns_logic$22719, arst=!\rst_l, srst={ }
  220 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$136715$abc$108447$abc$72845$bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  34 cells in clk=$abc$108656$abc$80568$dccm_ctl.L2U_Plus1_1.picm_rddata_rff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  80 cells in clk=$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$138132$abc$108807$abc$79291$auto$opt_dff.cc:219:make_patterns_logic$22740, arst=!\rst_l, srst={ }
  156 cells in clk=$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$138187$abc$108862$abc$79381$auto$opt_dff.cc:219:make_patterns_logic$22754, arst=!\rst_l, srst={ }
  36 cells in clk=$abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$138274$abc$108960$abc$79471$auto$opt_dff.cc:219:make_patterns_logic$22775, arst=!\rst_l, srst={ }
  402 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$138361$abc$109049$abc$76377$bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  1060 cells in clk=$abc$109495$abc$86212$bus_intf.is_sideeffects_rff.clk, en={ }, arst=!\rst_l, srst={ }
  283 cells in clk=$abc$93557$abc$82437$lsu_lsc_ctl.sdmff.clk, en={ }, arst=!\rst_l, srst={ }
  1581 cells in clk=$abc$94978$abc$82981$lsu_lsc_ctl.bus_read_data_r_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  90 cells in clk=$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$123929$abc$94097$abc$81695$auto$opt_dff.cc:219:make_patterns_logic$22782, arst=!\rst_l, srst={ }
  864 cells in clk=$abc$98215$abc$81740$dccm_ctl.Gen_dccm_enable.ld_sec_addr_hi_rff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  899 cells in clk=$abc$111063$abc$76805$bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1008 cells in clk=$abc$100552$abc$77593$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  67 cells in clk=$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  31 cells in clk=$abc$132626$abc$104610$abc$78703$bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, en={ }, arst=!\rst_l, srst={ }
  664 cells in clk=$abc$97282$abc$90819$bus_intf.bus_buffer.obuf_byteenff.genblock.dffs.genblock.dffs.clk, en=$abc$127548$abc$97282$abc$90819$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  1921 cells in clk=$abc$113421$abc$84061$dma_mem_tag_mff.clk, en={ }, arst=!\rst_l, srst={ }
  78 cells in clk=$abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$144289$abc$115403$abc$79516$auto$opt_dff.cc:219:make_patterns_logic$22838, arst=!\rst_l, srst={ }
  295 cells in clk=$abc$115453$abc$64044$bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  36 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$145438$abc$116445$abc$64732$bus_intf.bus_buffer.genblk10[0].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  144 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$145478$abc$116488$abc$64788$bus_intf.bus_buffer.genblk10[0].buf_state_ff.en, arst=!\rst_l, srst={ }
  277 cells in clk=$abc$116615$abc$65247$bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  171 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$145893$abc$116488$abc$65498$bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  30 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$146779$abc$117764$abc$66098$bus_intf.bus_buffer.genblk10[1].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  647 cells in clk=$abc$117091$abc$65708$bus_intf.bus_buffer.genblk10[1].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  100 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$146813$abc$117800$abc$66126$bus_intf.bus_buffer.genblk10[1].buf_state_ff.en, arst=!\rst_l, srst={ }
  404 cells in clk=$abc$117908$abc$66557$bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  204 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$147363$abc$117800$abc$67257$bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  30 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$148260$abc$119254$abc$67881$bus_intf.bus_buffer.genblk10[2].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  121 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$148300$abc$119291$abc$67929$bus_intf.bus_buffer.genblk10[2].buf_state_ff.en, arst=!\rst_l, srst={ }
  325 cells in clk=$abc$119418$abc$68381$bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  220 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$148760$abc$119291$abc$68632$bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  684 cells in clk=$abc$118555$abc$67459$bus_intf.bus_buffer.genblk10[2].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  33 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$149679$abc$120566$abc$69266$bus_intf.bus_buffer.genblk10[3].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  662 cells in clk=$abc$119877$abc$68876$bus_intf.bus_buffer.genblk10[3].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  105 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$149711$abc$120602$abc$69294$bus_intf.bus_buffer.genblk10[3].buf_state_ff.en, arst=!\rst_l, srst={ }
  598 cells in clk=$abc$115769$abc$64360$bus_intf.bus_buffer.genblk10[0].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  489 cells in clk=$abc$120716$abc$69728$bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  206 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$150275$abc$120602$abc$70044$bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, arst=!\rst_l, srst={ }
  774 cells in clk=$abc$121418$abc$70239$bus_intf.bus_buffer.genblk10[4].buf_dataff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  34 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en=$abc$150953$abc$122128$abc$70661$bus_intf.bus_buffer.genblk10[4].buf_ldfwdff.en, arst=!\rst_l, srst={ }
  1019 cells in clk=$abc$105088$abc$79620$dccm_ctl.L2U_Plus1_1.stbuf_fwddata_ff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  1183 cells in clk=$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, en={ }, arst=!\rst_l, srst={ }
  204 cells in clk=$abc$122158$abc$71150$bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.dff.clk, en={ }, arst=!\rst_l, srst={ }
  137 cells in clk=$abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, en=$abc$152540$abc$122553$abc$93077$auto$opt_dff.cc:219:make_patterns_logic$22831, arst=!\rst_l, srst={ }

3.110.2. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$122729$abc$122440$abc$70701$bus_intf.bus_buffer.genblk10[4].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 131 gates and 196 wires to a netlist network with 65 inputs and 47 outputs.

3.110.2.1. Executing ABC.

3.110.3. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123257$abc$93163$abc$83947$dccm_ctl.Gen_dccm_enable.dccm_rden_mff.clk, asynchronously reset by !\rst_l
Extracted 159 gates and 296 wires to a netlist network with 137 inputs and 47 outputs.

3.110.3.1. Executing ABC.

3.110.4. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123422$abc$93302$abc$82765$lsu_lsc_ctl.end_addr_hi_mff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 223 gates and 368 wires to a netlist network with 145 inputs and 87 outputs.

3.110.4.1. Executing ABC.

3.110.5. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129167$abc$99412$abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, enabled by $abc$123975$abc$94142$abc$78668$bus_intf.bus_buffer.obuf_rdrsp_pend_ff.en, asynchronously reset by !\rst_l
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 3 outputs.

3.110.5.1. Executing ABC.

3.110.6. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129167$abc$99412$abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, enabled by $abc$127548$abc$97282$abc$90819$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 77 gates and 142 wires to a netlist network with 65 inputs and 29 outputs.

3.110.6.1. Executing ABC.

3.110.7. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132891$abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$124066$abc$94249$abc$78796$auto$opt_dff.cc:219:make_patterns_logic$22859, asynchronously reset by !\rst_l
Extracted 44 gates and 75 wires to a netlist network with 31 inputs and 25 outputs.

3.110.7.1. Executing ABC.

3.110.8. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$128285$abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, enabled by $abc$124112$abc$94336$abc$78735$auto$opt_dff.cc:219:make_patterns_logic$22641, asynchronously reset by !\rst_l
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 9 outputs.

3.110.8.1. Executing ABC.

3.110.9. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124877$abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$124126$abc$94347$abc$78976$auto$opt_dff.cc:219:make_patterns_logic$22670, asynchronously reset by !\rst_l
Extracted 43 gates and 72 wires to a netlist network with 29 inputs and 25 outputs.

3.110.9.1. Executing ABC.

3.110.10. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124877$abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$124171$abc$94703$abc$78931$auto$opt_dff.cc:219:make_patterns_logic$22663, asynchronously reset by !\rst_l
Extracted 37 gates and 63 wires to a netlist network with 26 inputs and 25 outputs.

3.110.10.1. Executing ABC.

3.110.11. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124877$abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$124215$abc$94748$abc$78886$auto$opt_dff.cc:219:make_patterns_logic$22656, asynchronously reset by !\rst_l
Extracted 39 gates and 67 wires to a netlist network with 28 inputs and 25 outputs.

3.110.11.1. Executing ABC.

3.110.12. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124258$abc$94791$abc$81329$dccm_ctl.L2U1_Plus1_1.store_data_rff.clk, asynchronously reset by !\rst_l
Extracted 207 gates and 283 wires to a netlist network with 76 inputs and 129 outputs.

3.110.12.1. Executing ABC.

3.110.13. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$128285$abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, enabled by $abc$124493$abc$96213$abc$87513$stbuf.RdPtrff.en, asynchronously reset by !\rst_l
Extracted 354 gates and 699 wires to a netlist network with 345 inputs and 199 outputs.

3.110.13.1. Executing ABC.

3.110.14. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124877$abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$124877$abc$96620$abc$87987$auto$opt_dff.cc:219:make_patterns_logic$22649, asynchronously reset by !\rst_l
Extracted 66 gates and 114 wires to a netlist network with 48 inputs and 29 outputs.

3.110.14.1. Executing ABC.

3.110.15. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$124947$abc$96690$abc$93026$auto$opt_dff.cc:219:make_patterns_logic$22810, asynchronously reset by !\rst_l
Extracted 46 gates and 78 wires to a netlist network with 32 inputs and 26 outputs.

3.110.15.1. Executing ABC.

3.110.16. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$124993$abc$96735$abc$92949$auto$opt_dff.cc:219:make_patterns_logic$22824, asynchronously reset by !\rst_l
Extracted 43 gates and 72 wires to a netlist network with 29 inputs and 25 outputs.

3.110.16.1. Executing ABC.

3.110.17. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154215$abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$125039$abc$96781$abc$92904$auto$opt_dff.cc:219:make_patterns_logic$22803, asynchronously reset by !\rst_l
Extracted 39 gates and 67 wires to a netlist network with 28 inputs and 25 outputs.

3.110.17.1. Executing ABC.

3.110.18. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132891$abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$125083$abc$97096$abc$88808$auto$opt_dff.cc:219:make_patterns_logic$22845, asynchronously reset by !\rst_l
Extracted 45 gates and 68 wires to a netlist network with 23 inputs and 25 outputs.

3.110.18.1. Executing ABC.

3.110.19. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$125128$abc$97142$abc$88688$auto$opt_dff.cc:219:make_patterns_logic$22817, asynchronously reset by !\rst_l
Extracted 43 gates and 68 wires to a netlist network with 25 inputs and 26 outputs.

3.110.19.1. Executing ABC.

3.110.20. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154215$abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$125172$abc$97187$abc$88543$auto$opt_dff.cc:219:make_patterns_logic$22789, asynchronously reset by !\rst_l
Extracted 34 gates and 56 wires to a netlist network with 22 inputs and 25 outputs.

3.110.20.1. Executing ABC.

3.110.21. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$125215$abc$97237$abc$88417$auto$opt_dff.cc:219:make_patterns_logic$22761, asynchronously reset by !\rst_l
Extracted 41 gates and 70 wires to a netlist network with 29 inputs and 25 outputs.

3.110.21.1. Executing ABC.

3.110.22. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$142136$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$125259$abc$97959$abc$88291$auto$opt_dff.cc:219:make_patterns_logic$22733, asynchronously reset by !\rst_l
Extracted 42 gates and 65 wires to a netlist network with 23 inputs and 25 outputs.

3.110.22.1. Executing ABC.

3.110.23. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127502$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$125303$abc$98004$abc$88039$auto$opt_dff.cc:219:make_patterns_logic$22677, asynchronously reset by !\rst_l
Extracted 42 gates and 65 wires to a netlist network with 23 inputs and 25 outputs.

3.110.23.1. Executing ABC.

3.110.24. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130022$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$125361$abc$98049$abc$88165$auto$opt_dff.cc:219:make_patterns_logic$22705, asynchronously reset by !\rst_l
Extracted 56 gates and 94 wires to a netlist network with 38 inputs and 33 outputs.

3.110.24.1. Executing ABC.

3.110.25. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154388$abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 90 gates and 148 wires to a netlist network with 58 inputs and 70 outputs.

3.110.25.1. Executing ABC.

3.110.26. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132891$abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$127085$abc$94293$abc$78751$auto$opt_dff.cc:219:make_patterns_logic$22852, asynchronously reset by !\rst_l
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 32 outputs.

3.110.26.1. Executing ABC.

3.110.27. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127128$abc$96004$abc$82675$lsu_lsc_ctl.end_addr_hi_rff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 74 gates and 143 wires to a netlist network with 69 inputs and 51 outputs.

3.110.27.1. Executing ABC.

3.110.28. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127225$abc$99156$abc$77479$bus_intf.bus_buffer.ibuf_byteenff.genblock.dffs.clk, enabled by $abc$127225$abc$99156$abc$77479$bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 275 gates and 447 wires to a netlist network with 172 inputs and 162 outputs.

3.110.28.1. Executing ABC.

3.110.29. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127502$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$127502$abc$96101$abc$79111$auto$opt_dff.cc:219:make_patterns_logic$22698, asynchronously reset by !\rst_l
Extracted 39 gates and 64 wires to a netlist network with 25 inputs and 25 outputs.

3.110.29.1. Executing ABC.

3.110.30. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132891$abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$128215$abc$100360$abc$78841$auto$opt_dff.cc:219:make_patterns_logic$22866, asynchronously reset by !\rst_l
Extracted 89 gates and 163 wires to a netlist network with 74 inputs and 32 outputs.

3.110.30.1. Executing ABC.

3.110.31. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$128285$abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, asynchronously reset by !\rst_l
Extracted 297 gates and 374 wires to a netlist network with 77 inputs and 108 outputs.

3.110.31.1. Executing ABC.

3.110.32. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154215$abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 69 gates and 123 wires to a netlist network with 54 inputs and 65 outputs.

3.110.32.1. Executing ABC.

3.110.33. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$155355$abc$128285$abc$96831$abc$78735$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_byteenff.genblk1.dffsc.clk, enabled by $abc$128910$abc$101726$abc$87476$stbuf.WrPtrff.en, asynchronously reset by !\rst_l
Extracted 41 gates and 66 wires to a netlist network with 25 inputs and 15 outputs.

3.110.33.1. Executing ABC.

3.110.34. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154148$abc$124877$abc$101777$abc$78886$stbuf.Gen_dccm_enable.GenStBuf[7].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 92 gates and 153 wires to a netlist network with 61 inputs and 74 outputs.

3.110.34.1. Executing ABC.

3.110.35. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127502$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 80 gates and 135 wires to a netlist network with 55 inputs and 68 outputs.

3.110.35.1. Executing ABC.

3.110.36. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$129167$abc$99412$abc$88966$bus_intf.bus_buffer.ibuf_timerff.clk, asynchronously reset by !\rst_l
Extracted 870 gates and 1474 wires to a netlist network with 604 inputs and 322 outputs.

3.110.36.1. Executing ABC.

3.110.37. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$128648$abc$94392$abc$81017$dccm_ctl.L2U_Plus1_1.dccm_data_ecc_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 233 gates and 293 wires to a netlist network with 60 inputs and 143 outputs.

3.110.37.1. Executing ABC.

3.110.38. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130022$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 69 gates and 123 wires to a netlist network with 54 inputs and 66 outputs.

3.110.38.1. Executing ABC.

3.110.39. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130117$abc$102096$abc$81532$dccm_ctl.L2U1_Plus1_1.dccm_wrdata_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 105 gates and 216 wires to a netlist network with 111 inputs and 70 outputs.

3.110.39.1. Executing ABC.

3.110.40. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154215$abc$124947$abc$102297$abc$87431$stbuf.Gen_dccm_enable.GenStBuf[2].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$130243$abc$102297$abc$87431$auto$opt_dff.cc:219:make_patterns_logic$22796, asynchronously reset by !\rst_l
Extracted 100 gates and 186 wires to a netlist network with 86 inputs and 39 outputs.

3.110.40.1. Executing ABC.

3.110.41. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130351$abc$102401$abc$91679$bus_intf.bus_buffer.lsu_WrPtr0_rff.clk, asynchronously reset by !\rst_l
Extracted 631 gates and 1092 wires to a netlist network with 461 inputs and 262 outputs.

3.110.41.1. Executing ABC.

3.110.42. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 83 gates and 143 wires to a netlist network with 60 inputs and 67 outputs.

3.110.42.1. Executing ABC.

3.110.43. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$131063$abc$103146$abc$79426$auto$opt_dff.cc:219:make_patterns_logic$22768, asynchronously reset by !\rst_l
Extracted 38 gates and 65 wires to a netlist network with 27 inputs and 25 outputs.

3.110.43.1. Executing ABC.

3.110.44. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$142136$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$131106$abc$103189$abc$79336$auto$opt_dff.cc:219:make_patterns_logic$22747, asynchronously reset by !\rst_l
Extracted 46 gates and 76 wires to a netlist network with 30 inputs and 26 outputs.

3.110.44.1. Executing ABC.

3.110.45. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130022$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$131151$abc$103234$abc$79246$auto$opt_dff.cc:219:make_patterns_logic$22726, asynchronously reset by !\rst_l
Extracted 45 gates and 73 wires to a netlist network with 28 inputs and 25 outputs.

3.110.45.1. Executing ABC.

3.110.46. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$130022$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$131196$abc$103279$abc$79156$auto$opt_dff.cc:219:make_patterns_logic$22712, asynchronously reset by !\rst_l
Extracted 42 gates and 71 wires to a netlist network with 29 inputs and 26 outputs.

3.110.46.1. Executing ABC.

3.110.47. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \active_clk, asynchronously reset by !\rst_l
Extracted 56 gates and 90 wires to a netlist network with 34 inputs and 25 outputs.

3.110.47.1. Executing ABC.

3.110.48. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$131297$abc$103379$abc$74849$bus_intf.bus_buffer.genblk10[7].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 29 gates and 47 wires to a netlist network with 18 inputs and 12 outputs.

3.110.48.1. Executing ABC.

3.110.49. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$131339$abc$103435$abc$73457$bus_intf.bus_buffer.genblk10[6].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 28 gates and 44 wires to a netlist network with 16 inputs and 11 outputs.

3.110.49.1. Executing ABC.

3.110.50. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127502$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$131373$abc$103474$abc$79021$auto$opt_dff.cc:219:make_patterns_logic$22684, asynchronously reset by !\rst_l
Extracted 46 gates and 84 wires to a netlist network with 38 inputs and 30 outputs.

3.110.50.1. Executing ABC.

3.110.51. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$131438$abc$103822$abc$75940$bus_intf.bus_buffer.genblk10[7].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 116 gates and 174 wires to a netlist network with 58 inputs and 22 outputs.

3.110.51.1. Executing ABC.

3.110.52. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$131561$abc$103533$abc$73931$bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 338 gates and 602 wires to a netlist network with 264 inputs and 204 outputs.

3.110.52.1. Executing ABC.

3.110.53. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$131918$abc$103958$abc$73033$bus_intf.bus_buffer.genblk10[6].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 700 gates and 981 wires to a netlist network with 281 inputs and 184 outputs.

3.110.53.1. Executing ABC.

3.110.54. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132626$abc$104610$abc$78703$bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, enabled by $abc$132626$abc$104610$abc$78681$flatten\bus_intf.\bus_buffer.$verific$n4219$5774, asynchronously reset by !\rst_l
Extracted 39 gates and 62 wires to a netlist network with 23 inputs and 32 outputs.

3.110.54.1. Executing ABC.

3.110.55. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$132672$abc$104656$abc$74182$bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 207 gates and 389 wires to a netlist network with 182 inputs and 56 outputs.

3.110.55.1. Executing ABC.

3.110.56. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132891$abc$97096$abc$78751$stbuf.Gen_dccm_enable.GenStBuf[0].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 87 gates and 150 wires to a netlist network with 63 inputs and 69 outputs.

3.110.56.1. Executing ABC.

3.110.57. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$132993$abc$104953$abc$73489$bus_intf.bus_buffer.genblk10[6].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 106 gates and 155 wires to a netlist network with 49 inputs and 20 outputs.

3.110.57.1. Executing ABC.

3.110.58. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134122$abc$106031$abc$80754$dccm_ctl.L2U_Plus1_1.dccm_rdata_hi_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 236 gates and 281 wires to a netlist network with 45 inputs and 118 outputs.

3.110.58.1. Executing ABC.

3.110.59. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158585$abc$127502$abc$101895$abc$79021$stbuf.Gen_dccm_enable.GenStBuf[6].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$134413$abc$106179$abc$79066$auto$opt_dff.cc:219:make_patterns_logic$22691, asynchronously reset by !\rst_l
Extracted 84 gates and 156 wires to a netlist network with 72 inputs and 31 outputs.

3.110.59.1. Executing ABC.

3.110.60. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$122729$abc$106268$abc$71401$bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 194 gates and 367 wires to a netlist network with 173 inputs and 53 outputs.

3.110.60.1. Executing ABC.

3.110.61. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$134719$abc$106479$abc$72025$bus_intf.bus_buffer.genblk10[5].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 96 gates and 144 wires to a netlist network with 48 inputs and 19 outputs.

3.110.61.1. Executing ABC.

3.110.62. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$134845$abc$106628$abc$71997$bus_intf.bus_buffer.genblk10[5].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 11 outputs.

3.110.62.1. Executing ABC.

3.110.63. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$134880$abc$106680$abc$74389$bus_intf.bus_buffer.genblk10[7].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 750 gates and 1030 wires to a netlist network with 280 inputs and 168 outputs.

3.110.63.1. Executing ABC.

3.110.64. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$135619$abc$107429$abc$71602$bus_intf.bus_buffer.genblk10[5].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 686 gates and 960 wires to a netlist network with 274 inputs and 179 outputs.

3.110.64.1. Executing ABC.

3.110.65. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136300$abc$108089$abc$72457$bus_intf.bus_buffer.genblk10[6].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 312 gates and 584 wires to a netlist network with 272 inputs and 192 outputs.

3.110.65.1. Executing ABC.

3.110.66. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158418$abc$130022$abc$101996$abc$79156$stbuf.Gen_dccm_enable.GenStBuf[5].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$136626$abc$108358$abc$79201$auto$opt_dff.cc:219:make_patterns_logic$22719, asynchronously reset by !\rst_l
Extracted 82 gates and 148 wires to a netlist network with 66 inputs and 30 outputs.

3.110.66.1. Executing ABC.

3.110.67. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$136715$abc$108447$abc$72845$bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 220 gates and 414 wires to a netlist network with 194 inputs and 62 outputs.

3.110.67.1. Executing ABC.

3.110.68. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$136919$abc$108656$abc$80568$dccm_ctl.L2U_Plus1_1.picm_rddata_rff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 33 outputs.

3.110.68.1. Executing ABC.

3.110.69. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158331$abc$142136$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$138132$abc$108807$abc$79291$auto$opt_dff.cc:219:make_patterns_logic$22740, asynchronously reset by !\rst_l
Extracted 80 gates and 146 wires to a netlist network with 66 inputs and 34 outputs.

3.110.69.1. Executing ABC.

3.110.70. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158331$abc$142136$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$138187$abc$108862$abc$79381$auto$opt_dff.cc:219:make_patterns_logic$22754, asynchronously reset by !\rst_l
Extracted 156 gates and 271 wires to a netlist network with 115 inputs and 57 outputs.

3.110.70.1. Executing ABC.

3.110.71. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$138274$abc$108960$abc$79471$auto$opt_dff.cc:219:make_patterns_logic$22775, asynchronously reset by !\rst_l
Extracted 36 gates and 59 wires to a netlist network with 23 inputs and 25 outputs.

3.110.71.1. Executing ABC.

3.110.72. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$138361$abc$109049$abc$76377$bus_intf.bus_buffer.genblk10[7].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 402 gates and 766 wires to a netlist network with 364 inputs and 126 outputs.

3.110.72.1. Executing ABC.

3.110.73. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$139934$abc$109495$abc$86212$bus_intf.is_sideeffects_rff.clk, asynchronously reset by !\rst_l
Extracted 1059 gates and 1829 wires to a netlist network with 770 inputs and 806 outputs.

3.110.73.1. Executing ABC.

3.110.74. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123717$abc$93557$abc$82437$lsu_lsc_ctl.sdmff.clk, asynchronously reset by !\rst_l
Extracted 282 gates and 476 wires to a netlist network with 194 inputs and 126 outputs.

3.110.74.1. Executing ABC.

3.110.75. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$125500$abc$94978$abc$82981$lsu_lsc_ctl.bus_read_data_r_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1580 gates and 2417 wires to a netlist network with 837 inputs and 101 outputs.

3.110.75.1. Executing ABC.

3.110.76. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$123929$abc$103043$abc$79426$stbuf.Gen_dccm_enable.GenStBuf[3].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$123929$abc$94097$abc$81695$auto$opt_dff.cc:219:make_patterns_logic$22782, asynchronously reset by !\rst_l
Extracted 89 gates and 164 wires to a netlist network with 75 inputs and 31 outputs.

3.110.76.1. Executing ABC.

3.110.77. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$137062$abc$98215$abc$81740$dccm_ctl.Gen_dccm_enable.ld_sec_addr_hi_rff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 863 gates and 1290 wires to a netlist network with 427 inputs and 275 outputs.

3.110.77.1. Executing ABC.

3.110.78. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$141161$abc$111063$abc$76805$bus_intf.bus_buffer.ibuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 898 gates and 1101 wires to a netlist network with 203 inputs and 628 outputs.

3.110.78.1. Executing ABC.

3.110.79. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$138770$abc$100552$abc$77593$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1007 gates and 1606 wires to a netlist network with 599 inputs and 278 outputs.

3.110.79.1. Executing ABC.

3.110.80. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$158331$abc$142136$abc$102195$abc$79291$stbuf.Gen_dccm_enable.GenStBuf[4].stbuf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 67 gates and 119 wires to a netlist network with 52 inputs and 65 outputs.

3.110.80.1. Executing ABC.

3.110.81. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$132626$abc$104610$abc$78703$bus_intf.bus_buffer.obuf_cmd_done_ff.genblk1.dff.clk, asynchronously reset by !\rst_l
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 18 outputs.

3.110.81.1. Executing ABC.

3.110.82. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$127548$abc$97282$abc$90819$bus_intf.bus_buffer.obuf_byteenff.genblock.dffs.genblock.dffs.clk, enabled by $abc$127548$abc$97282$abc$90819$bus_intf.bus_buffer.obuf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 663 gates and 1142 wires to a netlist network with 479 inputs and 53 outputs.

3.110.82.1. Executing ABC.

3.110.83. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$142262$abc$113421$abc$84061$dma_mem_tag_mff.clk, asynchronously reset by !\rst_l
Extracted 1916 gates and 2533 wires to a netlist network with 617 inputs and 428 outputs.

3.110.83.1. Executing ABC.

3.110.84. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154388$abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$144289$abc$115403$abc$79516$auto$opt_dff.cc:219:make_patterns_logic$22838, asynchronously reset by !\rst_l
Extracted 78 gates and 139 wires to a netlist network with 61 inputs and 34 outputs.

3.110.84.1. Executing ABC.

3.110.85. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$144478$abc$115453$abc$64044$bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 294 gates and 518 wires to a netlist network with 224 inputs and 190 outputs.

3.110.85.1. Executing ABC.

3.110.86. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$145438$abc$116445$abc$64732$bus_intf.bus_buffer.genblk10[0].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 36 gates and 62 wires to a netlist network with 26 inputs and 19 outputs.

3.110.86.1. Executing ABC.

3.110.87. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$145478$abc$116488$abc$64788$bus_intf.bus_buffer.genblk10[0].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 144 gates and 214 wires to a netlist network with 70 inputs and 30 outputs.

3.110.87.1. Executing ABC.

3.110.88. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$145592$abc$116615$abc$65247$bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 276 gates and 506 wires to a netlist network with 230 inputs and 175 outputs.

3.110.88.1. Executing ABC.

3.110.89. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$145893$abc$116488$abc$65498$bus_intf.bus_buffer.genblk10[0].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 171 gates and 327 wires to a netlist network with 156 inputs and 52 outputs.

3.110.89.1. Executing ABC.

3.110.90. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$146779$abc$117764$abc$66098$bus_intf.bus_buffer.genblk10[1].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 30 gates and 49 wires to a netlist network with 19 inputs and 13 outputs.

3.110.90.1. Executing ABC.

3.110.91. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$146085$abc$117091$abc$65708$bus_intf.bus_buffer.genblk10[1].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 646 gates and 888 wires to a netlist network with 242 inputs and 165 outputs.

3.110.91.1. Executing ABC.

3.110.92. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$146813$abc$117800$abc$66126$bus_intf.bus_buffer.genblk10[1].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 100 gates and 147 wires to a netlist network with 47 inputs and 15 outputs.

3.110.92.1. Executing ABC.

3.110.93. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$146921$abc$117908$abc$66557$bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 403 gates and 771 wires to a netlist network with 368 inputs and 219 outputs.

3.110.93.1. Executing ABC.

3.110.94. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$147363$abc$117800$abc$67257$bus_intf.bus_buffer.genblk10[1].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 204 gates and 381 wires to a netlist network with 177 inputs and 60 outputs.

3.110.94.1. Executing ABC.

3.110.95. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$148260$abc$119254$abc$67881$bus_intf.bus_buffer.genblk10[2].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 30 gates and 49 wires to a netlist network with 19 inputs and 14 outputs.

3.110.95.1. Executing ABC.

3.110.96. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$148300$abc$119291$abc$67929$bus_intf.bus_buffer.genblk10[2].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 121 gates and 181 wires to a netlist network with 60 inputs and 27 outputs.

3.110.96.1. Executing ABC.

3.110.97. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$148417$abc$119418$abc$68381$bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 324 gates and 556 wires to a netlist network with 232 inputs and 212 outputs.

3.110.97.1. Executing ABC.

3.110.98. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$148760$abc$119291$abc$68632$bus_intf.bus_buffer.genblk10[2].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 220 gates and 418 wires to a netlist network with 198 inputs and 66 outputs.

3.110.98.1. Executing ABC.

3.110.99. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$147567$abc$118555$abc$67459$bus_intf.bus_buffer.genblk10[2].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 683 gates and 956 wires to a netlist network with 273 inputs and 180 outputs.

3.110.99.1. Executing ABC.

3.110.100. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$149679$abc$120566$abc$69266$bus_intf.bus_buffer.genblk10[3].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 33 gates and 58 wires to a netlist network with 25 inputs and 17 outputs.

3.110.100.1. Executing ABC.

3.110.101. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$148984$abc$119877$abc$68876$bus_intf.bus_buffer.genblk10[3].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 661 gates and 920 wires to a netlist network with 259 inputs and 163 outputs.

3.110.101.1. Executing ABC.

3.110.102. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$149711$abc$120602$abc$69294$bus_intf.bus_buffer.genblk10[3].buf_state_ff.en, asynchronously reset by !\rst_l
Extracted 105 gates and 155 wires to a netlist network with 50 inputs and 22 outputs.

3.110.102.1. Executing ABC.

3.110.103. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$144805$abc$115769$abc$64360$bus_intf.bus_buffer.genblk10[0].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 597 gates and 839 wires to a netlist network with 242 inputs and 194 outputs.

3.110.103.1. Executing ABC.

3.110.104. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$149824$abc$120716$abc$69728$bus_intf.bus_buffer.genblk10[4].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 488 gates and 843 wires to a netlist network with 355 inputs and 225 outputs.

3.110.104.1. Executing ABC.

3.110.105. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$150275$abc$120602$abc$70044$bus_intf.bus_buffer.genblk10[3].buf_addrff.genblock.genblock.clkhdr.clkhdr.EN, asynchronously reset by !\rst_l
Extracted 206 gates and 385 wires to a netlist network with 179 inputs and 59 outputs.

3.110.105.1. Executing ABC.

3.110.106. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$150526$abc$121418$abc$70239$bus_intf.bus_buffer.genblk10[4].buf_dataff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 773 gates and 1037 wires to a netlist network with 264 inputs and 209 outputs.

3.110.106.1. Executing ABC.

3.110.107. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, enabled by $abc$150953$abc$122128$abc$70661$bus_intf.bus_buffer.genblk10[4].buf_ldfwdff.en, asynchronously reset by !\rst_l
Extracted 34 gates and 59 wires to a netlist network with 25 inputs and 14 outputs.

3.110.107.1. Executing ABC.

3.110.108. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$133105$abc$105088$abc$79620$dccm_ctl.L2U_Plus1_1.stbuf_fwddata_ff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 1018 gates and 1796 wires to a netlist network with 778 inputs and 107 outputs.

3.110.108.1. Executing ABC.

3.110.109. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$151361$abc$112231$abc$74886$bus_intf.bus_buffer.genblk10[0].buf_ageff.clk, asynchronously reset by !\rst_l
Extracted 1182 gates and 1432 wires to a netlist network with 250 inputs and 247 outputs.

3.110.109.1. Executing ABC.

3.110.110. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$150995$abc$122158$abc$71150$bus_intf.bus_buffer.genblk10[5].buf_addrff.genblock.genblock.dff.clk, asynchronously reset by !\rst_l
Extracted 203 gates and 410 wires to a netlist network with 207 inputs and 158 outputs.

3.110.110.1. Executing ABC.

3.110.111. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$154388$abc$124993$abc$96735$abc$79516$stbuf.Gen_dccm_enable.GenStBuf[1].stbuf_addrff.genblock.genblock.dff.clk, enabled by $abc$152540$abc$122553$abc$93077$auto$opt_dff.cc:219:make_patterns_logic$22831, asynchronously reset by !\rst_l
Extracted 137 gates and 258 wires to a netlist network with 121 inputs and 46 outputs.

3.110.111.1. Executing ABC.

yosys> opt_ffinv

3.111. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
<suppressed ~780 debug messages>

yosys> opt_merge -nomux

3.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
<suppressed ~735 debug messages>
Removed a total of 245 cells.

yosys> opt_muxtree

3.114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.115. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_share

3.117. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.118. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 2 unused cells and 162027 unused wires.
<suppressed ~1229 debug messages>

yosys> opt_expr

3.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.

yosys> opt_muxtree

3.121. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.122. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_share

3.124. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.125. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.126. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..

yosys> opt_expr

3.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.128. Executing BMUXMAP pass.

yosys> demuxmap

3.129. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_WpyhwK/abc_tmp_1.scr

3.130. Executing ABC pass (technology mapping using ABC).

3.130.1. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Extracted 25902 gates and 28453 wires to a netlist network with 2551 inputs and 2484 outputs.

3.130.1.1. Executing ABC.
DE:   #PIs = 2551  #Luts =  8847  Max Lvl =  38  Avg Lvl =  15.42  [   1.60 sec. at Pass 0]
DE:   #PIs = 2551  #Luts =  7844  Max Lvl =  39  Avg Lvl =  15.03  [  85.50 sec. at Pass 1]
DE:   #PIs = 2551  #Luts =  7668  Max Lvl =  31  Avg Lvl =  13.12  [  13.91 sec. at Pass 2]
DE:   #PIs = 2551  #Luts =  7588  Max Lvl =  30  Avg Lvl =  13.07  [  33.91 sec. at Pass 3]
DE:   #PIs = 2551  #Luts =  7551  Max Lvl =  32  Avg Lvl =  13.29  [  22.79 sec. at Pass 4]
DE:   #PIs = 2551  #Luts =  7444  Max Lvl =  33  Avg Lvl =  12.90  [  43.77 sec. at Pass 5]
DE:   #PIs = 2551  #Luts =  7444  Max Lvl =  33  Avg Lvl =  12.90  [  29.42 sec. at Pass 6]
DE:   #PIs = 2551  #Luts =  7420  Max Lvl =  30  Avg Lvl =  12.61  [  41.07 sec. at Pass 7]
DE:   #PIs = 2551  #Luts =  7420  Max Lvl =  30  Avg Lvl =  12.61  [  28.13 sec. at Pass 8]
DE:   #PIs = 2551  #Luts =  7411  Max Lvl =  30  Avg Lvl =  12.56  [  38.26 sec. at Pass 9]
DE:   #PIs = 2551  #Luts =  7354  Max Lvl =  31  Avg Lvl =  12.95  [   4.37 sec. at Pass 10]

yosys> opt_expr

3.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.

yosys> opt_merge -nomux

3.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_share

3.136. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.137. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 0 unused cells and 27609 unused wires.
<suppressed ~198 debug messages>

yosys> opt_expr

3.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.140. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.141. Printing statistics.

=== el2_lsu ===

   Number of wires:              11515
   Number of wire bits:          22385
   Number of public wires:        3441
   Number of public wire bits:   14248
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9506
     $_DFFE_PN0P_                  488
     $_DFF_PN0_                   1587
     $_DLATCH_N_                    47
     $lut                         7352
     adder_carry                    32


yosys> shregmap -minlen 8 -maxlen 20

3.142. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.143. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.144. Printing statistics.

=== el2_lsu ===

   Number of wires:              11562
   Number of wire bits:          22432
   Number of public wires:        3441
   Number of public wire bits:   14248
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9553
     $_DFFE_PN0P_                  488
     $_DFF_PN0_                   1587
     $_DLATCHSR_PPP_                47
     $_NOT_                         47
     $lut                         7352
     adder_carry                    32


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.145. Executing TECHMAP pass (map to technology primitives).

3.145.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.145.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/bella/workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.145.3. Continuing TECHMAP pass.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DLATCHSR_PPP_ for cells of type $_DLATCHSR_PPP_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~9704 debug messages>

yosys> opt_expr -mux_undef

3.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
<suppressed ~190988 debug messages>

yosys> simplemap

3.147. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.

yosys> opt_merge

3.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
<suppressed ~76752 debug messages>
Removed a total of 25584 cells.

yosys> opt_dff -nodffe -nosdff

3.150. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 0 unused cells and 26116 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
<suppressed ~4810 debug messages>

yosys> opt_merge -nomux

3.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
<suppressed ~162 debug messages>
Removed a total of 54 cells.

yosys> opt_muxtree

3.154. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.155. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_share

3.157. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.158. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 0 unused cells and 1097 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_WpyhwK/abc_tmp_2.scr

3.161. Executing ABC pass (technology mapping using ABC).

3.161.1. Extracting gate netlist of module `\el2_lsu' to `<abc-temp-dir>/input.blif'..
Extracted 28289 gates and 30839 wires to a netlist network with 2548 inputs and 2483 outputs.

3.161.1.1. Executing ABC.
DE:   #PIs = 2548  #Luts =  7383  Max Lvl =  33  Avg Lvl =  13.52  [   1.52 sec. at Pass 0]
DE:   #PIs = 2548  #Luts =  7383  Max Lvl =  33  Avg Lvl =  13.52  [  72.84 sec. at Pass 1]
DE:   #PIs = 2548  #Luts =  7383  Max Lvl =  33  Avg Lvl =  13.52  [  16.31 sec. at Pass 2]
DE:   #PIs = 2548  #Luts =  7383  Max Lvl =  33  Avg Lvl =  13.52  [  21.00 sec. at Pass 3]
DE:   #PIs = 2548  #Luts =  7383  Max Lvl =  33  Avg Lvl =  13.52  [  13.80 sec. at Pass 4]
DE:   #PIs = 2548  #Luts =  7383  Max Lvl =  33  Avg Lvl =  13.52  [  21.21 sec. at Pass 5]
DE:   #PIs = 2548  #Luts =  7346  Max Lvl =  29  Avg Lvl =  12.47  [   2.68 sec. at Pass 6]

yosys> opt_expr

3.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.

yosys> opt_merge -nomux

3.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \el2_lsu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.165. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \el2_lsu.
Performed a total of 0 changes.

yosys> opt_merge

3.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\el2_lsu'.
Removed a total of 0 cells.

yosys> opt_share

3.167. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.168. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 0 unused cells and 25854 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module el2_lsu.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.171. Executing HIERARCHY pass (managing design hierarchy).

3.171.1. Analyzing design hierarchy..
Top module:  \el2_lsu

3.171.2. Analyzing design hierarchy..
Top module:  \el2_lsu
Removed 0 unused modules.

yosys> stat

3.172. Printing statistics.

=== el2_lsu ===

   Number of wires:              11508
   Number of wire bits:          22378
   Number of public wires:        3441
   Number of public wire bits:   14248
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9499
     $lut                         7345
     adder_carry                    32
     dffsre                       2075
     latchsre                       47


yosys> opt_clean -purge

3.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \el2_lsu..
Removed 0 unused cells and 2986 unused wires.
<suppressed ~2986 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.174. Executing Verilog backend.
Dumping module `\el2_lsu'.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: c2e1382437, CPU: user 178.31s system 4.69s, MEM: 506.63 MB peak
Yosys 0.18+10 (git sha1 a3cbfccc4, gcc 9.4.0 -fPIC -Os)
Time spent: 95% 6x abc (2780 sec), 1% 20x opt_dff (35 sec), ...
real 727.09
user 2748.78
sys 150.98
