<stg><name>process</name>


<trans_list>

<trans id="1515" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:1 %plaintext_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %plaintext

]]></Node>
<StgValue><ssdm name="plaintext_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:2 %this_1_10_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %this_1_10_val

]]></Node>
<StgValue><ssdm name="this_1_10_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:3 %this_1_9_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %this_1_9_val

]]></Node>
<StgValue><ssdm name="this_1_9_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:4 %this_1_8_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %this_1_8_val

]]></Node>
<StgValue><ssdm name="this_1_8_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:5 %this_1_7_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %this_1_7_val

]]></Node>
<StgValue><ssdm name="this_1_7_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:6 %this_1_6_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %this_1_6_val

]]></Node>
<StgValue><ssdm name="this_1_6_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:7 %this_1_5_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %this_1_5_val

]]></Node>
<StgValue><ssdm name="this_1_5_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:8 %this_1_4_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %this_1_4_val

]]></Node>
<StgValue><ssdm name="this_1_4_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:9 %this_1_3_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %this_1_3_val

]]></Node>
<StgValue><ssdm name="this_1_3_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:10 %this_1_2_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %this_1_2_val

]]></Node>
<StgValue><ssdm name="this_1_2_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:11 %this_1_1_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %this_1_1_val

]]></Node>
<StgValue><ssdm name="this_1_1_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:12 %this_1_0_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %this_1_0_val

]]></Node>
<StgValue><ssdm name="this_1_0_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:13 %state = xor i128 %plaintext_read, i128 %this_1_0_val_read

]]></Node>
<StgValue><ssdm name="state"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="128">
<![CDATA[
entry:14 %trunc_ln445 = trunc i128 %state

]]></Node>
<StgValue><ssdm name="trunc_ln445"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
entry:15 %zext_ln445 = zext i8 %trunc_ln445

]]></Node>
<StgValue><ssdm name="zext_ln445"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %cipher_0_ssbox_addr = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
entry:17 %cipher_0_ssbox_load = load i8 %cipher_0_ssbox_addr

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:18 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="8">
<![CDATA[
entry:19 %zext_ln445_1 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln445_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %cipher_0_ssbox_addr_1 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_1

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8">
<![CDATA[
entry:21 %tmp_1 = load i8 %cipher_0_ssbox_addr_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:22 %tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 16

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
entry:23 %zext_ln445_2 = zext i8 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln445_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %cipher_0_ssbox_addr_2 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_2

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
entry:25 %tmp_2_1 = load i8 %cipher_0_ssbox_addr_2

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:26 %tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 24

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
entry:27 %zext_ln445_3 = zext i8 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln445_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %cipher_0_ssbox_addr_3 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_3

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
entry:29 %cipher_0_ssbox_load_3 = load i8 %cipher_0_ssbox_addr_3

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:30 %tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
entry:31 %zext_ln445_4 = zext i8 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln445_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %cipher_0_ssbox_addr_4 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_4

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_4"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
entry:33 %cipher_0_ssbox_load_4 = load i8 %cipher_0_ssbox_addr_4

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:34 %tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 40

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
entry:35 %zext_ln445_5 = zext i8 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln445_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %cipher_0_ssbox_addr_5 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_5

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
entry:37 %cipher_0_ssbox_load_5 = load i8 %cipher_0_ssbox_addr_5

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:38 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 48

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
entry:39 %zext_ln445_6 = zext i8 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln445_6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %cipher_0_ssbox_addr_6 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_6

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
entry:41 %tmp_2_2 = load i8 %cipher_0_ssbox_addr_6

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:42 %tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 56

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
entry:43 %zext_ln445_7 = zext i8 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln445_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %cipher_0_ssbox_addr_7 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_7

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_7"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
entry:45 %cipher_0_ssbox_load_7 = load i8 %cipher_0_ssbox_addr_7

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:46 %tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 64

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
entry:47 %zext_ln445_8 = zext i8 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln445_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %cipher_0_ssbox_addr_8 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_8

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_8"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
entry:49 %cipher_0_ssbox_load_8 = load i8 %cipher_0_ssbox_addr_8

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_8"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:50 %tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 72

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
entry:51 %zext_ln445_9 = zext i8 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln445_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %cipher_0_ssbox_addr_9 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_9

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_9"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
entry:53 %cipher_0_ssbox_load_9 = load i8 %cipher_0_ssbox_addr_9

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_9"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:54 %tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 80

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
entry:55 %zext_ln445_10 = zext i8 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln445_10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %cipher_0_ssbox_addr_10 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_10

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_10"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
entry:57 %cipher_0_ssbox_load_10 = load i8 %cipher_0_ssbox_addr_10

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_10"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:58 %tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 88

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
entry:59 %zext_ln445_11 = zext i8 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln445_11"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %cipher_0_ssbox_addr_11 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_11

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_11"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
entry:61 %cipher_0_ssbox_load_11 = load i8 %cipher_0_ssbox_addr_11

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_11"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:62 %tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 96

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
entry:63 %zext_ln445_12 = zext i8 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln445_12"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %cipher_0_ssbox_addr_12 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_12

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_12"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8">
<![CDATA[
entry:65 %cipher_0_ssbox_load_12 = load i8 %cipher_0_ssbox_addr_12

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_12"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:66 %tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 104

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
entry:67 %zext_ln445_13 = zext i8 %tmp_44

]]></Node>
<StgValue><ssdm name="zext_ln445_13"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %cipher_0_ssbox_addr_13 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_13

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_13"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8">
<![CDATA[
entry:69 %cipher_0_ssbox_load_13 = load i8 %cipher_0_ssbox_addr_13

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_13"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:70 %tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 112

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
entry:71 %zext_ln445_14 = zext i8 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln445_14"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %cipher_0_ssbox_addr_14 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_14

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_14"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
entry:73 %cipher_0_ssbox_load_14 = load i8 %cipher_0_ssbox_addr_14

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_14"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:74 %tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state, i32 120

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
entry:75 %zext_ln445_15 = zext i8 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln445_15"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %cipher_0_ssbox_addr_15 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_15

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_15"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8">
<![CDATA[
entry:77 %tmp_3 = load i8 %cipher_0_ssbox_addr_15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="89" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8">
<![CDATA[
entry:17 %cipher_0_ssbox_load = load i8 %cipher_0_ssbox_addr

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8">
<![CDATA[
entry:21 %tmp_1 = load i8 %cipher_0_ssbox_addr_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
entry:25 %tmp_2_1 = load i8 %cipher_0_ssbox_addr_2

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8">
<![CDATA[
entry:29 %cipher_0_ssbox_load_3 = load i8 %cipher_0_ssbox_addr_3

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_3"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
entry:33 %cipher_0_ssbox_load_4 = load i8 %cipher_0_ssbox_addr_4

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_4"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
entry:37 %cipher_0_ssbox_load_5 = load i8 %cipher_0_ssbox_addr_5

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_5"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
entry:41 %tmp_2_2 = load i8 %cipher_0_ssbox_addr_6

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
entry:45 %cipher_0_ssbox_load_7 = load i8 %cipher_0_ssbox_addr_7

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_7"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
entry:49 %cipher_0_ssbox_load_8 = load i8 %cipher_0_ssbox_addr_8

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_8"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
entry:53 %cipher_0_ssbox_load_9 = load i8 %cipher_0_ssbox_addr_9

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_9"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
entry:57 %cipher_0_ssbox_load_10 = load i8 %cipher_0_ssbox_addr_10

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_10"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
entry:61 %cipher_0_ssbox_load_11 = load i8 %cipher_0_ssbox_addr_11

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_11"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8">
<![CDATA[
entry:65 %cipher_0_ssbox_load_12 = load i8 %cipher_0_ssbox_addr_12

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_12"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8">
<![CDATA[
entry:69 %cipher_0_ssbox_load_13 = load i8 %cipher_0_ssbox_addr_13

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_13"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8">
<![CDATA[
entry:73 %cipher_0_ssbox_load_14 = load i8 %cipher_0_ssbox_addr_14

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_14"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8">
<![CDATA[
entry:77 %tmp_3 = load i8 %cipher_0_ssbox_addr_15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:78 %ref_tmp85_assign_s = call i8 @GFMul2, i8 %cipher_0_ssbox_load

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_s"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:79 %ref_tmp90_assign_s = call i8 @GFMul2, i8 %cipher_0_ssbox_load_5

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_s"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:80 %xor_ln484 = xor i8 %cipher_0_ssbox_load_10, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln484"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:81 %xor_ln484_1 = xor i8 %cipher_0_ssbox_load_5, i8 %ref_tmp85_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln484_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:82 %xor_ln484_2 = xor i8 %ref_tmp90_assign_s, i8 %xor_ln484

]]></Node>
<StgValue><ssdm name="xor_ln484_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:83 %xor_ln484_3 = xor i8 %xor_ln484_2, i8 %xor_ln484_1

]]></Node>
<StgValue><ssdm name="xor_ln484_3"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:84 %ref_tmp132_assign_s = call i8 @GFMul2, i8 %cipher_0_ssbox_load_10

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_s"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:85 %xor_ln489 = xor i8 %cipher_0_ssbox_load, i8 %xor_ln484

]]></Node>
<StgValue><ssdm name="xor_ln489"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:86 %xor_ln489_17 = xor i8 %ref_tmp90_assign_s, i8 %ref_tmp132_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln489_17"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:87 %xor_ln489_18 = xor i8 %xor_ln489_17, i8 %xor_ln489

]]></Node>
<StgValue><ssdm name="xor_ln489_18"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:88 %ref_tmp175_assign_s = call i8 @GFMul2, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_s"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:89 %xor_ln494 = xor i8 %cipher_0_ssbox_load, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln494"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:90 %xor_ln494_1 = xor i8 %ref_tmp132_assign_s, i8 %ref_tmp175_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln494_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:91 %xor_ln494_2 = xor i8 %xor_ln494_1, i8 %cipher_0_ssbox_load_5

]]></Node>
<StgValue><ssdm name="xor_ln494_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:92 %xor_ln494_3 = xor i8 %xor_ln494_2, i8 %xor_ln494

]]></Node>
<StgValue><ssdm name="xor_ln494_3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:93 %xor_ln499 = xor i8 %cipher_0_ssbox_load_5, i8 %cipher_0_ssbox_load

]]></Node>
<StgValue><ssdm name="xor_ln499"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:94 %xor_ln499_1 = xor i8 %ref_tmp85_assign_s, i8 %ref_tmp175_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln499_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:95 %xor_ln499_2 = xor i8 %xor_ln499_1, i8 %cipher_0_ssbox_load_10

]]></Node>
<StgValue><ssdm name="xor_ln499_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:96 %xor_ln499_3 = xor i8 %xor_ln499_2, i8 %xor_ln499

]]></Node>
<StgValue><ssdm name="xor_ln499_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:97 %ref_tmp85_assign_1 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_4

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:98 %ref_tmp90_assign_1 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_9

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:99 %xor_ln484_4 = xor i8 %cipher_0_ssbox_load_3, i8 %cipher_0_ssbox_load_14

]]></Node>
<StgValue><ssdm name="xor_ln484_4"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:100 %xor_ln484_5 = xor i8 %cipher_0_ssbox_load_9, i8 %ref_tmp85_assign_1

]]></Node>
<StgValue><ssdm name="xor_ln484_5"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:101 %xor_ln484_6 = xor i8 %ref_tmp90_assign_1, i8 %xor_ln484_4

]]></Node>
<StgValue><ssdm name="xor_ln484_6"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:102 %xor_ln484_7 = xor i8 %xor_ln484_6, i8 %xor_ln484_5

]]></Node>
<StgValue><ssdm name="xor_ln484_7"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:103 %ref_tmp132_assign_1 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_14

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:104 %xor_ln489_19 = xor i8 %cipher_0_ssbox_load_4, i8 %xor_ln484_4

]]></Node>
<StgValue><ssdm name="xor_ln489_19"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:105 %xor_ln489_20 = xor i8 %ref_tmp90_assign_1, i8 %ref_tmp132_assign_1

]]></Node>
<StgValue><ssdm name="xor_ln489_20"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:106 %xor_ln489_21 = xor i8 %xor_ln489_20, i8 %xor_ln489_19

]]></Node>
<StgValue><ssdm name="xor_ln489_21"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:107 %ref_tmp175_assign_1 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_3

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:108 %xor_ln494_4 = xor i8 %cipher_0_ssbox_load_9, i8 %cipher_0_ssbox_load_4

]]></Node>
<StgValue><ssdm name="xor_ln494_4"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:109 %xor_ln494_5 = xor i8 %cipher_0_ssbox_load_3, i8 %xor_ln494_4

]]></Node>
<StgValue><ssdm name="xor_ln494_5"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:110 %xor_ln494_6 = xor i8 %ref_tmp132_assign_1, i8 %ref_tmp175_assign_1

]]></Node>
<StgValue><ssdm name="xor_ln494_6"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:111 %xor_ln494_7 = xor i8 %xor_ln494_6, i8 %xor_ln494_5

]]></Node>
<StgValue><ssdm name="xor_ln494_7"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:112 %xor_ln499_4 = xor i8 %cipher_0_ssbox_load_14, i8 %xor_ln494_4

]]></Node>
<StgValue><ssdm name="xor_ln499_4"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:113 %xor_ln499_5 = xor i8 %ref_tmp85_assign_1, i8 %ref_tmp175_assign_1

]]></Node>
<StgValue><ssdm name="xor_ln499_5"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:114 %xor_ln499_6 = xor i8 %xor_ln499_5, i8 %xor_ln499_4

]]></Node>
<StgValue><ssdm name="xor_ln499_6"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:115 %ref_tmp85_assign_2 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_8

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_2"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:116 %ref_tmp90_assign_2 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_13

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_2"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:117 %xor_ln484_8 = xor i8 %cipher_0_ssbox_load_7, i8 %tmp_2_1

]]></Node>
<StgValue><ssdm name="xor_ln484_8"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:118 %xor_ln484_9 = xor i8 %cipher_0_ssbox_load_13, i8 %ref_tmp85_assign_2

]]></Node>
<StgValue><ssdm name="xor_ln484_9"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:119 %xor_ln484_10 = xor i8 %ref_tmp90_assign_2, i8 %xor_ln484_8

]]></Node>
<StgValue><ssdm name="xor_ln484_10"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:120 %xor_ln484_11 = xor i8 %xor_ln484_10, i8 %xor_ln484_9

]]></Node>
<StgValue><ssdm name="xor_ln484_11"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:121 %ref_tmp132_assign_2 = call i8 @GFMul2, i8 %tmp_2_1

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_2"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:122 %xor_ln489_22 = xor i8 %cipher_0_ssbox_load_8, i8 %xor_ln484_8

]]></Node>
<StgValue><ssdm name="xor_ln489_22"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:123 %xor_ln489_23 = xor i8 %ref_tmp90_assign_2, i8 %ref_tmp132_assign_2

]]></Node>
<StgValue><ssdm name="xor_ln489_23"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:124 %xor_ln489_24 = xor i8 %xor_ln489_23, i8 %xor_ln489_22

]]></Node>
<StgValue><ssdm name="xor_ln489_24"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:125 %ref_tmp175_assign_2 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_7

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_2"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:126 %xor_ln494_8 = xor i8 %cipher_0_ssbox_load_13, i8 %cipher_0_ssbox_load_8

]]></Node>
<StgValue><ssdm name="xor_ln494_8"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:127 %xor_ln494_9 = xor i8 %cipher_0_ssbox_load_7, i8 %xor_ln494_8

]]></Node>
<StgValue><ssdm name="xor_ln494_9"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:128 %xor_ln494_10 = xor i8 %ref_tmp132_assign_2, i8 %ref_tmp175_assign_2

]]></Node>
<StgValue><ssdm name="xor_ln494_10"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:129 %xor_ln494_11 = xor i8 %xor_ln494_10, i8 %xor_ln494_9

]]></Node>
<StgValue><ssdm name="xor_ln494_11"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:130 %xor_ln499_7 = xor i8 %tmp_2_1, i8 %xor_ln494_8

]]></Node>
<StgValue><ssdm name="xor_ln499_7"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:131 %xor_ln499_8 = xor i8 %ref_tmp85_assign_2, i8 %ref_tmp175_assign_2

]]></Node>
<StgValue><ssdm name="xor_ln499_8"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:132 %xor_ln499_9 = xor i8 %xor_ln499_8, i8 %xor_ln499_7

]]></Node>
<StgValue><ssdm name="xor_ln499_9"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:133 %ref_tmp85_assign_3 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_12

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_3"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:134 %ref_tmp90_assign_3 = call i8 @GFMul2, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_3"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:135 %xor_ln484_12 = xor i8 %cipher_0_ssbox_load_11, i8 %tmp_2_2

]]></Node>
<StgValue><ssdm name="xor_ln484_12"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:136 %xor_ln484_13 = xor i8 %tmp_1, i8 %ref_tmp85_assign_3

]]></Node>
<StgValue><ssdm name="xor_ln484_13"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:137 %xor_ln484_14 = xor i8 %ref_tmp90_assign_3, i8 %xor_ln484_12

]]></Node>
<StgValue><ssdm name="xor_ln484_14"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:138 %xor_ln484_15 = xor i8 %xor_ln484_14, i8 %xor_ln484_13

]]></Node>
<StgValue><ssdm name="xor_ln484_15"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:139 %ref_tmp132_assign_3 = call i8 @GFMul2, i8 %tmp_2_2

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_3"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:140 %xor_ln489_25 = xor i8 %cipher_0_ssbox_load_12, i8 %xor_ln484_12

]]></Node>
<StgValue><ssdm name="xor_ln489_25"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:141 %xor_ln489_26 = xor i8 %ref_tmp90_assign_3, i8 %ref_tmp132_assign_3

]]></Node>
<StgValue><ssdm name="xor_ln489_26"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:142 %xor_ln489_27 = xor i8 %xor_ln489_26, i8 %xor_ln489_25

]]></Node>
<StgValue><ssdm name="xor_ln489_27"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:143 %ref_tmp175_assign_3 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_11

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_3"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:144 %xor_ln494_12 = xor i8 %tmp_1, i8 %cipher_0_ssbox_load_12

]]></Node>
<StgValue><ssdm name="xor_ln494_12"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:145 %xor_ln494_13 = xor i8 %cipher_0_ssbox_load_11, i8 %xor_ln494_12

]]></Node>
<StgValue><ssdm name="xor_ln494_13"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:146 %xor_ln494_14 = xor i8 %ref_tmp132_assign_3, i8 %ref_tmp175_assign_3

]]></Node>
<StgValue><ssdm name="xor_ln494_14"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:147 %xor_ln494_15 = xor i8 %xor_ln494_14, i8 %xor_ln494_13

]]></Node>
<StgValue><ssdm name="xor_ln494_15"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:148 %xor_ln499_10 = xor i8 %tmp_2_2, i8 %xor_ln494_12

]]></Node>
<StgValue><ssdm name="xor_ln499_10"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:149 %xor_ln499_11 = xor i8 %ref_tmp85_assign_3, i8 %ref_tmp175_assign_3

]]></Node>
<StgValue><ssdm name="xor_ln499_11"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:150 %xor_ln499_12 = xor i8 %xor_ln499_11, i8 %xor_ln499_10

]]></Node>
<StgValue><ssdm name="xor_ln499_12"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
entry:151 %state_1_258 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %xor_ln499_12, i8 %xor_ln494_15, i8 %xor_ln489_27, i8 %xor_ln484_15, i8 %xor_ln499_9, i8 %xor_ln494_11, i8 %xor_ln489_24, i8 %xor_ln484_11, i8 %xor_ln499_6, i8 %xor_ln494_7, i8 %xor_ln489_21, i8 %xor_ln484_7, i8 %xor_ln499_3, i8 %xor_ln494_3, i8 %xor_ln489_18, i8 %xor_ln484_3

]]></Node>
<StgValue><ssdm name="state_1_258"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:152 %state_2 = xor i128 %state_1_258, i128 %this_1_1_val_read

]]></Node>
<StgValue><ssdm name="state_2"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="128">
<![CDATA[
entry:153 %trunc_ln445_1 = trunc i128 %state_2

]]></Node>
<StgValue><ssdm name="trunc_ln445_1"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="8">
<![CDATA[
entry:154 %zext_ln445_16 = zext i8 %trunc_ln445_1

]]></Node>
<StgValue><ssdm name="zext_ln445_16"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:155 %cipher_0_ssbox_addr_16 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_16

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_16"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
entry:156 %cipher_0_ssbox_load_16 = load i8 %cipher_0_ssbox_addr_16

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_16"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:157 %tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="8">
<![CDATA[
entry:158 %zext_ln445_17 = zext i8 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln445_17"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:159 %cipher_0_ssbox_addr_17 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_17

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_17"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8">
<![CDATA[
entry:160 %tmp_1_1 = load i8 %cipher_0_ssbox_addr_17

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:161 %tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 16

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
entry:162 %zext_ln445_18 = zext i8 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln445_18"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:163 %cipher_0_ssbox_addr_18 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_18

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_18"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8">
<![CDATA[
entry:164 %tmp_2_1_1 = load i8 %cipher_0_ssbox_addr_18

]]></Node>
<StgValue><ssdm name="tmp_2_1_1"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:165 %tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 24

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="8">
<![CDATA[
entry:166 %zext_ln445_19 = zext i8 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln445_19"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167 %cipher_0_ssbox_addr_19 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_19

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_19"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8">
<![CDATA[
entry:168 %cipher_0_ssbox_load_19 = load i8 %cipher_0_ssbox_addr_19

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_19"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:169 %tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 32

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="8">
<![CDATA[
entry:170 %zext_ln445_20 = zext i8 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln445_20"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:171 %cipher_0_ssbox_addr_20 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_20

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_20"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8">
<![CDATA[
entry:172 %cipher_0_ssbox_load_20 = load i8 %cipher_0_ssbox_addr_20

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_20"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:173 %tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
entry:174 %zext_ln445_21 = zext i8 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln445_21"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:175 %cipher_0_ssbox_addr_21 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_21

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_21"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8">
<![CDATA[
entry:176 %cipher_0_ssbox_load_21 = load i8 %cipher_0_ssbox_addr_21

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_21"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:177 %tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 48

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="8">
<![CDATA[
entry:178 %zext_ln445_22 = zext i8 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln445_22"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:179 %cipher_0_ssbox_addr_22 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_22

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_22"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8">
<![CDATA[
entry:180 %tmp_2_2_1 = load i8 %cipher_0_ssbox_addr_22

]]></Node>
<StgValue><ssdm name="tmp_2_2_1"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:181 %tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 56

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="8">
<![CDATA[
entry:182 %zext_ln445_23 = zext i8 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln445_23"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:183 %cipher_0_ssbox_addr_23 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_23

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_23"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8">
<![CDATA[
entry:184 %cipher_0_ssbox_load_23 = load i8 %cipher_0_ssbox_addr_23

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_23"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:185 %tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 64

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="8">
<![CDATA[
entry:186 %zext_ln445_24 = zext i8 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln445_24"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:187 %cipher_0_ssbox_addr_24 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_24

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_24"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8">
<![CDATA[
entry:188 %cipher_0_ssbox_load_24 = load i8 %cipher_0_ssbox_addr_24

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_24"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:189 %tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 72

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="8">
<![CDATA[
entry:190 %zext_ln445_25 = zext i8 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln445_25"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:191 %cipher_0_ssbox_addr_25 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_25

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_25"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8">
<![CDATA[
entry:192 %cipher_0_ssbox_load_25 = load i8 %cipher_0_ssbox_addr_25

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_25"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:193 %tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 80

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="8">
<![CDATA[
entry:194 %zext_ln445_26 = zext i8 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln445_26"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:195 %cipher_0_ssbox_addr_26 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_26

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_26"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8">
<![CDATA[
entry:196 %cipher_0_ssbox_load_26 = load i8 %cipher_0_ssbox_addr_26

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_26"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:197 %tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 88

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="8">
<![CDATA[
entry:198 %zext_ln445_27 = zext i8 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln445_27"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:199 %cipher_0_ssbox_addr_27 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_27

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_27"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8">
<![CDATA[
entry:200 %cipher_0_ssbox_load_27 = load i8 %cipher_0_ssbox_addr_27

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_27"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:201 %tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 96

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="8">
<![CDATA[
entry:202 %zext_ln445_28 = zext i8 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln445_28"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:203 %cipher_0_ssbox_addr_28 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_28

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_28"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8">
<![CDATA[
entry:204 %cipher_0_ssbox_load_28 = load i8 %cipher_0_ssbox_addr_28

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_28"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:205 %tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 104

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="8">
<![CDATA[
entry:206 %zext_ln445_29 = zext i8 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln445_29"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:207 %cipher_0_ssbox_addr_29 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_29

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_29"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
entry:208 %cipher_0_ssbox_load_29 = load i8 %cipher_0_ssbox_addr_29

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_29"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:209 %tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 112

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="8">
<![CDATA[
entry:210 %zext_ln445_30 = zext i8 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln445_30"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:211 %cipher_0_ssbox_addr_30 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_30

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_30"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8">
<![CDATA[
entry:212 %cipher_0_ssbox_load_30 = load i8 %cipher_0_ssbox_addr_30

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_30"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:213 %tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_2, i32 120

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="8">
<![CDATA[
entry:214 %zext_ln445_31 = zext i8 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln445_31"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:215 %cipher_0_ssbox_addr_31 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_31

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_31"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8">
<![CDATA[
entry:216 %tmp_3_1 = load i8 %cipher_0_ssbox_addr_31

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="244" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
entry:156 %cipher_0_ssbox_load_16 = load i8 %cipher_0_ssbox_addr_16

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_16"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8">
<![CDATA[
entry:160 %tmp_1_1 = load i8 %cipher_0_ssbox_addr_17

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8">
<![CDATA[
entry:164 %tmp_2_1_1 = load i8 %cipher_0_ssbox_addr_18

]]></Node>
<StgValue><ssdm name="tmp_2_1_1"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8">
<![CDATA[
entry:168 %cipher_0_ssbox_load_19 = load i8 %cipher_0_ssbox_addr_19

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_19"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8">
<![CDATA[
entry:172 %cipher_0_ssbox_load_20 = load i8 %cipher_0_ssbox_addr_20

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_20"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8">
<![CDATA[
entry:176 %cipher_0_ssbox_load_21 = load i8 %cipher_0_ssbox_addr_21

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_21"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8">
<![CDATA[
entry:180 %tmp_2_2_1 = load i8 %cipher_0_ssbox_addr_22

]]></Node>
<StgValue><ssdm name="tmp_2_2_1"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8">
<![CDATA[
entry:184 %cipher_0_ssbox_load_23 = load i8 %cipher_0_ssbox_addr_23

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_23"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8">
<![CDATA[
entry:188 %cipher_0_ssbox_load_24 = load i8 %cipher_0_ssbox_addr_24

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_24"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8">
<![CDATA[
entry:192 %cipher_0_ssbox_load_25 = load i8 %cipher_0_ssbox_addr_25

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_25"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8">
<![CDATA[
entry:196 %cipher_0_ssbox_load_26 = load i8 %cipher_0_ssbox_addr_26

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_26"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8">
<![CDATA[
entry:200 %cipher_0_ssbox_load_27 = load i8 %cipher_0_ssbox_addr_27

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_27"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8">
<![CDATA[
entry:204 %cipher_0_ssbox_load_28 = load i8 %cipher_0_ssbox_addr_28

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_28"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8">
<![CDATA[
entry:208 %cipher_0_ssbox_load_29 = load i8 %cipher_0_ssbox_addr_29

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_29"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8">
<![CDATA[
entry:212 %cipher_0_ssbox_load_30 = load i8 %cipher_0_ssbox_addr_30

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_30"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8">
<![CDATA[
entry:216 %tmp_3_1 = load i8 %cipher_0_ssbox_addr_31

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:217 %ref_tmp85_assign_4 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_16

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_4"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:218 %ref_tmp90_assign_4 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_21

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_4"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:219 %xor_ln484_16 = xor i8 %cipher_0_ssbox_load_26, i8 %tmp_3_1

]]></Node>
<StgValue><ssdm name="xor_ln484_16"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:220 %xor_ln484_17 = xor i8 %cipher_0_ssbox_load_21, i8 %ref_tmp85_assign_4

]]></Node>
<StgValue><ssdm name="xor_ln484_17"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:221 %xor_ln484_18 = xor i8 %ref_tmp90_assign_4, i8 %xor_ln484_16

]]></Node>
<StgValue><ssdm name="xor_ln484_18"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:222 %xor_ln484_19 = xor i8 %xor_ln484_18, i8 %xor_ln484_17

]]></Node>
<StgValue><ssdm name="xor_ln484_19"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:223 %ref_tmp132_assign_4 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_26

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_4"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:224 %xor_ln489_28 = xor i8 %cipher_0_ssbox_load_16, i8 %xor_ln484_16

]]></Node>
<StgValue><ssdm name="xor_ln489_28"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:225 %xor_ln489_29 = xor i8 %ref_tmp90_assign_4, i8 %ref_tmp132_assign_4

]]></Node>
<StgValue><ssdm name="xor_ln489_29"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:226 %xor_ln489_30 = xor i8 %xor_ln489_29, i8 %xor_ln489_28

]]></Node>
<StgValue><ssdm name="xor_ln489_30"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:227 %ref_tmp175_assign_4 = call i8 @GFMul2, i8 %tmp_3_1

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_4"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:228 %xor_ln494_16 = xor i8 %cipher_0_ssbox_load_16, i8 %tmp_3_1

]]></Node>
<StgValue><ssdm name="xor_ln494_16"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:229 %xor_ln494_17 = xor i8 %ref_tmp132_assign_4, i8 %ref_tmp175_assign_4

]]></Node>
<StgValue><ssdm name="xor_ln494_17"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:230 %xor_ln494_18 = xor i8 %xor_ln494_17, i8 %cipher_0_ssbox_load_21

]]></Node>
<StgValue><ssdm name="xor_ln494_18"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:231 %xor_ln494_19 = xor i8 %xor_ln494_18, i8 %xor_ln494_16

]]></Node>
<StgValue><ssdm name="xor_ln494_19"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:232 %xor_ln499_13 = xor i8 %cipher_0_ssbox_load_21, i8 %cipher_0_ssbox_load_16

]]></Node>
<StgValue><ssdm name="xor_ln499_13"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:233 %xor_ln499_14 = xor i8 %ref_tmp85_assign_4, i8 %ref_tmp175_assign_4

]]></Node>
<StgValue><ssdm name="xor_ln499_14"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:234 %xor_ln499_15 = xor i8 %xor_ln499_14, i8 %cipher_0_ssbox_load_26

]]></Node>
<StgValue><ssdm name="xor_ln499_15"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:235 %xor_ln499_16 = xor i8 %xor_ln499_15, i8 %xor_ln499_13

]]></Node>
<StgValue><ssdm name="xor_ln499_16"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:236 %ref_tmp85_assign_5 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_20

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_5"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:237 %ref_tmp90_assign_5 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_25

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_5"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:238 %xor_ln484_20 = xor i8 %cipher_0_ssbox_load_19, i8 %cipher_0_ssbox_load_30

]]></Node>
<StgValue><ssdm name="xor_ln484_20"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:239 %xor_ln484_21 = xor i8 %cipher_0_ssbox_load_25, i8 %ref_tmp85_assign_5

]]></Node>
<StgValue><ssdm name="xor_ln484_21"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:240 %xor_ln484_22 = xor i8 %ref_tmp90_assign_5, i8 %xor_ln484_20

]]></Node>
<StgValue><ssdm name="xor_ln484_22"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:241 %xor_ln484_23 = xor i8 %xor_ln484_22, i8 %xor_ln484_21

]]></Node>
<StgValue><ssdm name="xor_ln484_23"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:242 %ref_tmp132_assign_5 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_30

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_5"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:243 %xor_ln489_31 = xor i8 %cipher_0_ssbox_load_20, i8 %xor_ln484_20

]]></Node>
<StgValue><ssdm name="xor_ln489_31"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:244 %xor_ln489_32 = xor i8 %ref_tmp90_assign_5, i8 %ref_tmp132_assign_5

]]></Node>
<StgValue><ssdm name="xor_ln489_32"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:245 %xor_ln489_33 = xor i8 %xor_ln489_32, i8 %xor_ln489_31

]]></Node>
<StgValue><ssdm name="xor_ln489_33"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:246 %ref_tmp175_assign_5 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_19

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_5"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:247 %xor_ln494_20 = xor i8 %cipher_0_ssbox_load_25, i8 %cipher_0_ssbox_load_20

]]></Node>
<StgValue><ssdm name="xor_ln494_20"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:248 %xor_ln494_21 = xor i8 %cipher_0_ssbox_load_19, i8 %xor_ln494_20

]]></Node>
<StgValue><ssdm name="xor_ln494_21"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:249 %xor_ln494_22 = xor i8 %ref_tmp132_assign_5, i8 %ref_tmp175_assign_5

]]></Node>
<StgValue><ssdm name="xor_ln494_22"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:250 %xor_ln494_23 = xor i8 %xor_ln494_22, i8 %xor_ln494_21

]]></Node>
<StgValue><ssdm name="xor_ln494_23"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:251 %xor_ln499_17 = xor i8 %cipher_0_ssbox_load_30, i8 %xor_ln494_20

]]></Node>
<StgValue><ssdm name="xor_ln499_17"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:252 %xor_ln499_18 = xor i8 %ref_tmp85_assign_5, i8 %ref_tmp175_assign_5

]]></Node>
<StgValue><ssdm name="xor_ln499_18"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:253 %xor_ln499_19 = xor i8 %xor_ln499_18, i8 %xor_ln499_17

]]></Node>
<StgValue><ssdm name="xor_ln499_19"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:254 %ref_tmp85_assign_6 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_24

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_6"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:255 %ref_tmp90_assign_6 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_29

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_6"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:256 %xor_ln484_24 = xor i8 %cipher_0_ssbox_load_23, i8 %tmp_2_1_1

]]></Node>
<StgValue><ssdm name="xor_ln484_24"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:257 %xor_ln484_25 = xor i8 %cipher_0_ssbox_load_29, i8 %ref_tmp85_assign_6

]]></Node>
<StgValue><ssdm name="xor_ln484_25"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:258 %xor_ln484_26 = xor i8 %ref_tmp90_assign_6, i8 %xor_ln484_24

]]></Node>
<StgValue><ssdm name="xor_ln484_26"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:259 %xor_ln484_27 = xor i8 %xor_ln484_26, i8 %xor_ln484_25

]]></Node>
<StgValue><ssdm name="xor_ln484_27"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:260 %ref_tmp132_assign_6 = call i8 @GFMul2, i8 %tmp_2_1_1

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_6"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:261 %xor_ln489_34 = xor i8 %cipher_0_ssbox_load_24, i8 %xor_ln484_24

]]></Node>
<StgValue><ssdm name="xor_ln489_34"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:262 %xor_ln489_35 = xor i8 %ref_tmp90_assign_6, i8 %ref_tmp132_assign_6

]]></Node>
<StgValue><ssdm name="xor_ln489_35"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:263 %xor_ln489_36 = xor i8 %xor_ln489_35, i8 %xor_ln489_34

]]></Node>
<StgValue><ssdm name="xor_ln489_36"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:264 %ref_tmp175_assign_6 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_23

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_6"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:265 %xor_ln494_24 = xor i8 %cipher_0_ssbox_load_29, i8 %cipher_0_ssbox_load_24

]]></Node>
<StgValue><ssdm name="xor_ln494_24"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:266 %xor_ln494_25 = xor i8 %cipher_0_ssbox_load_23, i8 %xor_ln494_24

]]></Node>
<StgValue><ssdm name="xor_ln494_25"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:267 %xor_ln494_26 = xor i8 %ref_tmp132_assign_6, i8 %ref_tmp175_assign_6

]]></Node>
<StgValue><ssdm name="xor_ln494_26"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:268 %xor_ln494_27 = xor i8 %xor_ln494_26, i8 %xor_ln494_25

]]></Node>
<StgValue><ssdm name="xor_ln494_27"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:269 %xor_ln499_20 = xor i8 %tmp_2_1_1, i8 %xor_ln494_24

]]></Node>
<StgValue><ssdm name="xor_ln499_20"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:270 %xor_ln499_21 = xor i8 %ref_tmp85_assign_6, i8 %ref_tmp175_assign_6

]]></Node>
<StgValue><ssdm name="xor_ln499_21"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:271 %xor_ln499_22 = xor i8 %xor_ln499_21, i8 %xor_ln499_20

]]></Node>
<StgValue><ssdm name="xor_ln499_22"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:272 %ref_tmp85_assign_7 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_28

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_7"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:273 %ref_tmp90_assign_7 = call i8 @GFMul2, i8 %tmp_1_1

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_7"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:274 %xor_ln484_28 = xor i8 %cipher_0_ssbox_load_27, i8 %tmp_2_2_1

]]></Node>
<StgValue><ssdm name="xor_ln484_28"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:275 %xor_ln484_29 = xor i8 %tmp_1_1, i8 %ref_tmp85_assign_7

]]></Node>
<StgValue><ssdm name="xor_ln484_29"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:276 %xor_ln484_30 = xor i8 %ref_tmp90_assign_7, i8 %xor_ln484_28

]]></Node>
<StgValue><ssdm name="xor_ln484_30"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:277 %xor_ln484_31 = xor i8 %xor_ln484_30, i8 %xor_ln484_29

]]></Node>
<StgValue><ssdm name="xor_ln484_31"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:278 %ref_tmp132_assign_7 = call i8 @GFMul2, i8 %tmp_2_2_1

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_7"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:279 %xor_ln489_37 = xor i8 %cipher_0_ssbox_load_28, i8 %xor_ln484_28

]]></Node>
<StgValue><ssdm name="xor_ln489_37"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:280 %xor_ln489_38 = xor i8 %ref_tmp90_assign_7, i8 %ref_tmp132_assign_7

]]></Node>
<StgValue><ssdm name="xor_ln489_38"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:281 %xor_ln489_39 = xor i8 %xor_ln489_38, i8 %xor_ln489_37

]]></Node>
<StgValue><ssdm name="xor_ln489_39"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:282 %ref_tmp175_assign_7 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_27

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_7"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:283 %xor_ln494_28 = xor i8 %tmp_1_1, i8 %cipher_0_ssbox_load_28

]]></Node>
<StgValue><ssdm name="xor_ln494_28"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:284 %xor_ln494_29 = xor i8 %cipher_0_ssbox_load_27, i8 %xor_ln494_28

]]></Node>
<StgValue><ssdm name="xor_ln494_29"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:285 %xor_ln494_30 = xor i8 %ref_tmp132_assign_7, i8 %ref_tmp175_assign_7

]]></Node>
<StgValue><ssdm name="xor_ln494_30"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:286 %xor_ln494_31 = xor i8 %xor_ln494_30, i8 %xor_ln494_29

]]></Node>
<StgValue><ssdm name="xor_ln494_31"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:287 %xor_ln499_23 = xor i8 %tmp_2_2_1, i8 %xor_ln494_28

]]></Node>
<StgValue><ssdm name="xor_ln499_23"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:288 %xor_ln499_24 = xor i8 %ref_tmp85_assign_7, i8 %ref_tmp175_assign_7

]]></Node>
<StgValue><ssdm name="xor_ln499_24"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:289 %xor_ln499_25 = xor i8 %xor_ln499_24, i8 %xor_ln499_23

]]></Node>
<StgValue><ssdm name="xor_ln499_25"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
entry:290 %state_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %xor_ln499_25, i8 %xor_ln494_31, i8 %xor_ln489_39, i8 %xor_ln484_31, i8 %xor_ln499_22, i8 %xor_ln494_27, i8 %xor_ln489_36, i8 %xor_ln484_27, i8 %xor_ln499_19, i8 %xor_ln494_23, i8 %xor_ln489_33, i8 %xor_ln484_23, i8 %xor_ln499_16, i8 %xor_ln494_19, i8 %xor_ln489_30, i8 %xor_ln484_19

]]></Node>
<StgValue><ssdm name="state_3"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:291 %state_4 = xor i128 %state_3, i128 %this_1_2_val_read

]]></Node>
<StgValue><ssdm name="state_4"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="128">
<![CDATA[
entry:292 %trunc_ln445_2 = trunc i128 %state_4

]]></Node>
<StgValue><ssdm name="trunc_ln445_2"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="8">
<![CDATA[
entry:293 %zext_ln445_32 = zext i8 %trunc_ln445_2

]]></Node>
<StgValue><ssdm name="zext_ln445_32"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:294 %cipher_0_ssbox_addr_32 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_32

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_32"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8">
<![CDATA[
entry:295 %cipher_0_ssbox_load_32 = load i8 %cipher_0_ssbox_addr_32

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_32"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:296 %tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="8">
<![CDATA[
entry:297 %zext_ln445_33 = zext i8 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln445_33"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:298 %cipher_0_ssbox_addr_33 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_33

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_33"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8">
<![CDATA[
entry:299 %tmp_1_2 = load i8 %cipher_0_ssbox_addr_33

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:300 %tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 16

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="8">
<![CDATA[
entry:301 %zext_ln445_34 = zext i8 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln445_34"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:302 %cipher_0_ssbox_addr_34 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_34

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_34"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8">
<![CDATA[
entry:303 %tmp_2_1_2 = load i8 %cipher_0_ssbox_addr_34

]]></Node>
<StgValue><ssdm name="tmp_2_1_2"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:304 %tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 24

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="8">
<![CDATA[
entry:305 %zext_ln445_35 = zext i8 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln445_35"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:306 %cipher_0_ssbox_addr_35 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_35

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_35"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8">
<![CDATA[
entry:307 %cipher_0_ssbox_load_35 = load i8 %cipher_0_ssbox_addr_35

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_35"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:308 %tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 32

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="8">
<![CDATA[
entry:309 %zext_ln445_36 = zext i8 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln445_36"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:310 %cipher_0_ssbox_addr_36 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_36

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_36"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8">
<![CDATA[
entry:311 %cipher_0_ssbox_load_36 = load i8 %cipher_0_ssbox_addr_36

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_36"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:312 %tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="8">
<![CDATA[
entry:313 %zext_ln445_37 = zext i8 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln445_37"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:314 %cipher_0_ssbox_addr_37 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_37

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_37"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8">
<![CDATA[
entry:315 %cipher_0_ssbox_load_37 = load i8 %cipher_0_ssbox_addr_37

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_37"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:316 %tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 48

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="8">
<![CDATA[
entry:317 %zext_ln445_38 = zext i8 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln445_38"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:318 %cipher_0_ssbox_addr_38 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_38

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_38"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8">
<![CDATA[
entry:319 %tmp_2_2_2 = load i8 %cipher_0_ssbox_addr_38

]]></Node>
<StgValue><ssdm name="tmp_2_2_2"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:320 %tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 56

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="8">
<![CDATA[
entry:321 %zext_ln445_39 = zext i8 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln445_39"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:322 %cipher_0_ssbox_addr_39 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_39

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_39"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8">
<![CDATA[
entry:323 %cipher_0_ssbox_load_39 = load i8 %cipher_0_ssbox_addr_39

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_39"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:324 %tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 64

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="8">
<![CDATA[
entry:325 %zext_ln445_40 = zext i8 %tmp_69

]]></Node>
<StgValue><ssdm name="zext_ln445_40"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:326 %cipher_0_ssbox_addr_40 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_40

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_40"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8">
<![CDATA[
entry:327 %cipher_0_ssbox_load_40 = load i8 %cipher_0_ssbox_addr_40

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_40"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:328 %tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 72

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="8">
<![CDATA[
entry:329 %zext_ln445_41 = zext i8 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln445_41"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:330 %cipher_0_ssbox_addr_41 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_41

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_41"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8">
<![CDATA[
entry:331 %cipher_0_ssbox_load_41 = load i8 %cipher_0_ssbox_addr_41

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_41"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:332 %tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 80

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="8">
<![CDATA[
entry:333 %zext_ln445_42 = zext i8 %tmp_71

]]></Node>
<StgValue><ssdm name="zext_ln445_42"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:334 %cipher_0_ssbox_addr_42 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_42

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_42"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8">
<![CDATA[
entry:335 %cipher_0_ssbox_load_42 = load i8 %cipher_0_ssbox_addr_42

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_42"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:336 %tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 88

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="8">
<![CDATA[
entry:337 %zext_ln445_43 = zext i8 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln445_43"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:338 %cipher_0_ssbox_addr_43 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_43

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_43"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8">
<![CDATA[
entry:339 %cipher_0_ssbox_load_43 = load i8 %cipher_0_ssbox_addr_43

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_43"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:340 %tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 96

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="8">
<![CDATA[
entry:341 %zext_ln445_44 = zext i8 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln445_44"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:342 %cipher_0_ssbox_addr_44 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_44

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_44"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8">
<![CDATA[
entry:343 %cipher_0_ssbox_load_44 = load i8 %cipher_0_ssbox_addr_44

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_44"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:344 %tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 104

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="8">
<![CDATA[
entry:345 %zext_ln445_45 = zext i8 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln445_45"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:346 %cipher_0_ssbox_addr_45 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_45

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_45"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8">
<![CDATA[
entry:347 %cipher_0_ssbox_load_45 = load i8 %cipher_0_ssbox_addr_45

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_45"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:348 %tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 112

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="8">
<![CDATA[
entry:349 %zext_ln445_46 = zext i8 %tmp_75

]]></Node>
<StgValue><ssdm name="zext_ln445_46"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:350 %cipher_0_ssbox_addr_46 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_46

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_46"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8">
<![CDATA[
entry:351 %cipher_0_ssbox_load_46 = load i8 %cipher_0_ssbox_addr_46

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_46"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:352 %tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_4, i32 120

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="8">
<![CDATA[
entry:353 %zext_ln445_47 = zext i8 %tmp_76

]]></Node>
<StgValue><ssdm name="zext_ln445_47"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:354 %cipher_0_ssbox_addr_47 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_47

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_47"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8">
<![CDATA[
entry:355 %tmp_3_2 = load i8 %cipher_0_ssbox_addr_47

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="399" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8">
<![CDATA[
entry:295 %cipher_0_ssbox_load_32 = load i8 %cipher_0_ssbox_addr_32

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_32"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8">
<![CDATA[
entry:299 %tmp_1_2 = load i8 %cipher_0_ssbox_addr_33

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8">
<![CDATA[
entry:303 %tmp_2_1_2 = load i8 %cipher_0_ssbox_addr_34

]]></Node>
<StgValue><ssdm name="tmp_2_1_2"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8">
<![CDATA[
entry:307 %cipher_0_ssbox_load_35 = load i8 %cipher_0_ssbox_addr_35

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_35"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8">
<![CDATA[
entry:311 %cipher_0_ssbox_load_36 = load i8 %cipher_0_ssbox_addr_36

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_36"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8">
<![CDATA[
entry:315 %cipher_0_ssbox_load_37 = load i8 %cipher_0_ssbox_addr_37

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_37"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8">
<![CDATA[
entry:319 %tmp_2_2_2 = load i8 %cipher_0_ssbox_addr_38

]]></Node>
<StgValue><ssdm name="tmp_2_2_2"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8">
<![CDATA[
entry:323 %cipher_0_ssbox_load_39 = load i8 %cipher_0_ssbox_addr_39

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_39"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8">
<![CDATA[
entry:327 %cipher_0_ssbox_load_40 = load i8 %cipher_0_ssbox_addr_40

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_40"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8">
<![CDATA[
entry:331 %cipher_0_ssbox_load_41 = load i8 %cipher_0_ssbox_addr_41

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_41"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8">
<![CDATA[
entry:335 %cipher_0_ssbox_load_42 = load i8 %cipher_0_ssbox_addr_42

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_42"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8">
<![CDATA[
entry:339 %cipher_0_ssbox_load_43 = load i8 %cipher_0_ssbox_addr_43

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_43"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8">
<![CDATA[
entry:343 %cipher_0_ssbox_load_44 = load i8 %cipher_0_ssbox_addr_44

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_44"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8">
<![CDATA[
entry:347 %cipher_0_ssbox_load_45 = load i8 %cipher_0_ssbox_addr_45

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_45"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8">
<![CDATA[
entry:351 %cipher_0_ssbox_load_46 = load i8 %cipher_0_ssbox_addr_46

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_46"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8">
<![CDATA[
entry:355 %tmp_3_2 = load i8 %cipher_0_ssbox_addr_47

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:356 %ref_tmp85_assign_8 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_32

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_8"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:357 %ref_tmp90_assign_8 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_37

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_8"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:358 %xor_ln484_32 = xor i8 %cipher_0_ssbox_load_42, i8 %tmp_3_2

]]></Node>
<StgValue><ssdm name="xor_ln484_32"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:359 %xor_ln484_33 = xor i8 %cipher_0_ssbox_load_37, i8 %ref_tmp85_assign_8

]]></Node>
<StgValue><ssdm name="xor_ln484_33"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:360 %xor_ln484_34 = xor i8 %ref_tmp90_assign_8, i8 %xor_ln484_32

]]></Node>
<StgValue><ssdm name="xor_ln484_34"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:361 %xor_ln484_35 = xor i8 %xor_ln484_34, i8 %xor_ln484_33

]]></Node>
<StgValue><ssdm name="xor_ln484_35"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:362 %ref_tmp132_assign_8 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_42

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_8"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:363 %xor_ln489_40 = xor i8 %cipher_0_ssbox_load_32, i8 %xor_ln484_32

]]></Node>
<StgValue><ssdm name="xor_ln489_40"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:364 %xor_ln489_41 = xor i8 %ref_tmp90_assign_8, i8 %ref_tmp132_assign_8

]]></Node>
<StgValue><ssdm name="xor_ln489_41"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:365 %xor_ln489_42 = xor i8 %xor_ln489_41, i8 %xor_ln489_40

]]></Node>
<StgValue><ssdm name="xor_ln489_42"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:366 %ref_tmp175_assign_8 = call i8 @GFMul2, i8 %tmp_3_2

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_8"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:367 %xor_ln494_32 = xor i8 %cipher_0_ssbox_load_32, i8 %tmp_3_2

]]></Node>
<StgValue><ssdm name="xor_ln494_32"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:368 %xor_ln494_33 = xor i8 %ref_tmp132_assign_8, i8 %ref_tmp175_assign_8

]]></Node>
<StgValue><ssdm name="xor_ln494_33"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:369 %xor_ln494_34 = xor i8 %xor_ln494_33, i8 %cipher_0_ssbox_load_37

]]></Node>
<StgValue><ssdm name="xor_ln494_34"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:370 %xor_ln494_35 = xor i8 %xor_ln494_34, i8 %xor_ln494_32

]]></Node>
<StgValue><ssdm name="xor_ln494_35"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:371 %xor_ln499_26 = xor i8 %cipher_0_ssbox_load_37, i8 %cipher_0_ssbox_load_32

]]></Node>
<StgValue><ssdm name="xor_ln499_26"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:372 %xor_ln499_27 = xor i8 %ref_tmp85_assign_8, i8 %ref_tmp175_assign_8

]]></Node>
<StgValue><ssdm name="xor_ln499_27"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:373 %xor_ln499_28 = xor i8 %xor_ln499_27, i8 %cipher_0_ssbox_load_42

]]></Node>
<StgValue><ssdm name="xor_ln499_28"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:374 %xor_ln499_29 = xor i8 %xor_ln499_28, i8 %xor_ln499_26

]]></Node>
<StgValue><ssdm name="xor_ln499_29"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:375 %ref_tmp85_assign_9 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_36

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_9"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:376 %ref_tmp90_assign_9 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_41

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_9"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:377 %xor_ln484_36 = xor i8 %cipher_0_ssbox_load_35, i8 %cipher_0_ssbox_load_46

]]></Node>
<StgValue><ssdm name="xor_ln484_36"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:378 %xor_ln484_37 = xor i8 %cipher_0_ssbox_load_41, i8 %ref_tmp85_assign_9

]]></Node>
<StgValue><ssdm name="xor_ln484_37"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:379 %xor_ln484_38 = xor i8 %ref_tmp90_assign_9, i8 %xor_ln484_36

]]></Node>
<StgValue><ssdm name="xor_ln484_38"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:380 %xor_ln484_39 = xor i8 %xor_ln484_38, i8 %xor_ln484_37

]]></Node>
<StgValue><ssdm name="xor_ln484_39"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:381 %ref_tmp132_assign_9 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_46

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_9"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:382 %xor_ln489_43 = xor i8 %cipher_0_ssbox_load_36, i8 %xor_ln484_36

]]></Node>
<StgValue><ssdm name="xor_ln489_43"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:383 %xor_ln489_44 = xor i8 %ref_tmp90_assign_9, i8 %ref_tmp132_assign_9

]]></Node>
<StgValue><ssdm name="xor_ln489_44"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:384 %xor_ln489_45 = xor i8 %xor_ln489_44, i8 %xor_ln489_43

]]></Node>
<StgValue><ssdm name="xor_ln489_45"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:385 %ref_tmp175_assign_9 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_35

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_9"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:386 %xor_ln494_36 = xor i8 %cipher_0_ssbox_load_41, i8 %cipher_0_ssbox_load_36

]]></Node>
<StgValue><ssdm name="xor_ln494_36"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:387 %xor_ln494_37 = xor i8 %cipher_0_ssbox_load_35, i8 %xor_ln494_36

]]></Node>
<StgValue><ssdm name="xor_ln494_37"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:388 %xor_ln494_38 = xor i8 %ref_tmp132_assign_9, i8 %ref_tmp175_assign_9

]]></Node>
<StgValue><ssdm name="xor_ln494_38"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:389 %xor_ln494_39 = xor i8 %xor_ln494_38, i8 %xor_ln494_37

]]></Node>
<StgValue><ssdm name="xor_ln494_39"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:390 %xor_ln499_30 = xor i8 %cipher_0_ssbox_load_46, i8 %xor_ln494_36

]]></Node>
<StgValue><ssdm name="xor_ln499_30"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:391 %xor_ln499_31 = xor i8 %ref_tmp85_assign_9, i8 %ref_tmp175_assign_9

]]></Node>
<StgValue><ssdm name="xor_ln499_31"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:392 %xor_ln499_32 = xor i8 %xor_ln499_31, i8 %xor_ln499_30

]]></Node>
<StgValue><ssdm name="xor_ln499_32"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:393 %ref_tmp85_assign_10 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_40

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_10"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:394 %ref_tmp90_assign_10 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_45

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_10"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:395 %xor_ln484_40 = xor i8 %cipher_0_ssbox_load_39, i8 %tmp_2_1_2

]]></Node>
<StgValue><ssdm name="xor_ln484_40"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:396 %xor_ln484_41 = xor i8 %cipher_0_ssbox_load_45, i8 %ref_tmp85_assign_10

]]></Node>
<StgValue><ssdm name="xor_ln484_41"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:397 %xor_ln484_42 = xor i8 %ref_tmp90_assign_10, i8 %xor_ln484_40

]]></Node>
<StgValue><ssdm name="xor_ln484_42"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:398 %xor_ln484_43 = xor i8 %xor_ln484_42, i8 %xor_ln484_41

]]></Node>
<StgValue><ssdm name="xor_ln484_43"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:399 %ref_tmp132_assign_10 = call i8 @GFMul2, i8 %tmp_2_1_2

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_10"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:400 %xor_ln489_46 = xor i8 %cipher_0_ssbox_load_40, i8 %xor_ln484_40

]]></Node>
<StgValue><ssdm name="xor_ln489_46"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:401 %xor_ln489_47 = xor i8 %ref_tmp90_assign_10, i8 %ref_tmp132_assign_10

]]></Node>
<StgValue><ssdm name="xor_ln489_47"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:402 %xor_ln489_48 = xor i8 %xor_ln489_47, i8 %xor_ln489_46

]]></Node>
<StgValue><ssdm name="xor_ln489_48"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:403 %ref_tmp175_assign_10 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_39

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_10"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:404 %xor_ln494_40 = xor i8 %cipher_0_ssbox_load_45, i8 %cipher_0_ssbox_load_40

]]></Node>
<StgValue><ssdm name="xor_ln494_40"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:405 %xor_ln494_41 = xor i8 %cipher_0_ssbox_load_39, i8 %xor_ln494_40

]]></Node>
<StgValue><ssdm name="xor_ln494_41"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:406 %xor_ln494_42 = xor i8 %ref_tmp132_assign_10, i8 %ref_tmp175_assign_10

]]></Node>
<StgValue><ssdm name="xor_ln494_42"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:407 %xor_ln494_43 = xor i8 %xor_ln494_42, i8 %xor_ln494_41

]]></Node>
<StgValue><ssdm name="xor_ln494_43"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:408 %xor_ln499_33 = xor i8 %tmp_2_1_2, i8 %xor_ln494_40

]]></Node>
<StgValue><ssdm name="xor_ln499_33"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:409 %xor_ln499_34 = xor i8 %ref_tmp85_assign_10, i8 %ref_tmp175_assign_10

]]></Node>
<StgValue><ssdm name="xor_ln499_34"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:410 %xor_ln499_35 = xor i8 %xor_ln499_34, i8 %xor_ln499_33

]]></Node>
<StgValue><ssdm name="xor_ln499_35"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:411 %ref_tmp85_assign_11 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_44

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_11"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:412 %ref_tmp90_assign_11 = call i8 @GFMul2, i8 %tmp_1_2

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_11"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:413 %xor_ln484_44 = xor i8 %cipher_0_ssbox_load_43, i8 %tmp_2_2_2

]]></Node>
<StgValue><ssdm name="xor_ln484_44"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:414 %xor_ln484_45 = xor i8 %tmp_1_2, i8 %ref_tmp85_assign_11

]]></Node>
<StgValue><ssdm name="xor_ln484_45"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:415 %xor_ln484_46 = xor i8 %ref_tmp90_assign_11, i8 %xor_ln484_44

]]></Node>
<StgValue><ssdm name="xor_ln484_46"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:416 %xor_ln484_47 = xor i8 %xor_ln484_46, i8 %xor_ln484_45

]]></Node>
<StgValue><ssdm name="xor_ln484_47"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:417 %ref_tmp132_assign_11 = call i8 @GFMul2, i8 %tmp_2_2_2

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_11"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:418 %xor_ln489_49 = xor i8 %cipher_0_ssbox_load_44, i8 %xor_ln484_44

]]></Node>
<StgValue><ssdm name="xor_ln489_49"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:419 %xor_ln489_50 = xor i8 %ref_tmp90_assign_11, i8 %ref_tmp132_assign_11

]]></Node>
<StgValue><ssdm name="xor_ln489_50"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:420 %xor_ln489_51 = xor i8 %xor_ln489_50, i8 %xor_ln489_49

]]></Node>
<StgValue><ssdm name="xor_ln489_51"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:421 %ref_tmp175_assign_11 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_43

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_11"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:422 %xor_ln494_44 = xor i8 %tmp_1_2, i8 %cipher_0_ssbox_load_44

]]></Node>
<StgValue><ssdm name="xor_ln494_44"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:423 %xor_ln494_45 = xor i8 %cipher_0_ssbox_load_43, i8 %xor_ln494_44

]]></Node>
<StgValue><ssdm name="xor_ln494_45"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:424 %xor_ln494_46 = xor i8 %ref_tmp132_assign_11, i8 %ref_tmp175_assign_11

]]></Node>
<StgValue><ssdm name="xor_ln494_46"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:425 %xor_ln494_47 = xor i8 %xor_ln494_46, i8 %xor_ln494_45

]]></Node>
<StgValue><ssdm name="xor_ln494_47"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:426 %xor_ln499_36 = xor i8 %tmp_2_2_2, i8 %xor_ln494_44

]]></Node>
<StgValue><ssdm name="xor_ln499_36"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:427 %xor_ln499_37 = xor i8 %ref_tmp85_assign_11, i8 %ref_tmp175_assign_11

]]></Node>
<StgValue><ssdm name="xor_ln499_37"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:428 %xor_ln499_38 = xor i8 %xor_ln499_37, i8 %xor_ln499_36

]]></Node>
<StgValue><ssdm name="xor_ln499_38"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
entry:429 %state_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %xor_ln499_38, i8 %xor_ln494_47, i8 %xor_ln489_51, i8 %xor_ln484_47, i8 %xor_ln499_35, i8 %xor_ln494_43, i8 %xor_ln489_48, i8 %xor_ln484_43, i8 %xor_ln499_32, i8 %xor_ln494_39, i8 %xor_ln489_45, i8 %xor_ln484_39, i8 %xor_ln499_29, i8 %xor_ln494_35, i8 %xor_ln489_42, i8 %xor_ln484_35

]]></Node>
<StgValue><ssdm name="state_5"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:430 %state_6 = xor i128 %state_5, i128 %this_1_3_val_read

]]></Node>
<StgValue><ssdm name="state_6"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="128">
<![CDATA[
entry:431 %trunc_ln445_3 = trunc i128 %state_6

]]></Node>
<StgValue><ssdm name="trunc_ln445_3"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="8">
<![CDATA[
entry:432 %zext_ln445_48 = zext i8 %trunc_ln445_3

]]></Node>
<StgValue><ssdm name="zext_ln445_48"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:433 %cipher_0_ssbox_addr_48 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_48

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_48"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8">
<![CDATA[
entry:434 %cipher_0_ssbox_load_48 = load i8 %cipher_0_ssbox_addr_48

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_48"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:435 %tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="8">
<![CDATA[
entry:436 %zext_ln445_49 = zext i8 %tmp_77

]]></Node>
<StgValue><ssdm name="zext_ln445_49"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:437 %cipher_0_ssbox_addr_49 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_49

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_49"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8">
<![CDATA[
entry:438 %tmp_1_3 = load i8 %cipher_0_ssbox_addr_49

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:439 %tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 16

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="8">
<![CDATA[
entry:440 %zext_ln445_50 = zext i8 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln445_50"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:441 %cipher_0_ssbox_addr_50 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_50

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_50"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8">
<![CDATA[
entry:442 %tmp_2_1_3 = load i8 %cipher_0_ssbox_addr_50

]]></Node>
<StgValue><ssdm name="tmp_2_1_3"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:443 %tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 24

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="8">
<![CDATA[
entry:444 %zext_ln445_51 = zext i8 %tmp_79

]]></Node>
<StgValue><ssdm name="zext_ln445_51"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:445 %cipher_0_ssbox_addr_51 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_51

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_51"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8">
<![CDATA[
entry:446 %cipher_0_ssbox_load_51 = load i8 %cipher_0_ssbox_addr_51

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_51"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:447 %tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 32

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="8">
<![CDATA[
entry:448 %zext_ln445_52 = zext i8 %tmp_80

]]></Node>
<StgValue><ssdm name="zext_ln445_52"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:449 %cipher_0_ssbox_addr_52 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_52

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_52"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8">
<![CDATA[
entry:450 %cipher_0_ssbox_load_52 = load i8 %cipher_0_ssbox_addr_52

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_52"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:451 %tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="8">
<![CDATA[
entry:452 %zext_ln445_53 = zext i8 %tmp_81

]]></Node>
<StgValue><ssdm name="zext_ln445_53"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:453 %cipher_0_ssbox_addr_53 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_53

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_53"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8">
<![CDATA[
entry:454 %cipher_0_ssbox_load_53 = load i8 %cipher_0_ssbox_addr_53

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_53"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:455 %tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 48

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="8">
<![CDATA[
entry:456 %zext_ln445_54 = zext i8 %tmp_82

]]></Node>
<StgValue><ssdm name="zext_ln445_54"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:457 %cipher_0_ssbox_addr_54 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_54

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_54"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8">
<![CDATA[
entry:458 %tmp_2_2_3 = load i8 %cipher_0_ssbox_addr_54

]]></Node>
<StgValue><ssdm name="tmp_2_2_3"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:459 %tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 56

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="8">
<![CDATA[
entry:460 %zext_ln445_55 = zext i8 %tmp_83

]]></Node>
<StgValue><ssdm name="zext_ln445_55"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:461 %cipher_0_ssbox_addr_55 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_55

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_55"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8">
<![CDATA[
entry:462 %cipher_0_ssbox_load_55 = load i8 %cipher_0_ssbox_addr_55

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_55"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:463 %tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 64

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="8">
<![CDATA[
entry:464 %zext_ln445_56 = zext i8 %tmp_84

]]></Node>
<StgValue><ssdm name="zext_ln445_56"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:465 %cipher_0_ssbox_addr_56 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_56

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_56"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8">
<![CDATA[
entry:466 %cipher_0_ssbox_load_56 = load i8 %cipher_0_ssbox_addr_56

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_56"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:467 %tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 72

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="8">
<![CDATA[
entry:468 %zext_ln445_57 = zext i8 %tmp_85

]]></Node>
<StgValue><ssdm name="zext_ln445_57"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:469 %cipher_0_ssbox_addr_57 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_57

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_57"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8">
<![CDATA[
entry:470 %cipher_0_ssbox_load_57 = load i8 %cipher_0_ssbox_addr_57

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_57"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:471 %tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 80

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="8">
<![CDATA[
entry:472 %zext_ln445_58 = zext i8 %tmp_86

]]></Node>
<StgValue><ssdm name="zext_ln445_58"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:473 %cipher_0_ssbox_addr_58 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_58

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_58"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8">
<![CDATA[
entry:474 %cipher_0_ssbox_load_58 = load i8 %cipher_0_ssbox_addr_58

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_58"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:475 %tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 88

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="8">
<![CDATA[
entry:476 %zext_ln445_59 = zext i8 %tmp_87

]]></Node>
<StgValue><ssdm name="zext_ln445_59"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:477 %cipher_0_ssbox_addr_59 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_59

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_59"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8">
<![CDATA[
entry:478 %cipher_0_ssbox_load_59 = load i8 %cipher_0_ssbox_addr_59

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_59"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:479 %tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 96

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="8">
<![CDATA[
entry:480 %zext_ln445_60 = zext i8 %tmp_88

]]></Node>
<StgValue><ssdm name="zext_ln445_60"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:481 %cipher_0_ssbox_addr_60 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_60

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_60"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8">
<![CDATA[
entry:482 %cipher_0_ssbox_load_60 = load i8 %cipher_0_ssbox_addr_60

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_60"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:483 %tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 104

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="8">
<![CDATA[
entry:484 %zext_ln445_61 = zext i8 %tmp_89

]]></Node>
<StgValue><ssdm name="zext_ln445_61"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:485 %cipher_0_ssbox_addr_61 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_61

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_61"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8">
<![CDATA[
entry:486 %cipher_0_ssbox_load_61 = load i8 %cipher_0_ssbox_addr_61

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_61"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:487 %tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 112

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="8">
<![CDATA[
entry:488 %zext_ln445_62 = zext i8 %tmp_90

]]></Node>
<StgValue><ssdm name="zext_ln445_62"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:489 %cipher_0_ssbox_addr_62 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_62

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_62"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="8">
<![CDATA[
entry:490 %cipher_0_ssbox_load_62 = load i8 %cipher_0_ssbox_addr_62

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_62"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:491 %tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_6, i32 120

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="8">
<![CDATA[
entry:492 %zext_ln445_63 = zext i8 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln445_63"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:493 %cipher_0_ssbox_addr_63 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_63

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_63"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="8">
<![CDATA[
entry:494 %tmp_3_3 = load i8 %cipher_0_ssbox_addr_63

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="554" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8">
<![CDATA[
entry:434 %cipher_0_ssbox_load_48 = load i8 %cipher_0_ssbox_addr_48

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_48"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8">
<![CDATA[
entry:438 %tmp_1_3 = load i8 %cipher_0_ssbox_addr_49

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8">
<![CDATA[
entry:442 %tmp_2_1_3 = load i8 %cipher_0_ssbox_addr_50

]]></Node>
<StgValue><ssdm name="tmp_2_1_3"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8">
<![CDATA[
entry:446 %cipher_0_ssbox_load_51 = load i8 %cipher_0_ssbox_addr_51

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_51"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8">
<![CDATA[
entry:450 %cipher_0_ssbox_load_52 = load i8 %cipher_0_ssbox_addr_52

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_52"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8">
<![CDATA[
entry:454 %cipher_0_ssbox_load_53 = load i8 %cipher_0_ssbox_addr_53

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_53"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8">
<![CDATA[
entry:458 %tmp_2_2_3 = load i8 %cipher_0_ssbox_addr_54

]]></Node>
<StgValue><ssdm name="tmp_2_2_3"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8">
<![CDATA[
entry:462 %cipher_0_ssbox_load_55 = load i8 %cipher_0_ssbox_addr_55

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_55"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8">
<![CDATA[
entry:466 %cipher_0_ssbox_load_56 = load i8 %cipher_0_ssbox_addr_56

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_56"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8">
<![CDATA[
entry:470 %cipher_0_ssbox_load_57 = load i8 %cipher_0_ssbox_addr_57

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_57"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8">
<![CDATA[
entry:474 %cipher_0_ssbox_load_58 = load i8 %cipher_0_ssbox_addr_58

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_58"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8">
<![CDATA[
entry:478 %cipher_0_ssbox_load_59 = load i8 %cipher_0_ssbox_addr_59

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_59"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8">
<![CDATA[
entry:482 %cipher_0_ssbox_load_60 = load i8 %cipher_0_ssbox_addr_60

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_60"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8">
<![CDATA[
entry:486 %cipher_0_ssbox_load_61 = load i8 %cipher_0_ssbox_addr_61

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_61"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="8">
<![CDATA[
entry:490 %cipher_0_ssbox_load_62 = load i8 %cipher_0_ssbox_addr_62

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_62"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="8">
<![CDATA[
entry:494 %tmp_3_3 = load i8 %cipher_0_ssbox_addr_63

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:495 %ref_tmp85_assign_12 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_48

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_12"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:496 %ref_tmp90_assign_12 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_53

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_12"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:497 %xor_ln484_48 = xor i8 %cipher_0_ssbox_load_58, i8 %tmp_3_3

]]></Node>
<StgValue><ssdm name="xor_ln484_48"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:498 %xor_ln484_49 = xor i8 %cipher_0_ssbox_load_53, i8 %ref_tmp85_assign_12

]]></Node>
<StgValue><ssdm name="xor_ln484_49"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:499 %xor_ln484_50 = xor i8 %ref_tmp90_assign_12, i8 %xor_ln484_48

]]></Node>
<StgValue><ssdm name="xor_ln484_50"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:500 %xor_ln484_51 = xor i8 %xor_ln484_50, i8 %xor_ln484_49

]]></Node>
<StgValue><ssdm name="xor_ln484_51"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:501 %ref_tmp132_assign_12 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_58

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_12"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:502 %xor_ln489_52 = xor i8 %cipher_0_ssbox_load_48, i8 %xor_ln484_48

]]></Node>
<StgValue><ssdm name="xor_ln489_52"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:503 %xor_ln489_53 = xor i8 %ref_tmp90_assign_12, i8 %ref_tmp132_assign_12

]]></Node>
<StgValue><ssdm name="xor_ln489_53"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:504 %xor_ln489_54 = xor i8 %xor_ln489_53, i8 %xor_ln489_52

]]></Node>
<StgValue><ssdm name="xor_ln489_54"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:505 %ref_tmp175_assign_12 = call i8 @GFMul2, i8 %tmp_3_3

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_12"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:506 %xor_ln494_48 = xor i8 %cipher_0_ssbox_load_48, i8 %tmp_3_3

]]></Node>
<StgValue><ssdm name="xor_ln494_48"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:507 %xor_ln494_49 = xor i8 %ref_tmp132_assign_12, i8 %ref_tmp175_assign_12

]]></Node>
<StgValue><ssdm name="xor_ln494_49"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:508 %xor_ln494_50 = xor i8 %xor_ln494_49, i8 %cipher_0_ssbox_load_53

]]></Node>
<StgValue><ssdm name="xor_ln494_50"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:509 %xor_ln494_51 = xor i8 %xor_ln494_50, i8 %xor_ln494_48

]]></Node>
<StgValue><ssdm name="xor_ln494_51"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:510 %xor_ln499_39 = xor i8 %cipher_0_ssbox_load_53, i8 %cipher_0_ssbox_load_48

]]></Node>
<StgValue><ssdm name="xor_ln499_39"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:511 %xor_ln499_40 = xor i8 %ref_tmp85_assign_12, i8 %ref_tmp175_assign_12

]]></Node>
<StgValue><ssdm name="xor_ln499_40"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:512 %xor_ln499_41 = xor i8 %xor_ln499_40, i8 %cipher_0_ssbox_load_58

]]></Node>
<StgValue><ssdm name="xor_ln499_41"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:513 %xor_ln499_42 = xor i8 %xor_ln499_41, i8 %xor_ln499_39

]]></Node>
<StgValue><ssdm name="xor_ln499_42"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:514 %ref_tmp85_assign_13 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_52

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_13"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:515 %ref_tmp90_assign_13 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_57

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_13"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:516 %xor_ln484_52 = xor i8 %cipher_0_ssbox_load_51, i8 %cipher_0_ssbox_load_62

]]></Node>
<StgValue><ssdm name="xor_ln484_52"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:517 %xor_ln484_53 = xor i8 %cipher_0_ssbox_load_57, i8 %ref_tmp85_assign_13

]]></Node>
<StgValue><ssdm name="xor_ln484_53"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:518 %xor_ln484_54 = xor i8 %ref_tmp90_assign_13, i8 %xor_ln484_52

]]></Node>
<StgValue><ssdm name="xor_ln484_54"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:519 %xor_ln484_55 = xor i8 %xor_ln484_54, i8 %xor_ln484_53

]]></Node>
<StgValue><ssdm name="xor_ln484_55"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:520 %ref_tmp132_assign_13 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_62

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_13"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:521 %xor_ln489_55 = xor i8 %cipher_0_ssbox_load_52, i8 %xor_ln484_52

]]></Node>
<StgValue><ssdm name="xor_ln489_55"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:522 %xor_ln489_56 = xor i8 %ref_tmp90_assign_13, i8 %ref_tmp132_assign_13

]]></Node>
<StgValue><ssdm name="xor_ln489_56"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:523 %xor_ln489_57 = xor i8 %xor_ln489_56, i8 %xor_ln489_55

]]></Node>
<StgValue><ssdm name="xor_ln489_57"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:524 %ref_tmp175_assign_13 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_51

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_13"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:525 %xor_ln494_52 = xor i8 %cipher_0_ssbox_load_57, i8 %cipher_0_ssbox_load_52

]]></Node>
<StgValue><ssdm name="xor_ln494_52"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:526 %xor_ln494_53 = xor i8 %cipher_0_ssbox_load_51, i8 %xor_ln494_52

]]></Node>
<StgValue><ssdm name="xor_ln494_53"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:527 %xor_ln494_54 = xor i8 %ref_tmp132_assign_13, i8 %ref_tmp175_assign_13

]]></Node>
<StgValue><ssdm name="xor_ln494_54"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:528 %xor_ln494_55 = xor i8 %xor_ln494_54, i8 %xor_ln494_53

]]></Node>
<StgValue><ssdm name="xor_ln494_55"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:529 %xor_ln499_43 = xor i8 %cipher_0_ssbox_load_62, i8 %xor_ln494_52

]]></Node>
<StgValue><ssdm name="xor_ln499_43"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:530 %xor_ln499_44 = xor i8 %ref_tmp85_assign_13, i8 %ref_tmp175_assign_13

]]></Node>
<StgValue><ssdm name="xor_ln499_44"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:531 %xor_ln499_45 = xor i8 %xor_ln499_44, i8 %xor_ln499_43

]]></Node>
<StgValue><ssdm name="xor_ln499_45"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:532 %ref_tmp85_assign_14 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_56

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_14"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:533 %ref_tmp90_assign_14 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_61

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_14"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:534 %xor_ln484_56 = xor i8 %cipher_0_ssbox_load_55, i8 %tmp_2_1_3

]]></Node>
<StgValue><ssdm name="xor_ln484_56"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:535 %xor_ln484_57 = xor i8 %cipher_0_ssbox_load_61, i8 %ref_tmp85_assign_14

]]></Node>
<StgValue><ssdm name="xor_ln484_57"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:536 %xor_ln484_58 = xor i8 %ref_tmp90_assign_14, i8 %xor_ln484_56

]]></Node>
<StgValue><ssdm name="xor_ln484_58"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:537 %xor_ln484_59 = xor i8 %xor_ln484_58, i8 %xor_ln484_57

]]></Node>
<StgValue><ssdm name="xor_ln484_59"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:538 %ref_tmp132_assign_14 = call i8 @GFMul2, i8 %tmp_2_1_3

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_14"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:539 %xor_ln489_58 = xor i8 %cipher_0_ssbox_load_56, i8 %xor_ln484_56

]]></Node>
<StgValue><ssdm name="xor_ln489_58"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:540 %xor_ln489_59 = xor i8 %ref_tmp90_assign_14, i8 %ref_tmp132_assign_14

]]></Node>
<StgValue><ssdm name="xor_ln489_59"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:541 %xor_ln489_60 = xor i8 %xor_ln489_59, i8 %xor_ln489_58

]]></Node>
<StgValue><ssdm name="xor_ln489_60"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:542 %ref_tmp175_assign_14 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_55

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_14"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:543 %xor_ln494_56 = xor i8 %cipher_0_ssbox_load_61, i8 %cipher_0_ssbox_load_56

]]></Node>
<StgValue><ssdm name="xor_ln494_56"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:544 %xor_ln494_57 = xor i8 %cipher_0_ssbox_load_55, i8 %xor_ln494_56

]]></Node>
<StgValue><ssdm name="xor_ln494_57"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:545 %xor_ln494_58 = xor i8 %ref_tmp132_assign_14, i8 %ref_tmp175_assign_14

]]></Node>
<StgValue><ssdm name="xor_ln494_58"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:546 %xor_ln494_59 = xor i8 %xor_ln494_58, i8 %xor_ln494_57

]]></Node>
<StgValue><ssdm name="xor_ln494_59"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:547 %xor_ln499_46 = xor i8 %tmp_2_1_3, i8 %xor_ln494_56

]]></Node>
<StgValue><ssdm name="xor_ln499_46"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:548 %xor_ln499_47 = xor i8 %ref_tmp85_assign_14, i8 %ref_tmp175_assign_14

]]></Node>
<StgValue><ssdm name="xor_ln499_47"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:549 %xor_ln499_48 = xor i8 %xor_ln499_47, i8 %xor_ln499_46

]]></Node>
<StgValue><ssdm name="xor_ln499_48"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:550 %ref_tmp85_assign_15 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_60

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_15"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:551 %ref_tmp90_assign_15 = call i8 @GFMul2, i8 %tmp_1_3

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_15"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:552 %xor_ln484_60 = xor i8 %cipher_0_ssbox_load_59, i8 %tmp_2_2_3

]]></Node>
<StgValue><ssdm name="xor_ln484_60"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:553 %xor_ln484_61 = xor i8 %tmp_1_3, i8 %ref_tmp85_assign_15

]]></Node>
<StgValue><ssdm name="xor_ln484_61"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:554 %xor_ln484_62 = xor i8 %ref_tmp90_assign_15, i8 %xor_ln484_60

]]></Node>
<StgValue><ssdm name="xor_ln484_62"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:555 %xor_ln484_63 = xor i8 %xor_ln484_62, i8 %xor_ln484_61

]]></Node>
<StgValue><ssdm name="xor_ln484_63"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:556 %ref_tmp132_assign_15 = call i8 @GFMul2, i8 %tmp_2_2_3

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_15"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:557 %xor_ln489_61 = xor i8 %cipher_0_ssbox_load_60, i8 %xor_ln484_60

]]></Node>
<StgValue><ssdm name="xor_ln489_61"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:558 %xor_ln489_62 = xor i8 %ref_tmp90_assign_15, i8 %ref_tmp132_assign_15

]]></Node>
<StgValue><ssdm name="xor_ln489_62"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:559 %xor_ln489_63 = xor i8 %xor_ln489_62, i8 %xor_ln489_61

]]></Node>
<StgValue><ssdm name="xor_ln489_63"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:560 %ref_tmp175_assign_15 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_59

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_15"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:561 %xor_ln494_60 = xor i8 %tmp_1_3, i8 %cipher_0_ssbox_load_60

]]></Node>
<StgValue><ssdm name="xor_ln494_60"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:562 %xor_ln494_61 = xor i8 %cipher_0_ssbox_load_59, i8 %xor_ln494_60

]]></Node>
<StgValue><ssdm name="xor_ln494_61"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:563 %xor_ln494_62 = xor i8 %ref_tmp132_assign_15, i8 %ref_tmp175_assign_15

]]></Node>
<StgValue><ssdm name="xor_ln494_62"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:564 %xor_ln494_63 = xor i8 %xor_ln494_62, i8 %xor_ln494_61

]]></Node>
<StgValue><ssdm name="xor_ln494_63"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:565 %xor_ln499_49 = xor i8 %tmp_2_2_3, i8 %xor_ln494_60

]]></Node>
<StgValue><ssdm name="xor_ln499_49"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:566 %xor_ln499_50 = xor i8 %ref_tmp85_assign_15, i8 %ref_tmp175_assign_15

]]></Node>
<StgValue><ssdm name="xor_ln499_50"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:567 %xor_ln499_51 = xor i8 %xor_ln499_50, i8 %xor_ln499_49

]]></Node>
<StgValue><ssdm name="xor_ln499_51"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
entry:568 %state_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %xor_ln499_51, i8 %xor_ln494_63, i8 %xor_ln489_63, i8 %xor_ln484_63, i8 %xor_ln499_48, i8 %xor_ln494_59, i8 %xor_ln489_60, i8 %xor_ln484_59, i8 %xor_ln499_45, i8 %xor_ln494_55, i8 %xor_ln489_57, i8 %xor_ln484_55, i8 %xor_ln499_42, i8 %xor_ln494_51, i8 %xor_ln489_54, i8 %xor_ln484_51

]]></Node>
<StgValue><ssdm name="state_7"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:569 %state_8 = xor i128 %state_7, i128 %this_1_4_val_read

]]></Node>
<StgValue><ssdm name="state_8"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="128">
<![CDATA[
entry:570 %trunc_ln445_4 = trunc i128 %state_8

]]></Node>
<StgValue><ssdm name="trunc_ln445_4"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="8">
<![CDATA[
entry:571 %zext_ln445_64 = zext i8 %trunc_ln445_4

]]></Node>
<StgValue><ssdm name="zext_ln445_64"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:572 %cipher_0_ssbox_addr_64 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_64

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_64"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8">
<![CDATA[
entry:573 %cipher_0_ssbox_load_64 = load i8 %cipher_0_ssbox_addr_64

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_64"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:574 %tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 8

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="8">
<![CDATA[
entry:575 %zext_ln445_65 = zext i8 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln445_65"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:576 %cipher_0_ssbox_addr_65 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_65

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_65"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="8">
<![CDATA[
entry:577 %tmp_1_4 = load i8 %cipher_0_ssbox_addr_65

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:578 %tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 16

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="8">
<![CDATA[
entry:579 %zext_ln445_66 = zext i8 %tmp_93

]]></Node>
<StgValue><ssdm name="zext_ln445_66"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:580 %cipher_0_ssbox_addr_66 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_66

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_66"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="8">
<![CDATA[
entry:581 %tmp_2_1_4 = load i8 %cipher_0_ssbox_addr_66

]]></Node>
<StgValue><ssdm name="tmp_2_1_4"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:582 %tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 24

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="8">
<![CDATA[
entry:583 %zext_ln445_67 = zext i8 %tmp_94

]]></Node>
<StgValue><ssdm name="zext_ln445_67"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:584 %cipher_0_ssbox_addr_67 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_67

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_67"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8">
<![CDATA[
entry:585 %cipher_0_ssbox_load_67 = load i8 %cipher_0_ssbox_addr_67

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_67"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:586 %tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 32

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="8">
<![CDATA[
entry:587 %zext_ln445_68 = zext i8 %tmp_95

]]></Node>
<StgValue><ssdm name="zext_ln445_68"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:588 %cipher_0_ssbox_addr_68 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_68

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_68"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8">
<![CDATA[
entry:589 %cipher_0_ssbox_load_68 = load i8 %cipher_0_ssbox_addr_68

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_68"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:590 %tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 40

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="8">
<![CDATA[
entry:591 %zext_ln445_69 = zext i8 %tmp_96

]]></Node>
<StgValue><ssdm name="zext_ln445_69"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:592 %cipher_0_ssbox_addr_69 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_69

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_69"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8">
<![CDATA[
entry:593 %cipher_0_ssbox_load_69 = load i8 %cipher_0_ssbox_addr_69

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_69"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:594 %tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 48

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="8">
<![CDATA[
entry:595 %zext_ln445_70 = zext i8 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln445_70"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:596 %cipher_0_ssbox_addr_70 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_70

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_70"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="8">
<![CDATA[
entry:597 %tmp_2_2_4 = load i8 %cipher_0_ssbox_addr_70

]]></Node>
<StgValue><ssdm name="tmp_2_2_4"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:598 %tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 56

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="8">
<![CDATA[
entry:599 %zext_ln445_71 = zext i8 %tmp_98

]]></Node>
<StgValue><ssdm name="zext_ln445_71"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:600 %cipher_0_ssbox_addr_71 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_71

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_71"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8">
<![CDATA[
entry:601 %cipher_0_ssbox_load_71 = load i8 %cipher_0_ssbox_addr_71

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_71"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:602 %tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 64

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="8">
<![CDATA[
entry:603 %zext_ln445_72 = zext i8 %tmp_99

]]></Node>
<StgValue><ssdm name="zext_ln445_72"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:604 %cipher_0_ssbox_addr_72 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_72

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_72"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8">
<![CDATA[
entry:605 %cipher_0_ssbox_load_72 = load i8 %cipher_0_ssbox_addr_72

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_72"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:606 %tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 72

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="8">
<![CDATA[
entry:607 %zext_ln445_73 = zext i8 %tmp_100

]]></Node>
<StgValue><ssdm name="zext_ln445_73"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:608 %cipher_0_ssbox_addr_73 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_73

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_73"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8">
<![CDATA[
entry:609 %cipher_0_ssbox_load_73 = load i8 %cipher_0_ssbox_addr_73

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_73"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:610 %tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 80

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="8">
<![CDATA[
entry:611 %zext_ln445_74 = zext i8 %tmp_101

]]></Node>
<StgValue><ssdm name="zext_ln445_74"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:612 %cipher_0_ssbox_addr_74 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_74

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_74"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8">
<![CDATA[
entry:613 %cipher_0_ssbox_load_74 = load i8 %cipher_0_ssbox_addr_74

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_74"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:614 %tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 88

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="8">
<![CDATA[
entry:615 %zext_ln445_75 = zext i8 %tmp_102

]]></Node>
<StgValue><ssdm name="zext_ln445_75"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:616 %cipher_0_ssbox_addr_75 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_75

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_75"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8">
<![CDATA[
entry:617 %cipher_0_ssbox_load_75 = load i8 %cipher_0_ssbox_addr_75

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_75"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:618 %tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 96

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="8">
<![CDATA[
entry:619 %zext_ln445_76 = zext i8 %tmp_103

]]></Node>
<StgValue><ssdm name="zext_ln445_76"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:620 %cipher_0_ssbox_addr_76 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_76

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_76"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="8">
<![CDATA[
entry:621 %cipher_0_ssbox_load_76 = load i8 %cipher_0_ssbox_addr_76

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_76"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:622 %tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 104

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="8">
<![CDATA[
entry:623 %zext_ln445_77 = zext i8 %tmp_104

]]></Node>
<StgValue><ssdm name="zext_ln445_77"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:624 %cipher_0_ssbox_addr_77 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_77

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_77"/></StgValue>
</operation>

<operation id="700" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8">
<![CDATA[
entry:625 %cipher_0_ssbox_load_77 = load i8 %cipher_0_ssbox_addr_77

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_77"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:626 %tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 112

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="8">
<![CDATA[
entry:627 %zext_ln445_78 = zext i8 %tmp_105

]]></Node>
<StgValue><ssdm name="zext_ln445_78"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:628 %cipher_0_ssbox_addr_78 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_78

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_78"/></StgValue>
</operation>

<operation id="704" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8">
<![CDATA[
entry:629 %cipher_0_ssbox_load_78 = load i8 %cipher_0_ssbox_addr_78

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_78"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:630 %tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_8, i32 120

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="8">
<![CDATA[
entry:631 %zext_ln445_79 = zext i8 %tmp_106

]]></Node>
<StgValue><ssdm name="zext_ln445_79"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:632 %cipher_0_ssbox_addr_79 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_79

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_79"/></StgValue>
</operation>

<operation id="708" st_id="5" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="8">
<![CDATA[
entry:633 %tmp_3_4 = load i8 %cipher_0_ssbox_addr_79

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="709" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8">
<![CDATA[
entry:573 %cipher_0_ssbox_load_64 = load i8 %cipher_0_ssbox_addr_64

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_64"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="8">
<![CDATA[
entry:577 %tmp_1_4 = load i8 %cipher_0_ssbox_addr_65

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="8">
<![CDATA[
entry:581 %tmp_2_1_4 = load i8 %cipher_0_ssbox_addr_66

]]></Node>
<StgValue><ssdm name="tmp_2_1_4"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8">
<![CDATA[
entry:585 %cipher_0_ssbox_load_67 = load i8 %cipher_0_ssbox_addr_67

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_67"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8">
<![CDATA[
entry:589 %cipher_0_ssbox_load_68 = load i8 %cipher_0_ssbox_addr_68

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_68"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8">
<![CDATA[
entry:593 %cipher_0_ssbox_load_69 = load i8 %cipher_0_ssbox_addr_69

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_69"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="8">
<![CDATA[
entry:597 %tmp_2_2_4 = load i8 %cipher_0_ssbox_addr_70

]]></Node>
<StgValue><ssdm name="tmp_2_2_4"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8">
<![CDATA[
entry:601 %cipher_0_ssbox_load_71 = load i8 %cipher_0_ssbox_addr_71

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_71"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8">
<![CDATA[
entry:605 %cipher_0_ssbox_load_72 = load i8 %cipher_0_ssbox_addr_72

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_72"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8">
<![CDATA[
entry:609 %cipher_0_ssbox_load_73 = load i8 %cipher_0_ssbox_addr_73

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_73"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8">
<![CDATA[
entry:613 %cipher_0_ssbox_load_74 = load i8 %cipher_0_ssbox_addr_74

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_74"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8">
<![CDATA[
entry:617 %cipher_0_ssbox_load_75 = load i8 %cipher_0_ssbox_addr_75

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_75"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="8">
<![CDATA[
entry:621 %cipher_0_ssbox_load_76 = load i8 %cipher_0_ssbox_addr_76

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_76"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8">
<![CDATA[
entry:625 %cipher_0_ssbox_load_77 = load i8 %cipher_0_ssbox_addr_77

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_77"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8">
<![CDATA[
entry:629 %cipher_0_ssbox_load_78 = load i8 %cipher_0_ssbox_addr_78

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_78"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="8" op_0_bw="8">
<![CDATA[
entry:633 %tmp_3_4 = load i8 %cipher_0_ssbox_addr_79

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:634 %ref_tmp85_assign_16 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_64

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_16"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:635 %ref_tmp90_assign_16 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_69

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_16"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:636 %xor_ln484_64 = xor i8 %cipher_0_ssbox_load_74, i8 %tmp_3_4

]]></Node>
<StgValue><ssdm name="xor_ln484_64"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:637 %xor_ln484_65 = xor i8 %cipher_0_ssbox_load_69, i8 %ref_tmp85_assign_16

]]></Node>
<StgValue><ssdm name="xor_ln484_65"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:638 %xor_ln484_66 = xor i8 %ref_tmp90_assign_16, i8 %xor_ln484_64

]]></Node>
<StgValue><ssdm name="xor_ln484_66"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:639 %xor_ln484_67 = xor i8 %xor_ln484_66, i8 %xor_ln484_65

]]></Node>
<StgValue><ssdm name="xor_ln484_67"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:640 %ref_tmp132_assign_16 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_74

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_16"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:641 %xor_ln489_64 = xor i8 %cipher_0_ssbox_load_64, i8 %xor_ln484_64

]]></Node>
<StgValue><ssdm name="xor_ln489_64"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:642 %xor_ln489_65 = xor i8 %ref_tmp90_assign_16, i8 %ref_tmp132_assign_16

]]></Node>
<StgValue><ssdm name="xor_ln489_65"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:643 %xor_ln489_66 = xor i8 %xor_ln489_65, i8 %xor_ln489_64

]]></Node>
<StgValue><ssdm name="xor_ln489_66"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:644 %ref_tmp175_assign_16 = call i8 @GFMul2, i8 %tmp_3_4

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_16"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:645 %xor_ln494_64 = xor i8 %cipher_0_ssbox_load_64, i8 %tmp_3_4

]]></Node>
<StgValue><ssdm name="xor_ln494_64"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:646 %xor_ln494_65 = xor i8 %ref_tmp132_assign_16, i8 %ref_tmp175_assign_16

]]></Node>
<StgValue><ssdm name="xor_ln494_65"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:647 %xor_ln494_66 = xor i8 %xor_ln494_65, i8 %cipher_0_ssbox_load_69

]]></Node>
<StgValue><ssdm name="xor_ln494_66"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:648 %xor_ln494_67 = xor i8 %xor_ln494_66, i8 %xor_ln494_64

]]></Node>
<StgValue><ssdm name="xor_ln494_67"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:649 %xor_ln499_52 = xor i8 %cipher_0_ssbox_load_69, i8 %cipher_0_ssbox_load_64

]]></Node>
<StgValue><ssdm name="xor_ln499_52"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:650 %xor_ln499_53 = xor i8 %ref_tmp85_assign_16, i8 %ref_tmp175_assign_16

]]></Node>
<StgValue><ssdm name="xor_ln499_53"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:651 %xor_ln499_54 = xor i8 %xor_ln499_53, i8 %cipher_0_ssbox_load_74

]]></Node>
<StgValue><ssdm name="xor_ln499_54"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:652 %xor_ln499_55 = xor i8 %xor_ln499_54, i8 %xor_ln499_52

]]></Node>
<StgValue><ssdm name="xor_ln499_55"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:653 %ref_tmp85_assign_17 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_68

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_17"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:654 %ref_tmp90_assign_17 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_73

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_17"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:655 %xor_ln484_68 = xor i8 %cipher_0_ssbox_load_67, i8 %cipher_0_ssbox_load_78

]]></Node>
<StgValue><ssdm name="xor_ln484_68"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:656 %xor_ln484_69 = xor i8 %cipher_0_ssbox_load_73, i8 %ref_tmp85_assign_17

]]></Node>
<StgValue><ssdm name="xor_ln484_69"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:657 %xor_ln484_70 = xor i8 %ref_tmp90_assign_17, i8 %xor_ln484_68

]]></Node>
<StgValue><ssdm name="xor_ln484_70"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:658 %xor_ln484_71 = xor i8 %xor_ln484_70, i8 %xor_ln484_69

]]></Node>
<StgValue><ssdm name="xor_ln484_71"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:659 %ref_tmp132_assign_17 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_78

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_17"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:660 %xor_ln489_67 = xor i8 %cipher_0_ssbox_load_68, i8 %xor_ln484_68

]]></Node>
<StgValue><ssdm name="xor_ln489_67"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:661 %xor_ln489_68 = xor i8 %ref_tmp90_assign_17, i8 %ref_tmp132_assign_17

]]></Node>
<StgValue><ssdm name="xor_ln489_68"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:662 %xor_ln489_69 = xor i8 %xor_ln489_68, i8 %xor_ln489_67

]]></Node>
<StgValue><ssdm name="xor_ln489_69"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:663 %ref_tmp175_assign_17 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_67

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_17"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:664 %xor_ln494_68 = xor i8 %cipher_0_ssbox_load_73, i8 %cipher_0_ssbox_load_68

]]></Node>
<StgValue><ssdm name="xor_ln494_68"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:665 %xor_ln494_69 = xor i8 %cipher_0_ssbox_load_67, i8 %xor_ln494_68

]]></Node>
<StgValue><ssdm name="xor_ln494_69"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:666 %xor_ln494_70 = xor i8 %ref_tmp132_assign_17, i8 %ref_tmp175_assign_17

]]></Node>
<StgValue><ssdm name="xor_ln494_70"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:667 %xor_ln494_71 = xor i8 %xor_ln494_70, i8 %xor_ln494_69

]]></Node>
<StgValue><ssdm name="xor_ln494_71"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:668 %xor_ln499_56 = xor i8 %cipher_0_ssbox_load_78, i8 %xor_ln494_68

]]></Node>
<StgValue><ssdm name="xor_ln499_56"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:669 %xor_ln499_57 = xor i8 %ref_tmp85_assign_17, i8 %ref_tmp175_assign_17

]]></Node>
<StgValue><ssdm name="xor_ln499_57"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:670 %xor_ln499_58 = xor i8 %xor_ln499_57, i8 %xor_ln499_56

]]></Node>
<StgValue><ssdm name="xor_ln499_58"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:671 %ref_tmp85_assign_18 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_72

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_18"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:672 %ref_tmp90_assign_18 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_77

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_18"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:673 %xor_ln484_72 = xor i8 %cipher_0_ssbox_load_71, i8 %tmp_2_1_4

]]></Node>
<StgValue><ssdm name="xor_ln484_72"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:674 %xor_ln484_73 = xor i8 %cipher_0_ssbox_load_77, i8 %ref_tmp85_assign_18

]]></Node>
<StgValue><ssdm name="xor_ln484_73"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:675 %xor_ln484_74 = xor i8 %ref_tmp90_assign_18, i8 %xor_ln484_72

]]></Node>
<StgValue><ssdm name="xor_ln484_74"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:676 %xor_ln484_75 = xor i8 %xor_ln484_74, i8 %xor_ln484_73

]]></Node>
<StgValue><ssdm name="xor_ln484_75"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:677 %ref_tmp132_assign_18 = call i8 @GFMul2, i8 %tmp_2_1_4

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_18"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:678 %xor_ln489_70 = xor i8 %cipher_0_ssbox_load_72, i8 %xor_ln484_72

]]></Node>
<StgValue><ssdm name="xor_ln489_70"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:679 %xor_ln489_71 = xor i8 %ref_tmp90_assign_18, i8 %ref_tmp132_assign_18

]]></Node>
<StgValue><ssdm name="xor_ln489_71"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:680 %xor_ln489_72 = xor i8 %xor_ln489_71, i8 %xor_ln489_70

]]></Node>
<StgValue><ssdm name="xor_ln489_72"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:681 %ref_tmp175_assign_18 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_71

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_18"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:682 %xor_ln494_72 = xor i8 %cipher_0_ssbox_load_77, i8 %cipher_0_ssbox_load_72

]]></Node>
<StgValue><ssdm name="xor_ln494_72"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:683 %xor_ln494_73 = xor i8 %cipher_0_ssbox_load_71, i8 %xor_ln494_72

]]></Node>
<StgValue><ssdm name="xor_ln494_73"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:684 %xor_ln494_74 = xor i8 %ref_tmp132_assign_18, i8 %ref_tmp175_assign_18

]]></Node>
<StgValue><ssdm name="xor_ln494_74"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:685 %xor_ln494_75 = xor i8 %xor_ln494_74, i8 %xor_ln494_73

]]></Node>
<StgValue><ssdm name="xor_ln494_75"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:686 %xor_ln499_59 = xor i8 %tmp_2_1_4, i8 %xor_ln494_72

]]></Node>
<StgValue><ssdm name="xor_ln499_59"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:687 %xor_ln499_60 = xor i8 %ref_tmp85_assign_18, i8 %ref_tmp175_assign_18

]]></Node>
<StgValue><ssdm name="xor_ln499_60"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:688 %xor_ln499_61 = xor i8 %xor_ln499_60, i8 %xor_ln499_59

]]></Node>
<StgValue><ssdm name="xor_ln499_61"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:689 %ref_tmp85_assign_19 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_76

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_19"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:690 %ref_tmp90_assign_19 = call i8 @GFMul2, i8 %tmp_1_4

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_19"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:691 %xor_ln484_76 = xor i8 %cipher_0_ssbox_load_75, i8 %tmp_2_2_4

]]></Node>
<StgValue><ssdm name="xor_ln484_76"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:692 %xor_ln484_77 = xor i8 %tmp_1_4, i8 %ref_tmp85_assign_19

]]></Node>
<StgValue><ssdm name="xor_ln484_77"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:693 %xor_ln484_78 = xor i8 %ref_tmp90_assign_19, i8 %xor_ln484_76

]]></Node>
<StgValue><ssdm name="xor_ln484_78"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:694 %xor_ln484_79 = xor i8 %xor_ln484_78, i8 %xor_ln484_77

]]></Node>
<StgValue><ssdm name="xor_ln484_79"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:695 %ref_tmp132_assign_19 = call i8 @GFMul2, i8 %tmp_2_2_4

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_19"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:696 %xor_ln489_73 = xor i8 %cipher_0_ssbox_load_76, i8 %xor_ln484_76

]]></Node>
<StgValue><ssdm name="xor_ln489_73"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:697 %xor_ln489_74 = xor i8 %ref_tmp90_assign_19, i8 %ref_tmp132_assign_19

]]></Node>
<StgValue><ssdm name="xor_ln489_74"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:698 %xor_ln489_75 = xor i8 %xor_ln489_74, i8 %xor_ln489_73

]]></Node>
<StgValue><ssdm name="xor_ln489_75"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:699 %ref_tmp175_assign_19 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_75

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_19"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:700 %xor_ln494_76 = xor i8 %tmp_1_4, i8 %cipher_0_ssbox_load_76

]]></Node>
<StgValue><ssdm name="xor_ln494_76"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:701 %xor_ln494_77 = xor i8 %cipher_0_ssbox_load_75, i8 %xor_ln494_76

]]></Node>
<StgValue><ssdm name="xor_ln494_77"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:702 %xor_ln494_78 = xor i8 %ref_tmp132_assign_19, i8 %ref_tmp175_assign_19

]]></Node>
<StgValue><ssdm name="xor_ln494_78"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:703 %xor_ln494_79 = xor i8 %xor_ln494_78, i8 %xor_ln494_77

]]></Node>
<StgValue><ssdm name="xor_ln494_79"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:704 %xor_ln499_62 = xor i8 %tmp_2_2_4, i8 %xor_ln494_76

]]></Node>
<StgValue><ssdm name="xor_ln499_62"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:705 %xor_ln499_63 = xor i8 %ref_tmp85_assign_19, i8 %ref_tmp175_assign_19

]]></Node>
<StgValue><ssdm name="xor_ln499_63"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:706 %xor_ln499_64 = xor i8 %xor_ln499_63, i8 %xor_ln499_62

]]></Node>
<StgValue><ssdm name="xor_ln499_64"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
entry:707 %state_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %xor_ln499_64, i8 %xor_ln494_79, i8 %xor_ln489_75, i8 %xor_ln484_79, i8 %xor_ln499_61, i8 %xor_ln494_75, i8 %xor_ln489_72, i8 %xor_ln484_75, i8 %xor_ln499_58, i8 %xor_ln494_71, i8 %xor_ln489_69, i8 %xor_ln484_71, i8 %xor_ln499_55, i8 %xor_ln494_67, i8 %xor_ln489_66, i8 %xor_ln484_67

]]></Node>
<StgValue><ssdm name="state_9"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:708 %state_10 = xor i128 %state_9, i128 %this_1_5_val_read

]]></Node>
<StgValue><ssdm name="state_10"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="128">
<![CDATA[
entry:709 %trunc_ln445_5 = trunc i128 %state_10

]]></Node>
<StgValue><ssdm name="trunc_ln445_5"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="8">
<![CDATA[
entry:710 %zext_ln445_80 = zext i8 %trunc_ln445_5

]]></Node>
<StgValue><ssdm name="zext_ln445_80"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:711 %cipher_0_ssbox_addr_80 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_80

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_80"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8">
<![CDATA[
entry:712 %cipher_0_ssbox_load_80 = load i8 %cipher_0_ssbox_addr_80

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_80"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:713 %tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 8

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="8">
<![CDATA[
entry:714 %zext_ln445_81 = zext i8 %tmp_107

]]></Node>
<StgValue><ssdm name="zext_ln445_81"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:715 %cipher_0_ssbox_addr_81 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_81

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_81"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="8">
<![CDATA[
entry:716 %tmp_1_5 = load i8 %cipher_0_ssbox_addr_81

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:717 %tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="8">
<![CDATA[
entry:718 %zext_ln445_82 = zext i8 %tmp_108

]]></Node>
<StgValue><ssdm name="zext_ln445_82"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:719 %cipher_0_ssbox_addr_82 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_82

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_82"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="8">
<![CDATA[
entry:720 %tmp_2_1_5 = load i8 %cipher_0_ssbox_addr_82

]]></Node>
<StgValue><ssdm name="tmp_2_1_5"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:721 %tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 24

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="8">
<![CDATA[
entry:722 %zext_ln445_83 = zext i8 %tmp_109

]]></Node>
<StgValue><ssdm name="zext_ln445_83"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:723 %cipher_0_ssbox_addr_83 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_83

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_83"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="8">
<![CDATA[
entry:724 %cipher_0_ssbox_load_83 = load i8 %cipher_0_ssbox_addr_83

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_83"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:725 %tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 32

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="8">
<![CDATA[
entry:726 %zext_ln445_84 = zext i8 %tmp_110

]]></Node>
<StgValue><ssdm name="zext_ln445_84"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:727 %cipher_0_ssbox_addr_84 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_84

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_84"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8">
<![CDATA[
entry:728 %cipher_0_ssbox_load_84 = load i8 %cipher_0_ssbox_addr_84

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_84"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:729 %tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 40

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="8">
<![CDATA[
entry:730 %zext_ln445_85 = zext i8 %tmp_111

]]></Node>
<StgValue><ssdm name="zext_ln445_85"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:731 %cipher_0_ssbox_addr_85 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_85

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_85"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="8">
<![CDATA[
entry:732 %cipher_0_ssbox_load_85 = load i8 %cipher_0_ssbox_addr_85

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_85"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:733 %tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 48

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="8">
<![CDATA[
entry:734 %zext_ln445_86 = zext i8 %tmp_112

]]></Node>
<StgValue><ssdm name="zext_ln445_86"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:735 %cipher_0_ssbox_addr_86 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_86

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_86"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="8">
<![CDATA[
entry:736 %tmp_2_2_5 = load i8 %cipher_0_ssbox_addr_86

]]></Node>
<StgValue><ssdm name="tmp_2_2_5"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:737 %tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 56

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="8">
<![CDATA[
entry:738 %zext_ln445_87 = zext i8 %tmp_113

]]></Node>
<StgValue><ssdm name="zext_ln445_87"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:739 %cipher_0_ssbox_addr_87 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_87

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_87"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="8">
<![CDATA[
entry:740 %cipher_0_ssbox_load_87 = load i8 %cipher_0_ssbox_addr_87

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_87"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:741 %tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 64

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="8">
<![CDATA[
entry:742 %zext_ln445_88 = zext i8 %tmp_114

]]></Node>
<StgValue><ssdm name="zext_ln445_88"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:743 %cipher_0_ssbox_addr_88 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_88

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_88"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="8">
<![CDATA[
entry:744 %cipher_0_ssbox_load_88 = load i8 %cipher_0_ssbox_addr_88

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_88"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:745 %tmp_115 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 72

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="8">
<![CDATA[
entry:746 %zext_ln445_89 = zext i8 %tmp_115

]]></Node>
<StgValue><ssdm name="zext_ln445_89"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:747 %cipher_0_ssbox_addr_89 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_89

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_89"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="8">
<![CDATA[
entry:748 %cipher_0_ssbox_load_89 = load i8 %cipher_0_ssbox_addr_89

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_89"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:749 %tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 80

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="8">
<![CDATA[
entry:750 %zext_ln445_90 = zext i8 %tmp_116

]]></Node>
<StgValue><ssdm name="zext_ln445_90"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:751 %cipher_0_ssbox_addr_90 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_90

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_90"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="8">
<![CDATA[
entry:752 %cipher_0_ssbox_load_90 = load i8 %cipher_0_ssbox_addr_90

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_90"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:753 %tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 88

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="8">
<![CDATA[
entry:754 %zext_ln445_91 = zext i8 %tmp_117

]]></Node>
<StgValue><ssdm name="zext_ln445_91"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:755 %cipher_0_ssbox_addr_91 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_91

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_91"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="8">
<![CDATA[
entry:756 %cipher_0_ssbox_load_91 = load i8 %cipher_0_ssbox_addr_91

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_91"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:757 %tmp_118 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 96

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="8">
<![CDATA[
entry:758 %zext_ln445_92 = zext i8 %tmp_118

]]></Node>
<StgValue><ssdm name="zext_ln445_92"/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:759 %cipher_0_ssbox_addr_92 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_92

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_92"/></StgValue>
</operation>

<operation id="851" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8">
<![CDATA[
entry:760 %cipher_0_ssbox_load_92 = load i8 %cipher_0_ssbox_addr_92

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_92"/></StgValue>
</operation>

<operation id="852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:761 %tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 104

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="853" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="8">
<![CDATA[
entry:762 %zext_ln445_93 = zext i8 %tmp_119

]]></Node>
<StgValue><ssdm name="zext_ln445_93"/></StgValue>
</operation>

<operation id="854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:763 %cipher_0_ssbox_addr_93 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_93

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_93"/></StgValue>
</operation>

<operation id="855" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="8">
<![CDATA[
entry:764 %cipher_0_ssbox_load_93 = load i8 %cipher_0_ssbox_addr_93

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_93"/></StgValue>
</operation>

<operation id="856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:765 %tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 112

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="8">
<![CDATA[
entry:766 %zext_ln445_94 = zext i8 %tmp_120

]]></Node>
<StgValue><ssdm name="zext_ln445_94"/></StgValue>
</operation>

<operation id="858" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:767 %cipher_0_ssbox_addr_94 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_94

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_94"/></StgValue>
</operation>

<operation id="859" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="8">
<![CDATA[
entry:768 %cipher_0_ssbox_load_94 = load i8 %cipher_0_ssbox_addr_94

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_94"/></StgValue>
</operation>

<operation id="860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:769 %tmp_121 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_10, i32 120

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="861" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="8">
<![CDATA[
entry:770 %zext_ln445_95 = zext i8 %tmp_121

]]></Node>
<StgValue><ssdm name="zext_ln445_95"/></StgValue>
</operation>

<operation id="862" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:771 %cipher_0_ssbox_addr_95 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_95

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_95"/></StgValue>
</operation>

<operation id="863" st_id="6" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="8">
<![CDATA[
entry:772 %tmp_3_5 = load i8 %cipher_0_ssbox_addr_95

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="864" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8">
<![CDATA[
entry:712 %cipher_0_ssbox_load_80 = load i8 %cipher_0_ssbox_addr_80

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_80"/></StgValue>
</operation>

<operation id="865" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="8">
<![CDATA[
entry:716 %tmp_1_5 = load i8 %cipher_0_ssbox_addr_81

]]></Node>
<StgValue><ssdm name="tmp_1_5"/></StgValue>
</operation>

<operation id="866" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="8">
<![CDATA[
entry:720 %tmp_2_1_5 = load i8 %cipher_0_ssbox_addr_82

]]></Node>
<StgValue><ssdm name="tmp_2_1_5"/></StgValue>
</operation>

<operation id="867" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="8">
<![CDATA[
entry:724 %cipher_0_ssbox_load_83 = load i8 %cipher_0_ssbox_addr_83

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_83"/></StgValue>
</operation>

<operation id="868" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8">
<![CDATA[
entry:728 %cipher_0_ssbox_load_84 = load i8 %cipher_0_ssbox_addr_84

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_84"/></StgValue>
</operation>

<operation id="869" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="8">
<![CDATA[
entry:732 %cipher_0_ssbox_load_85 = load i8 %cipher_0_ssbox_addr_85

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_85"/></StgValue>
</operation>

<operation id="870" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="8">
<![CDATA[
entry:736 %tmp_2_2_5 = load i8 %cipher_0_ssbox_addr_86

]]></Node>
<StgValue><ssdm name="tmp_2_2_5"/></StgValue>
</operation>

<operation id="871" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="8">
<![CDATA[
entry:740 %cipher_0_ssbox_load_87 = load i8 %cipher_0_ssbox_addr_87

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_87"/></StgValue>
</operation>

<operation id="872" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="8">
<![CDATA[
entry:744 %cipher_0_ssbox_load_88 = load i8 %cipher_0_ssbox_addr_88

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_88"/></StgValue>
</operation>

<operation id="873" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="8">
<![CDATA[
entry:748 %cipher_0_ssbox_load_89 = load i8 %cipher_0_ssbox_addr_89

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_89"/></StgValue>
</operation>

<operation id="874" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="8">
<![CDATA[
entry:752 %cipher_0_ssbox_load_90 = load i8 %cipher_0_ssbox_addr_90

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_90"/></StgValue>
</operation>

<operation id="875" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="8">
<![CDATA[
entry:756 %cipher_0_ssbox_load_91 = load i8 %cipher_0_ssbox_addr_91

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_91"/></StgValue>
</operation>

<operation id="876" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8">
<![CDATA[
entry:760 %cipher_0_ssbox_load_92 = load i8 %cipher_0_ssbox_addr_92

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_92"/></StgValue>
</operation>

<operation id="877" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="8">
<![CDATA[
entry:764 %cipher_0_ssbox_load_93 = load i8 %cipher_0_ssbox_addr_93

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_93"/></StgValue>
</operation>

<operation id="878" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="8">
<![CDATA[
entry:768 %cipher_0_ssbox_load_94 = load i8 %cipher_0_ssbox_addr_94

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_94"/></StgValue>
</operation>

<operation id="879" st_id="7" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="8" op_0_bw="8">
<![CDATA[
entry:772 %tmp_3_5 = load i8 %cipher_0_ssbox_addr_95

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="880" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:773 %ref_tmp85_assign_20 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_80

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_20"/></StgValue>
</operation>

<operation id="881" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:774 %ref_tmp90_assign_20 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_85

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_20"/></StgValue>
</operation>

<operation id="882" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:775 %xor_ln484_80 = xor i8 %cipher_0_ssbox_load_90, i8 %tmp_3_5

]]></Node>
<StgValue><ssdm name="xor_ln484_80"/></StgValue>
</operation>

<operation id="883" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:776 %xor_ln484_81 = xor i8 %cipher_0_ssbox_load_85, i8 %ref_tmp85_assign_20

]]></Node>
<StgValue><ssdm name="xor_ln484_81"/></StgValue>
</operation>

<operation id="884" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:777 %xor_ln484_82 = xor i8 %ref_tmp90_assign_20, i8 %xor_ln484_80

]]></Node>
<StgValue><ssdm name="xor_ln484_82"/></StgValue>
</operation>

<operation id="885" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:778 %xor_ln484_83 = xor i8 %xor_ln484_82, i8 %xor_ln484_81

]]></Node>
<StgValue><ssdm name="xor_ln484_83"/></StgValue>
</operation>

<operation id="886" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:779 %ref_tmp132_assign_20 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_90

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_20"/></StgValue>
</operation>

<operation id="887" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:780 %xor_ln489_76 = xor i8 %cipher_0_ssbox_load_80, i8 %xor_ln484_80

]]></Node>
<StgValue><ssdm name="xor_ln489_76"/></StgValue>
</operation>

<operation id="888" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:781 %xor_ln489_77 = xor i8 %ref_tmp90_assign_20, i8 %ref_tmp132_assign_20

]]></Node>
<StgValue><ssdm name="xor_ln489_77"/></StgValue>
</operation>

<operation id="889" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:782 %xor_ln489_78 = xor i8 %xor_ln489_77, i8 %xor_ln489_76

]]></Node>
<StgValue><ssdm name="xor_ln489_78"/></StgValue>
</operation>

<operation id="890" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:783 %ref_tmp175_assign_20 = call i8 @GFMul2, i8 %tmp_3_5

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_20"/></StgValue>
</operation>

<operation id="891" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:784 %xor_ln494_80 = xor i8 %cipher_0_ssbox_load_80, i8 %tmp_3_5

]]></Node>
<StgValue><ssdm name="xor_ln494_80"/></StgValue>
</operation>

<operation id="892" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:785 %xor_ln494_81 = xor i8 %ref_tmp132_assign_20, i8 %ref_tmp175_assign_20

]]></Node>
<StgValue><ssdm name="xor_ln494_81"/></StgValue>
</operation>

<operation id="893" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:786 %xor_ln494_82 = xor i8 %xor_ln494_81, i8 %cipher_0_ssbox_load_85

]]></Node>
<StgValue><ssdm name="xor_ln494_82"/></StgValue>
</operation>

<operation id="894" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:787 %xor_ln494_83 = xor i8 %xor_ln494_82, i8 %xor_ln494_80

]]></Node>
<StgValue><ssdm name="xor_ln494_83"/></StgValue>
</operation>

<operation id="895" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:788 %xor_ln499_65 = xor i8 %cipher_0_ssbox_load_85, i8 %cipher_0_ssbox_load_80

]]></Node>
<StgValue><ssdm name="xor_ln499_65"/></StgValue>
</operation>

<operation id="896" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:789 %xor_ln499_66 = xor i8 %ref_tmp85_assign_20, i8 %ref_tmp175_assign_20

]]></Node>
<StgValue><ssdm name="xor_ln499_66"/></StgValue>
</operation>

<operation id="897" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:790 %xor_ln499_67 = xor i8 %xor_ln499_66, i8 %cipher_0_ssbox_load_90

]]></Node>
<StgValue><ssdm name="xor_ln499_67"/></StgValue>
</operation>

<operation id="898" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:791 %xor_ln499_68 = xor i8 %xor_ln499_67, i8 %xor_ln499_65

]]></Node>
<StgValue><ssdm name="xor_ln499_68"/></StgValue>
</operation>

<operation id="899" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:792 %ref_tmp85_assign_21 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_84

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_21"/></StgValue>
</operation>

<operation id="900" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:793 %ref_tmp90_assign_21 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_89

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_21"/></StgValue>
</operation>

<operation id="901" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:794 %xor_ln484_84 = xor i8 %cipher_0_ssbox_load_83, i8 %cipher_0_ssbox_load_94

]]></Node>
<StgValue><ssdm name="xor_ln484_84"/></StgValue>
</operation>

<operation id="902" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:795 %xor_ln484_85 = xor i8 %cipher_0_ssbox_load_89, i8 %ref_tmp85_assign_21

]]></Node>
<StgValue><ssdm name="xor_ln484_85"/></StgValue>
</operation>

<operation id="903" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:796 %xor_ln484_86 = xor i8 %ref_tmp90_assign_21, i8 %xor_ln484_84

]]></Node>
<StgValue><ssdm name="xor_ln484_86"/></StgValue>
</operation>

<operation id="904" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:797 %xor_ln484_87 = xor i8 %xor_ln484_86, i8 %xor_ln484_85

]]></Node>
<StgValue><ssdm name="xor_ln484_87"/></StgValue>
</operation>

<operation id="905" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:798 %ref_tmp132_assign_21 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_94

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_21"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:799 %xor_ln489_79 = xor i8 %cipher_0_ssbox_load_84, i8 %xor_ln484_84

]]></Node>
<StgValue><ssdm name="xor_ln489_79"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:800 %xor_ln489_80 = xor i8 %ref_tmp90_assign_21, i8 %ref_tmp132_assign_21

]]></Node>
<StgValue><ssdm name="xor_ln489_80"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:801 %xor_ln489_81 = xor i8 %xor_ln489_80, i8 %xor_ln489_79

]]></Node>
<StgValue><ssdm name="xor_ln489_81"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:802 %ref_tmp175_assign_21 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_83

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_21"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:803 %xor_ln494_84 = xor i8 %cipher_0_ssbox_load_89, i8 %cipher_0_ssbox_load_84

]]></Node>
<StgValue><ssdm name="xor_ln494_84"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:804 %xor_ln494_85 = xor i8 %cipher_0_ssbox_load_83, i8 %xor_ln494_84

]]></Node>
<StgValue><ssdm name="xor_ln494_85"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:805 %xor_ln494_86 = xor i8 %ref_tmp132_assign_21, i8 %ref_tmp175_assign_21

]]></Node>
<StgValue><ssdm name="xor_ln494_86"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:806 %xor_ln494_87 = xor i8 %xor_ln494_86, i8 %xor_ln494_85

]]></Node>
<StgValue><ssdm name="xor_ln494_87"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:807 %xor_ln499_69 = xor i8 %cipher_0_ssbox_load_94, i8 %xor_ln494_84

]]></Node>
<StgValue><ssdm name="xor_ln499_69"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:808 %xor_ln499_70 = xor i8 %ref_tmp85_assign_21, i8 %ref_tmp175_assign_21

]]></Node>
<StgValue><ssdm name="xor_ln499_70"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:809 %xor_ln499_71 = xor i8 %xor_ln499_70, i8 %xor_ln499_69

]]></Node>
<StgValue><ssdm name="xor_ln499_71"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:810 %ref_tmp85_assign_22 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_88

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_22"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:811 %ref_tmp90_assign_22 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_93

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_22"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:812 %xor_ln484_88 = xor i8 %cipher_0_ssbox_load_87, i8 %tmp_2_1_5

]]></Node>
<StgValue><ssdm name="xor_ln484_88"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:813 %xor_ln484_89 = xor i8 %cipher_0_ssbox_load_93, i8 %ref_tmp85_assign_22

]]></Node>
<StgValue><ssdm name="xor_ln484_89"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:814 %xor_ln484_90 = xor i8 %ref_tmp90_assign_22, i8 %xor_ln484_88

]]></Node>
<StgValue><ssdm name="xor_ln484_90"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:815 %xor_ln484_91 = xor i8 %xor_ln484_90, i8 %xor_ln484_89

]]></Node>
<StgValue><ssdm name="xor_ln484_91"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:816 %ref_tmp132_assign_22 = call i8 @GFMul2, i8 %tmp_2_1_5

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_22"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:817 %xor_ln489_82 = xor i8 %cipher_0_ssbox_load_88, i8 %xor_ln484_88

]]></Node>
<StgValue><ssdm name="xor_ln489_82"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:818 %xor_ln489_83 = xor i8 %ref_tmp90_assign_22, i8 %ref_tmp132_assign_22

]]></Node>
<StgValue><ssdm name="xor_ln489_83"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:819 %xor_ln489_84 = xor i8 %xor_ln489_83, i8 %xor_ln489_82

]]></Node>
<StgValue><ssdm name="xor_ln489_84"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:820 %ref_tmp175_assign_22 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_87

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_22"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:821 %xor_ln494_88 = xor i8 %cipher_0_ssbox_load_93, i8 %cipher_0_ssbox_load_88

]]></Node>
<StgValue><ssdm name="xor_ln494_88"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:822 %xor_ln494_89 = xor i8 %cipher_0_ssbox_load_87, i8 %xor_ln494_88

]]></Node>
<StgValue><ssdm name="xor_ln494_89"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:823 %xor_ln494_90 = xor i8 %ref_tmp132_assign_22, i8 %ref_tmp175_assign_22

]]></Node>
<StgValue><ssdm name="xor_ln494_90"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:824 %xor_ln494_91 = xor i8 %xor_ln494_90, i8 %xor_ln494_89

]]></Node>
<StgValue><ssdm name="xor_ln494_91"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:825 %xor_ln499_72 = xor i8 %tmp_2_1_5, i8 %xor_ln494_88

]]></Node>
<StgValue><ssdm name="xor_ln499_72"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:826 %xor_ln499_73 = xor i8 %ref_tmp85_assign_22, i8 %ref_tmp175_assign_22

]]></Node>
<StgValue><ssdm name="xor_ln499_73"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:827 %xor_ln499_74 = xor i8 %xor_ln499_73, i8 %xor_ln499_72

]]></Node>
<StgValue><ssdm name="xor_ln499_74"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:828 %ref_tmp85_assign_23 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_92

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_23"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:829 %ref_tmp90_assign_23 = call i8 @GFMul2, i8 %tmp_1_5

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_23"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:830 %xor_ln484_92 = xor i8 %cipher_0_ssbox_load_91, i8 %tmp_2_2_5

]]></Node>
<StgValue><ssdm name="xor_ln484_92"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:831 %xor_ln484_93 = xor i8 %tmp_1_5, i8 %ref_tmp85_assign_23

]]></Node>
<StgValue><ssdm name="xor_ln484_93"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:832 %xor_ln484_94 = xor i8 %ref_tmp90_assign_23, i8 %xor_ln484_92

]]></Node>
<StgValue><ssdm name="xor_ln484_94"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:833 %xor_ln484_95 = xor i8 %xor_ln484_94, i8 %xor_ln484_93

]]></Node>
<StgValue><ssdm name="xor_ln484_95"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:834 %ref_tmp132_assign_23 = call i8 @GFMul2, i8 %tmp_2_2_5

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_23"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:835 %xor_ln489_85 = xor i8 %cipher_0_ssbox_load_92, i8 %xor_ln484_92

]]></Node>
<StgValue><ssdm name="xor_ln489_85"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:836 %xor_ln489_86 = xor i8 %ref_tmp90_assign_23, i8 %ref_tmp132_assign_23

]]></Node>
<StgValue><ssdm name="xor_ln489_86"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:837 %xor_ln489_87 = xor i8 %xor_ln489_86, i8 %xor_ln489_85

]]></Node>
<StgValue><ssdm name="xor_ln489_87"/></StgValue>
</operation>

<operation id="945" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:838 %ref_tmp175_assign_23 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_91

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_23"/></StgValue>
</operation>

<operation id="946" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:839 %xor_ln494_92 = xor i8 %tmp_1_5, i8 %cipher_0_ssbox_load_92

]]></Node>
<StgValue><ssdm name="xor_ln494_92"/></StgValue>
</operation>

<operation id="947" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:840 %xor_ln494_93 = xor i8 %cipher_0_ssbox_load_91, i8 %xor_ln494_92

]]></Node>
<StgValue><ssdm name="xor_ln494_93"/></StgValue>
</operation>

<operation id="948" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:841 %xor_ln494_94 = xor i8 %ref_tmp132_assign_23, i8 %ref_tmp175_assign_23

]]></Node>
<StgValue><ssdm name="xor_ln494_94"/></StgValue>
</operation>

<operation id="949" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:842 %xor_ln494_95 = xor i8 %xor_ln494_94, i8 %xor_ln494_93

]]></Node>
<StgValue><ssdm name="xor_ln494_95"/></StgValue>
</operation>

<operation id="950" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:843 %xor_ln499_75 = xor i8 %tmp_2_2_5, i8 %xor_ln494_92

]]></Node>
<StgValue><ssdm name="xor_ln499_75"/></StgValue>
</operation>

<operation id="951" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:844 %xor_ln499_76 = xor i8 %ref_tmp85_assign_23, i8 %ref_tmp175_assign_23

]]></Node>
<StgValue><ssdm name="xor_ln499_76"/></StgValue>
</operation>

<operation id="952" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:845 %xor_ln499_77 = xor i8 %xor_ln499_76, i8 %xor_ln499_75

]]></Node>
<StgValue><ssdm name="xor_ln499_77"/></StgValue>
</operation>

<operation id="953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
entry:846 %state_11 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %xor_ln499_77, i8 %xor_ln494_95, i8 %xor_ln489_87, i8 %xor_ln484_95, i8 %xor_ln499_74, i8 %xor_ln494_91, i8 %xor_ln489_84, i8 %xor_ln484_91, i8 %xor_ln499_71, i8 %xor_ln494_87, i8 %xor_ln489_81, i8 %xor_ln484_87, i8 %xor_ln499_68, i8 %xor_ln494_83, i8 %xor_ln489_78, i8 %xor_ln484_83

]]></Node>
<StgValue><ssdm name="state_11"/></StgValue>
</operation>

<operation id="954" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:847 %state_12 = xor i128 %state_11, i128 %this_1_6_val_read

]]></Node>
<StgValue><ssdm name="state_12"/></StgValue>
</operation>

<operation id="955" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="128">
<![CDATA[
entry:848 %trunc_ln445_6 = trunc i128 %state_12

]]></Node>
<StgValue><ssdm name="trunc_ln445_6"/></StgValue>
</operation>

<operation id="956" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="8">
<![CDATA[
entry:849 %zext_ln445_96 = zext i8 %trunc_ln445_6

]]></Node>
<StgValue><ssdm name="zext_ln445_96"/></StgValue>
</operation>

<operation id="957" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:850 %cipher_0_ssbox_addr_96 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_96

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_96"/></StgValue>
</operation>

<operation id="958" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="8">
<![CDATA[
entry:851 %cipher_0_ssbox_load_96 = load i8 %cipher_0_ssbox_addr_96

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_96"/></StgValue>
</operation>

<operation id="959" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:852 %tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 8

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="960" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="8">
<![CDATA[
entry:853 %zext_ln445_97 = zext i8 %tmp_122

]]></Node>
<StgValue><ssdm name="zext_ln445_97"/></StgValue>
</operation>

<operation id="961" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:854 %cipher_0_ssbox_addr_97 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_97

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_97"/></StgValue>
</operation>

<operation id="962" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8">
<![CDATA[
entry:855 %tmp_1_6 = load i8 %cipher_0_ssbox_addr_97

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="963" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:856 %tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 16

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="964" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="8">
<![CDATA[
entry:857 %zext_ln445_98 = zext i8 %tmp_123

]]></Node>
<StgValue><ssdm name="zext_ln445_98"/></StgValue>
</operation>

<operation id="965" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:858 %cipher_0_ssbox_addr_98 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_98

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_98"/></StgValue>
</operation>

<operation id="966" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="8">
<![CDATA[
entry:859 %tmp_2_1_6 = load i8 %cipher_0_ssbox_addr_98

]]></Node>
<StgValue><ssdm name="tmp_2_1_6"/></StgValue>
</operation>

<operation id="967" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:860 %tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 24

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="968" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="8">
<![CDATA[
entry:861 %zext_ln445_99 = zext i8 %tmp_124

]]></Node>
<StgValue><ssdm name="zext_ln445_99"/></StgValue>
</operation>

<operation id="969" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:862 %cipher_0_ssbox_addr_99 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_99

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_99"/></StgValue>
</operation>

<operation id="970" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="8">
<![CDATA[
entry:863 %cipher_0_ssbox_load_99 = load i8 %cipher_0_ssbox_addr_99

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_99"/></StgValue>
</operation>

<operation id="971" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:864 %tmp_125 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 32

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="972" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="8">
<![CDATA[
entry:865 %zext_ln445_100 = zext i8 %tmp_125

]]></Node>
<StgValue><ssdm name="zext_ln445_100"/></StgValue>
</operation>

<operation id="973" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:866 %cipher_0_ssbox_addr_100 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_100

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_100"/></StgValue>
</operation>

<operation id="974" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="8">
<![CDATA[
entry:867 %cipher_0_ssbox_load_100 = load i8 %cipher_0_ssbox_addr_100

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_100"/></StgValue>
</operation>

<operation id="975" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:868 %tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 40

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="976" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="8">
<![CDATA[
entry:869 %zext_ln445_101 = zext i8 %tmp_126

]]></Node>
<StgValue><ssdm name="zext_ln445_101"/></StgValue>
</operation>

<operation id="977" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:870 %cipher_0_ssbox_addr_101 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_101

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_101"/></StgValue>
</operation>

<operation id="978" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="8">
<![CDATA[
entry:871 %cipher_0_ssbox_load_101 = load i8 %cipher_0_ssbox_addr_101

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_101"/></StgValue>
</operation>

<operation id="979" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:872 %tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 48

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="8">
<![CDATA[
entry:873 %zext_ln445_102 = zext i8 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln445_102"/></StgValue>
</operation>

<operation id="981" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:874 %cipher_0_ssbox_addr_102 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_102

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_102"/></StgValue>
</operation>

<operation id="982" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8">
<![CDATA[
entry:875 %tmp_2_2_6 = load i8 %cipher_0_ssbox_addr_102

]]></Node>
<StgValue><ssdm name="tmp_2_2_6"/></StgValue>
</operation>

<operation id="983" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:876 %tmp_128 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 56

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="984" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="8">
<![CDATA[
entry:877 %zext_ln445_103 = zext i8 %tmp_128

]]></Node>
<StgValue><ssdm name="zext_ln445_103"/></StgValue>
</operation>

<operation id="985" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:878 %cipher_0_ssbox_addr_103 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_103

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_103"/></StgValue>
</operation>

<operation id="986" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="8">
<![CDATA[
entry:879 %cipher_0_ssbox_load_103 = load i8 %cipher_0_ssbox_addr_103

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_103"/></StgValue>
</operation>

<operation id="987" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:880 %tmp_129 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 64

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="988" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="8">
<![CDATA[
entry:881 %zext_ln445_104 = zext i8 %tmp_129

]]></Node>
<StgValue><ssdm name="zext_ln445_104"/></StgValue>
</operation>

<operation id="989" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:882 %cipher_0_ssbox_addr_104 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_104

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_104"/></StgValue>
</operation>

<operation id="990" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8">
<![CDATA[
entry:883 %cipher_0_ssbox_load_104 = load i8 %cipher_0_ssbox_addr_104

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_104"/></StgValue>
</operation>

<operation id="991" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:884 %tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 72

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="992" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="8">
<![CDATA[
entry:885 %zext_ln445_105 = zext i8 %tmp_130

]]></Node>
<StgValue><ssdm name="zext_ln445_105"/></StgValue>
</operation>

<operation id="993" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:886 %cipher_0_ssbox_addr_105 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_105

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_105"/></StgValue>
</operation>

<operation id="994" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8">
<![CDATA[
entry:887 %cipher_0_ssbox_load_105 = load i8 %cipher_0_ssbox_addr_105

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_105"/></StgValue>
</operation>

<operation id="995" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:888 %tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 80

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="996" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="8">
<![CDATA[
entry:889 %zext_ln445_106 = zext i8 %tmp_131

]]></Node>
<StgValue><ssdm name="zext_ln445_106"/></StgValue>
</operation>

<operation id="997" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:890 %cipher_0_ssbox_addr_106 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_106

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_106"/></StgValue>
</operation>

<operation id="998" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="8">
<![CDATA[
entry:891 %cipher_0_ssbox_load_106 = load i8 %cipher_0_ssbox_addr_106

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_106"/></StgValue>
</operation>

<operation id="999" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:892 %tmp_132 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 88

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1000" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="8">
<![CDATA[
entry:893 %zext_ln445_107 = zext i8 %tmp_132

]]></Node>
<StgValue><ssdm name="zext_ln445_107"/></StgValue>
</operation>

<operation id="1001" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:894 %cipher_0_ssbox_addr_107 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_107

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_107"/></StgValue>
</operation>

<operation id="1002" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="8">
<![CDATA[
entry:895 %cipher_0_ssbox_load_107 = load i8 %cipher_0_ssbox_addr_107

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_107"/></StgValue>
</operation>

<operation id="1003" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:896 %tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 96

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1004" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="8">
<![CDATA[
entry:897 %zext_ln445_108 = zext i8 %tmp_133

]]></Node>
<StgValue><ssdm name="zext_ln445_108"/></StgValue>
</operation>

<operation id="1005" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:898 %cipher_0_ssbox_addr_108 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_108

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_108"/></StgValue>
</operation>

<operation id="1006" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="8">
<![CDATA[
entry:899 %cipher_0_ssbox_load_108 = load i8 %cipher_0_ssbox_addr_108

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_108"/></StgValue>
</operation>

<operation id="1007" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:900 %tmp_134 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 104

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1008" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="8">
<![CDATA[
entry:901 %zext_ln445_109 = zext i8 %tmp_134

]]></Node>
<StgValue><ssdm name="zext_ln445_109"/></StgValue>
</operation>

<operation id="1009" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:902 %cipher_0_ssbox_addr_109 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_109

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_109"/></StgValue>
</operation>

<operation id="1010" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="8">
<![CDATA[
entry:903 %cipher_0_ssbox_load_109 = load i8 %cipher_0_ssbox_addr_109

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_109"/></StgValue>
</operation>

<operation id="1011" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:904 %tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 112

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1012" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="8">
<![CDATA[
entry:905 %zext_ln445_110 = zext i8 %tmp_135

]]></Node>
<StgValue><ssdm name="zext_ln445_110"/></StgValue>
</operation>

<operation id="1013" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:906 %cipher_0_ssbox_addr_110 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_110

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_110"/></StgValue>
</operation>

<operation id="1014" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="8">
<![CDATA[
entry:907 %cipher_0_ssbox_load_110 = load i8 %cipher_0_ssbox_addr_110

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_110"/></StgValue>
</operation>

<operation id="1015" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:908 %tmp_136 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_12, i32 120

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1016" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="8">
<![CDATA[
entry:909 %zext_ln445_111 = zext i8 %tmp_136

]]></Node>
<StgValue><ssdm name="zext_ln445_111"/></StgValue>
</operation>

<operation id="1017" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:910 %cipher_0_ssbox_addr_111 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_111

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_111"/></StgValue>
</operation>

<operation id="1018" st_id="7" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="8">
<![CDATA[
entry:911 %tmp_3_6 = load i8 %cipher_0_ssbox_addr_111

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1019" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="8">
<![CDATA[
entry:851 %cipher_0_ssbox_load_96 = load i8 %cipher_0_ssbox_addr_96

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_96"/></StgValue>
</operation>

<operation id="1020" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8">
<![CDATA[
entry:855 %tmp_1_6 = load i8 %cipher_0_ssbox_addr_97

]]></Node>
<StgValue><ssdm name="tmp_1_6"/></StgValue>
</operation>

<operation id="1021" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="8">
<![CDATA[
entry:859 %tmp_2_1_6 = load i8 %cipher_0_ssbox_addr_98

]]></Node>
<StgValue><ssdm name="tmp_2_1_6"/></StgValue>
</operation>

<operation id="1022" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="8">
<![CDATA[
entry:863 %cipher_0_ssbox_load_99 = load i8 %cipher_0_ssbox_addr_99

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_99"/></StgValue>
</operation>

<operation id="1023" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="8">
<![CDATA[
entry:867 %cipher_0_ssbox_load_100 = load i8 %cipher_0_ssbox_addr_100

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_100"/></StgValue>
</operation>

<operation id="1024" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="8">
<![CDATA[
entry:871 %cipher_0_ssbox_load_101 = load i8 %cipher_0_ssbox_addr_101

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_101"/></StgValue>
</operation>

<operation id="1025" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8">
<![CDATA[
entry:875 %tmp_2_2_6 = load i8 %cipher_0_ssbox_addr_102

]]></Node>
<StgValue><ssdm name="tmp_2_2_6"/></StgValue>
</operation>

<operation id="1026" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="8">
<![CDATA[
entry:879 %cipher_0_ssbox_load_103 = load i8 %cipher_0_ssbox_addr_103

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_103"/></StgValue>
</operation>

<operation id="1027" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8">
<![CDATA[
entry:883 %cipher_0_ssbox_load_104 = load i8 %cipher_0_ssbox_addr_104

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_104"/></StgValue>
</operation>

<operation id="1028" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8">
<![CDATA[
entry:887 %cipher_0_ssbox_load_105 = load i8 %cipher_0_ssbox_addr_105

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_105"/></StgValue>
</operation>

<operation id="1029" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="8">
<![CDATA[
entry:891 %cipher_0_ssbox_load_106 = load i8 %cipher_0_ssbox_addr_106

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_106"/></StgValue>
</operation>

<operation id="1030" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="8">
<![CDATA[
entry:895 %cipher_0_ssbox_load_107 = load i8 %cipher_0_ssbox_addr_107

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_107"/></StgValue>
</operation>

<operation id="1031" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="8">
<![CDATA[
entry:899 %cipher_0_ssbox_load_108 = load i8 %cipher_0_ssbox_addr_108

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_108"/></StgValue>
</operation>

<operation id="1032" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="8">
<![CDATA[
entry:903 %cipher_0_ssbox_load_109 = load i8 %cipher_0_ssbox_addr_109

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_109"/></StgValue>
</operation>

<operation id="1033" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="8">
<![CDATA[
entry:907 %cipher_0_ssbox_load_110 = load i8 %cipher_0_ssbox_addr_110

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_110"/></StgValue>
</operation>

<operation id="1034" st_id="8" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="8">
<![CDATA[
entry:911 %tmp_3_6 = load i8 %cipher_0_ssbox_addr_111

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="1035" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:912 %ref_tmp85_assign_24 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_96

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_24"/></StgValue>
</operation>

<operation id="1036" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:913 %ref_tmp90_assign_24 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_101

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_24"/></StgValue>
</operation>

<operation id="1037" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:914 %xor_ln484_96 = xor i8 %cipher_0_ssbox_load_106, i8 %tmp_3_6

]]></Node>
<StgValue><ssdm name="xor_ln484_96"/></StgValue>
</operation>

<operation id="1038" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:915 %xor_ln484_97 = xor i8 %cipher_0_ssbox_load_101, i8 %ref_tmp85_assign_24

]]></Node>
<StgValue><ssdm name="xor_ln484_97"/></StgValue>
</operation>

<operation id="1039" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:916 %xor_ln484_98 = xor i8 %ref_tmp90_assign_24, i8 %xor_ln484_96

]]></Node>
<StgValue><ssdm name="xor_ln484_98"/></StgValue>
</operation>

<operation id="1040" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:917 %xor_ln484_99 = xor i8 %xor_ln484_98, i8 %xor_ln484_97

]]></Node>
<StgValue><ssdm name="xor_ln484_99"/></StgValue>
</operation>

<operation id="1041" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:918 %ref_tmp132_assign_24 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_106

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_24"/></StgValue>
</operation>

<operation id="1042" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:919 %xor_ln489_88 = xor i8 %cipher_0_ssbox_load_96, i8 %xor_ln484_96

]]></Node>
<StgValue><ssdm name="xor_ln489_88"/></StgValue>
</operation>

<operation id="1043" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:920 %xor_ln489_89 = xor i8 %ref_tmp90_assign_24, i8 %ref_tmp132_assign_24

]]></Node>
<StgValue><ssdm name="xor_ln489_89"/></StgValue>
</operation>

<operation id="1044" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:921 %xor_ln489_90 = xor i8 %xor_ln489_89, i8 %xor_ln489_88

]]></Node>
<StgValue><ssdm name="xor_ln489_90"/></StgValue>
</operation>

<operation id="1045" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:922 %ref_tmp175_assign_24 = call i8 @GFMul2, i8 %tmp_3_6

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_24"/></StgValue>
</operation>

<operation id="1046" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:923 %xor_ln494_96 = xor i8 %cipher_0_ssbox_load_96, i8 %tmp_3_6

]]></Node>
<StgValue><ssdm name="xor_ln494_96"/></StgValue>
</operation>

<operation id="1047" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:924 %xor_ln494_97 = xor i8 %ref_tmp132_assign_24, i8 %ref_tmp175_assign_24

]]></Node>
<StgValue><ssdm name="xor_ln494_97"/></StgValue>
</operation>

<operation id="1048" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:925 %xor_ln494_98 = xor i8 %xor_ln494_97, i8 %cipher_0_ssbox_load_101

]]></Node>
<StgValue><ssdm name="xor_ln494_98"/></StgValue>
</operation>

<operation id="1049" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:926 %xor_ln494_99 = xor i8 %xor_ln494_98, i8 %xor_ln494_96

]]></Node>
<StgValue><ssdm name="xor_ln494_99"/></StgValue>
</operation>

<operation id="1050" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:927 %xor_ln499_78 = xor i8 %cipher_0_ssbox_load_101, i8 %cipher_0_ssbox_load_96

]]></Node>
<StgValue><ssdm name="xor_ln499_78"/></StgValue>
</operation>

<operation id="1051" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:928 %xor_ln499_79 = xor i8 %ref_tmp85_assign_24, i8 %ref_tmp175_assign_24

]]></Node>
<StgValue><ssdm name="xor_ln499_79"/></StgValue>
</operation>

<operation id="1052" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:929 %xor_ln499_80 = xor i8 %xor_ln499_79, i8 %cipher_0_ssbox_load_106

]]></Node>
<StgValue><ssdm name="xor_ln499_80"/></StgValue>
</operation>

<operation id="1053" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:930 %xor_ln499_81 = xor i8 %xor_ln499_80, i8 %xor_ln499_78

]]></Node>
<StgValue><ssdm name="xor_ln499_81"/></StgValue>
</operation>

<operation id="1054" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:931 %ref_tmp85_assign_25 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_100

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_25"/></StgValue>
</operation>

<operation id="1055" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:932 %ref_tmp90_assign_25 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_105

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_25"/></StgValue>
</operation>

<operation id="1056" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:933 %xor_ln484_100 = xor i8 %cipher_0_ssbox_load_99, i8 %cipher_0_ssbox_load_110

]]></Node>
<StgValue><ssdm name="xor_ln484_100"/></StgValue>
</operation>

<operation id="1057" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:934 %xor_ln484_101 = xor i8 %cipher_0_ssbox_load_105, i8 %ref_tmp85_assign_25

]]></Node>
<StgValue><ssdm name="xor_ln484_101"/></StgValue>
</operation>

<operation id="1058" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:935 %xor_ln484_102 = xor i8 %ref_tmp90_assign_25, i8 %xor_ln484_100

]]></Node>
<StgValue><ssdm name="xor_ln484_102"/></StgValue>
</operation>

<operation id="1059" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:936 %xor_ln484_103 = xor i8 %xor_ln484_102, i8 %xor_ln484_101

]]></Node>
<StgValue><ssdm name="xor_ln484_103"/></StgValue>
</operation>

<operation id="1060" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:937 %ref_tmp132_assign_25 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_110

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_25"/></StgValue>
</operation>

<operation id="1061" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:938 %xor_ln489_91 = xor i8 %cipher_0_ssbox_load_100, i8 %xor_ln484_100

]]></Node>
<StgValue><ssdm name="xor_ln489_91"/></StgValue>
</operation>

<operation id="1062" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:939 %xor_ln489_92 = xor i8 %ref_tmp90_assign_25, i8 %ref_tmp132_assign_25

]]></Node>
<StgValue><ssdm name="xor_ln489_92"/></StgValue>
</operation>

<operation id="1063" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:940 %xor_ln489_93 = xor i8 %xor_ln489_92, i8 %xor_ln489_91

]]></Node>
<StgValue><ssdm name="xor_ln489_93"/></StgValue>
</operation>

<operation id="1064" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:941 %ref_tmp175_assign_25 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_99

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_25"/></StgValue>
</operation>

<operation id="1065" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:942 %xor_ln494_100 = xor i8 %cipher_0_ssbox_load_105, i8 %cipher_0_ssbox_load_100

]]></Node>
<StgValue><ssdm name="xor_ln494_100"/></StgValue>
</operation>

<operation id="1066" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:943 %xor_ln494_101 = xor i8 %cipher_0_ssbox_load_99, i8 %xor_ln494_100

]]></Node>
<StgValue><ssdm name="xor_ln494_101"/></StgValue>
</operation>

<operation id="1067" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:944 %xor_ln494_102 = xor i8 %ref_tmp132_assign_25, i8 %ref_tmp175_assign_25

]]></Node>
<StgValue><ssdm name="xor_ln494_102"/></StgValue>
</operation>

<operation id="1068" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:945 %xor_ln494_103 = xor i8 %xor_ln494_102, i8 %xor_ln494_101

]]></Node>
<StgValue><ssdm name="xor_ln494_103"/></StgValue>
</operation>

<operation id="1069" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:946 %xor_ln499_82 = xor i8 %cipher_0_ssbox_load_110, i8 %xor_ln494_100

]]></Node>
<StgValue><ssdm name="xor_ln499_82"/></StgValue>
</operation>

<operation id="1070" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:947 %xor_ln499_83 = xor i8 %ref_tmp85_assign_25, i8 %ref_tmp175_assign_25

]]></Node>
<StgValue><ssdm name="xor_ln499_83"/></StgValue>
</operation>

<operation id="1071" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:948 %xor_ln499_84 = xor i8 %xor_ln499_83, i8 %xor_ln499_82

]]></Node>
<StgValue><ssdm name="xor_ln499_84"/></StgValue>
</operation>

<operation id="1072" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:949 %ref_tmp85_assign_26 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_104

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_26"/></StgValue>
</operation>

<operation id="1073" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:950 %ref_tmp90_assign_26 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_109

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_26"/></StgValue>
</operation>

<operation id="1074" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:951 %xor_ln484_104 = xor i8 %cipher_0_ssbox_load_103, i8 %tmp_2_1_6

]]></Node>
<StgValue><ssdm name="xor_ln484_104"/></StgValue>
</operation>

<operation id="1075" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:952 %xor_ln484_105 = xor i8 %cipher_0_ssbox_load_109, i8 %ref_tmp85_assign_26

]]></Node>
<StgValue><ssdm name="xor_ln484_105"/></StgValue>
</operation>

<operation id="1076" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:953 %xor_ln484_106 = xor i8 %ref_tmp90_assign_26, i8 %xor_ln484_104

]]></Node>
<StgValue><ssdm name="xor_ln484_106"/></StgValue>
</operation>

<operation id="1077" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:954 %xor_ln484_107 = xor i8 %xor_ln484_106, i8 %xor_ln484_105

]]></Node>
<StgValue><ssdm name="xor_ln484_107"/></StgValue>
</operation>

<operation id="1078" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:955 %ref_tmp132_assign_26 = call i8 @GFMul2, i8 %tmp_2_1_6

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_26"/></StgValue>
</operation>

<operation id="1079" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:956 %xor_ln489_94 = xor i8 %cipher_0_ssbox_load_104, i8 %xor_ln484_104

]]></Node>
<StgValue><ssdm name="xor_ln489_94"/></StgValue>
</operation>

<operation id="1080" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:957 %xor_ln489_95 = xor i8 %ref_tmp90_assign_26, i8 %ref_tmp132_assign_26

]]></Node>
<StgValue><ssdm name="xor_ln489_95"/></StgValue>
</operation>

<operation id="1081" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:958 %xor_ln489_96 = xor i8 %xor_ln489_95, i8 %xor_ln489_94

]]></Node>
<StgValue><ssdm name="xor_ln489_96"/></StgValue>
</operation>

<operation id="1082" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:959 %ref_tmp175_assign_26 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_103

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_26"/></StgValue>
</operation>

<operation id="1083" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:960 %xor_ln494_104 = xor i8 %cipher_0_ssbox_load_109, i8 %cipher_0_ssbox_load_104

]]></Node>
<StgValue><ssdm name="xor_ln494_104"/></StgValue>
</operation>

<operation id="1084" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:961 %xor_ln494_105 = xor i8 %cipher_0_ssbox_load_103, i8 %xor_ln494_104

]]></Node>
<StgValue><ssdm name="xor_ln494_105"/></StgValue>
</operation>

<operation id="1085" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:962 %xor_ln494_106 = xor i8 %ref_tmp132_assign_26, i8 %ref_tmp175_assign_26

]]></Node>
<StgValue><ssdm name="xor_ln494_106"/></StgValue>
</operation>

<operation id="1086" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:963 %xor_ln494_107 = xor i8 %xor_ln494_106, i8 %xor_ln494_105

]]></Node>
<StgValue><ssdm name="xor_ln494_107"/></StgValue>
</operation>

<operation id="1087" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:964 %xor_ln499_85 = xor i8 %tmp_2_1_6, i8 %xor_ln494_104

]]></Node>
<StgValue><ssdm name="xor_ln499_85"/></StgValue>
</operation>

<operation id="1088" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:965 %xor_ln499_86 = xor i8 %ref_tmp85_assign_26, i8 %ref_tmp175_assign_26

]]></Node>
<StgValue><ssdm name="xor_ln499_86"/></StgValue>
</operation>

<operation id="1089" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:966 %xor_ln499_87 = xor i8 %xor_ln499_86, i8 %xor_ln499_85

]]></Node>
<StgValue><ssdm name="xor_ln499_87"/></StgValue>
</operation>

<operation id="1090" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:967 %ref_tmp85_assign_27 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_108

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_27"/></StgValue>
</operation>

<operation id="1091" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:968 %ref_tmp90_assign_27 = call i8 @GFMul2, i8 %tmp_1_6

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_27"/></StgValue>
</operation>

<operation id="1092" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:969 %xor_ln484_108 = xor i8 %cipher_0_ssbox_load_107, i8 %tmp_2_2_6

]]></Node>
<StgValue><ssdm name="xor_ln484_108"/></StgValue>
</operation>

<operation id="1093" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:970 %xor_ln484_109 = xor i8 %tmp_1_6, i8 %ref_tmp85_assign_27

]]></Node>
<StgValue><ssdm name="xor_ln484_109"/></StgValue>
</operation>

<operation id="1094" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:971 %xor_ln484_110 = xor i8 %ref_tmp90_assign_27, i8 %xor_ln484_108

]]></Node>
<StgValue><ssdm name="xor_ln484_110"/></StgValue>
</operation>

<operation id="1095" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:972 %xor_ln484_111 = xor i8 %xor_ln484_110, i8 %xor_ln484_109

]]></Node>
<StgValue><ssdm name="xor_ln484_111"/></StgValue>
</operation>

<operation id="1096" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:973 %ref_tmp132_assign_27 = call i8 @GFMul2, i8 %tmp_2_2_6

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_27"/></StgValue>
</operation>

<operation id="1097" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:974 %xor_ln489_97 = xor i8 %cipher_0_ssbox_load_108, i8 %xor_ln484_108

]]></Node>
<StgValue><ssdm name="xor_ln489_97"/></StgValue>
</operation>

<operation id="1098" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:975 %xor_ln489_98 = xor i8 %ref_tmp90_assign_27, i8 %ref_tmp132_assign_27

]]></Node>
<StgValue><ssdm name="xor_ln489_98"/></StgValue>
</operation>

<operation id="1099" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:976 %xor_ln489_99 = xor i8 %xor_ln489_98, i8 %xor_ln489_97

]]></Node>
<StgValue><ssdm name="xor_ln489_99"/></StgValue>
</operation>

<operation id="1100" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:977 %ref_tmp175_assign_27 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_107

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_27"/></StgValue>
</operation>

<operation id="1101" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:978 %xor_ln494_108 = xor i8 %tmp_1_6, i8 %cipher_0_ssbox_load_108

]]></Node>
<StgValue><ssdm name="xor_ln494_108"/></StgValue>
</operation>

<operation id="1102" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:979 %xor_ln494_109 = xor i8 %cipher_0_ssbox_load_107, i8 %xor_ln494_108

]]></Node>
<StgValue><ssdm name="xor_ln494_109"/></StgValue>
</operation>

<operation id="1103" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:980 %xor_ln494_110 = xor i8 %ref_tmp132_assign_27, i8 %ref_tmp175_assign_27

]]></Node>
<StgValue><ssdm name="xor_ln494_110"/></StgValue>
</operation>

<operation id="1104" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:981 %xor_ln494_111 = xor i8 %xor_ln494_110, i8 %xor_ln494_109

]]></Node>
<StgValue><ssdm name="xor_ln494_111"/></StgValue>
</operation>

<operation id="1105" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:982 %xor_ln499_88 = xor i8 %tmp_2_2_6, i8 %xor_ln494_108

]]></Node>
<StgValue><ssdm name="xor_ln499_88"/></StgValue>
</operation>

<operation id="1106" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:983 %xor_ln499_89 = xor i8 %ref_tmp85_assign_27, i8 %ref_tmp175_assign_27

]]></Node>
<StgValue><ssdm name="xor_ln499_89"/></StgValue>
</operation>

<operation id="1107" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:984 %xor_ln499_90 = xor i8 %xor_ln499_89, i8 %xor_ln499_88

]]></Node>
<StgValue><ssdm name="xor_ln499_90"/></StgValue>
</operation>

<operation id="1108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
entry:985 %state_13 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %xor_ln499_90, i8 %xor_ln494_111, i8 %xor_ln489_99, i8 %xor_ln484_111, i8 %xor_ln499_87, i8 %xor_ln494_107, i8 %xor_ln489_96, i8 %xor_ln484_107, i8 %xor_ln499_84, i8 %xor_ln494_103, i8 %xor_ln489_93, i8 %xor_ln484_103, i8 %xor_ln499_81, i8 %xor_ln494_99, i8 %xor_ln489_90, i8 %xor_ln484_99

]]></Node>
<StgValue><ssdm name="state_13"/></StgValue>
</operation>

<operation id="1109" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:986 %state_14 = xor i128 %state_13, i128 %this_1_7_val_read

]]></Node>
<StgValue><ssdm name="state_14"/></StgValue>
</operation>

<operation id="1110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="128">
<![CDATA[
entry:987 %trunc_ln445_7 = trunc i128 %state_14

]]></Node>
<StgValue><ssdm name="trunc_ln445_7"/></StgValue>
</operation>

<operation id="1111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="8">
<![CDATA[
entry:988 %zext_ln445_112 = zext i8 %trunc_ln445_7

]]></Node>
<StgValue><ssdm name="zext_ln445_112"/></StgValue>
</operation>

<operation id="1112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:989 %cipher_0_ssbox_addr_112 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_112

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_112"/></StgValue>
</operation>

<operation id="1113" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="8">
<![CDATA[
entry:990 %cipher_0_ssbox_load_112 = load i8 %cipher_0_ssbox_addr_112

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_112"/></StgValue>
</operation>

<operation id="1114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:991 %tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 8

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="8">
<![CDATA[
entry:992 %zext_ln445_113 = zext i8 %tmp_137

]]></Node>
<StgValue><ssdm name="zext_ln445_113"/></StgValue>
</operation>

<operation id="1116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:993 %cipher_0_ssbox_addr_113 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_113

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_113"/></StgValue>
</operation>

<operation id="1117" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="8">
<![CDATA[
entry:994 %tmp_1_7 = load i8 %cipher_0_ssbox_addr_113

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>

<operation id="1118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:995 %tmp_138 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 16

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="8">
<![CDATA[
entry:996 %zext_ln445_114 = zext i8 %tmp_138

]]></Node>
<StgValue><ssdm name="zext_ln445_114"/></StgValue>
</operation>

<operation id="1120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:997 %cipher_0_ssbox_addr_114 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_114

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_114"/></StgValue>
</operation>

<operation id="1121" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="8">
<![CDATA[
entry:998 %tmp_2_1_7 = load i8 %cipher_0_ssbox_addr_114

]]></Node>
<StgValue><ssdm name="tmp_2_1_7"/></StgValue>
</operation>

<operation id="1122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:999 %tmp_139 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 24

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="8">
<![CDATA[
entry:1000 %zext_ln445_115 = zext i8 %tmp_139

]]></Node>
<StgValue><ssdm name="zext_ln445_115"/></StgValue>
</operation>

<operation id="1124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1001 %cipher_0_ssbox_addr_115 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_115

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_115"/></StgValue>
</operation>

<operation id="1125" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="8">
<![CDATA[
entry:1002 %cipher_0_ssbox_load_115 = load i8 %cipher_0_ssbox_addr_115

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_115"/></StgValue>
</operation>

<operation id="1126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1003 %tmp_140 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="8">
<![CDATA[
entry:1004 %zext_ln445_116 = zext i8 %tmp_140

]]></Node>
<StgValue><ssdm name="zext_ln445_116"/></StgValue>
</operation>

<operation id="1128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1005 %cipher_0_ssbox_addr_116 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_116

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_116"/></StgValue>
</operation>

<operation id="1129" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="8">
<![CDATA[
entry:1006 %cipher_0_ssbox_load_116 = load i8 %cipher_0_ssbox_addr_116

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_116"/></StgValue>
</operation>

<operation id="1130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1007 %tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 40

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="8">
<![CDATA[
entry:1008 %zext_ln445_117 = zext i8 %tmp_141

]]></Node>
<StgValue><ssdm name="zext_ln445_117"/></StgValue>
</operation>

<operation id="1132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1009 %cipher_0_ssbox_addr_117 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_117

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_117"/></StgValue>
</operation>

<operation id="1133" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="8">
<![CDATA[
entry:1010 %cipher_0_ssbox_load_117 = load i8 %cipher_0_ssbox_addr_117

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_117"/></StgValue>
</operation>

<operation id="1134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1011 %tmp_142 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 48

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="8">
<![CDATA[
entry:1012 %zext_ln445_118 = zext i8 %tmp_142

]]></Node>
<StgValue><ssdm name="zext_ln445_118"/></StgValue>
</operation>

<operation id="1136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1013 %cipher_0_ssbox_addr_118 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_118

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_118"/></StgValue>
</operation>

<operation id="1137" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="8">
<![CDATA[
entry:1014 %tmp_2_2_7 = load i8 %cipher_0_ssbox_addr_118

]]></Node>
<StgValue><ssdm name="tmp_2_2_7"/></StgValue>
</operation>

<operation id="1138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1015 %tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 56

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="8">
<![CDATA[
entry:1016 %zext_ln445_119 = zext i8 %tmp_143

]]></Node>
<StgValue><ssdm name="zext_ln445_119"/></StgValue>
</operation>

<operation id="1140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1017 %cipher_0_ssbox_addr_119 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_119

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_119"/></StgValue>
</operation>

<operation id="1141" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="8">
<![CDATA[
entry:1018 %cipher_0_ssbox_load_119 = load i8 %cipher_0_ssbox_addr_119

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_119"/></StgValue>
</operation>

<operation id="1142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1019 %tmp_144 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 64

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="8">
<![CDATA[
entry:1020 %zext_ln445_120 = zext i8 %tmp_144

]]></Node>
<StgValue><ssdm name="zext_ln445_120"/></StgValue>
</operation>

<operation id="1144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1021 %cipher_0_ssbox_addr_120 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_120

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_120"/></StgValue>
</operation>

<operation id="1145" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="8">
<![CDATA[
entry:1022 %cipher_0_ssbox_load_120 = load i8 %cipher_0_ssbox_addr_120

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_120"/></StgValue>
</operation>

<operation id="1146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1023 %tmp_145 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 72

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="8">
<![CDATA[
entry:1024 %zext_ln445_121 = zext i8 %tmp_145

]]></Node>
<StgValue><ssdm name="zext_ln445_121"/></StgValue>
</operation>

<operation id="1148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1025 %cipher_0_ssbox_addr_121 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_121

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_121"/></StgValue>
</operation>

<operation id="1149" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="8">
<![CDATA[
entry:1026 %cipher_0_ssbox_load_121 = load i8 %cipher_0_ssbox_addr_121

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_121"/></StgValue>
</operation>

<operation id="1150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1027 %tmp_146 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 80

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="8">
<![CDATA[
entry:1028 %zext_ln445_122 = zext i8 %tmp_146

]]></Node>
<StgValue><ssdm name="zext_ln445_122"/></StgValue>
</operation>

<operation id="1152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1029 %cipher_0_ssbox_addr_122 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_122

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_122"/></StgValue>
</operation>

<operation id="1153" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="8">
<![CDATA[
entry:1030 %cipher_0_ssbox_load_122 = load i8 %cipher_0_ssbox_addr_122

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_122"/></StgValue>
</operation>

<operation id="1154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1031 %tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 88

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="8">
<![CDATA[
entry:1032 %zext_ln445_123 = zext i8 %tmp_147

]]></Node>
<StgValue><ssdm name="zext_ln445_123"/></StgValue>
</operation>

<operation id="1156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1033 %cipher_0_ssbox_addr_123 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_123

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_123"/></StgValue>
</operation>

<operation id="1157" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="8">
<![CDATA[
entry:1034 %cipher_0_ssbox_load_123 = load i8 %cipher_0_ssbox_addr_123

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_123"/></StgValue>
</operation>

<operation id="1158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1035 %tmp_148 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 96

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="8">
<![CDATA[
entry:1036 %zext_ln445_124 = zext i8 %tmp_148

]]></Node>
<StgValue><ssdm name="zext_ln445_124"/></StgValue>
</operation>

<operation id="1160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1037 %cipher_0_ssbox_addr_124 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_124

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_124"/></StgValue>
</operation>

<operation id="1161" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="8">
<![CDATA[
entry:1038 %cipher_0_ssbox_load_124 = load i8 %cipher_0_ssbox_addr_124

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_124"/></StgValue>
</operation>

<operation id="1162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1039 %tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 104

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="8">
<![CDATA[
entry:1040 %zext_ln445_125 = zext i8 %tmp_149

]]></Node>
<StgValue><ssdm name="zext_ln445_125"/></StgValue>
</operation>

<operation id="1164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1041 %cipher_0_ssbox_addr_125 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_125

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_125"/></StgValue>
</operation>

<operation id="1165" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="8">
<![CDATA[
entry:1042 %cipher_0_ssbox_load_125 = load i8 %cipher_0_ssbox_addr_125

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_125"/></StgValue>
</operation>

<operation id="1166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1043 %tmp_150 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 112

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="8">
<![CDATA[
entry:1044 %zext_ln445_126 = zext i8 %tmp_150

]]></Node>
<StgValue><ssdm name="zext_ln445_126"/></StgValue>
</operation>

<operation id="1168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1045 %cipher_0_ssbox_addr_126 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_126

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_126"/></StgValue>
</operation>

<operation id="1169" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="8">
<![CDATA[
entry:1046 %cipher_0_ssbox_load_126 = load i8 %cipher_0_ssbox_addr_126

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_126"/></StgValue>
</operation>

<operation id="1170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1047 %tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_14, i32 120

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="8">
<![CDATA[
entry:1048 %zext_ln445_127 = zext i8 %tmp_151

]]></Node>
<StgValue><ssdm name="zext_ln445_127"/></StgValue>
</operation>

<operation id="1172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1049 %cipher_0_ssbox_addr_127 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_127

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_127"/></StgValue>
</operation>

<operation id="1173" st_id="8" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="8">
<![CDATA[
entry:1050 %tmp_3_7 = load i8 %cipher_0_ssbox_addr_127

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1174" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="8">
<![CDATA[
entry:990 %cipher_0_ssbox_load_112 = load i8 %cipher_0_ssbox_addr_112

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_112"/></StgValue>
</operation>

<operation id="1175" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="8">
<![CDATA[
entry:994 %tmp_1_7 = load i8 %cipher_0_ssbox_addr_113

]]></Node>
<StgValue><ssdm name="tmp_1_7"/></StgValue>
</operation>

<operation id="1176" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="8">
<![CDATA[
entry:998 %tmp_2_1_7 = load i8 %cipher_0_ssbox_addr_114

]]></Node>
<StgValue><ssdm name="tmp_2_1_7"/></StgValue>
</operation>

<operation id="1177" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="8">
<![CDATA[
entry:1002 %cipher_0_ssbox_load_115 = load i8 %cipher_0_ssbox_addr_115

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_115"/></StgValue>
</operation>

<operation id="1178" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="8">
<![CDATA[
entry:1006 %cipher_0_ssbox_load_116 = load i8 %cipher_0_ssbox_addr_116

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_116"/></StgValue>
</operation>

<operation id="1179" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="8">
<![CDATA[
entry:1010 %cipher_0_ssbox_load_117 = load i8 %cipher_0_ssbox_addr_117

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_117"/></StgValue>
</operation>

<operation id="1180" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="8">
<![CDATA[
entry:1014 %tmp_2_2_7 = load i8 %cipher_0_ssbox_addr_118

]]></Node>
<StgValue><ssdm name="tmp_2_2_7"/></StgValue>
</operation>

<operation id="1181" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="8">
<![CDATA[
entry:1018 %cipher_0_ssbox_load_119 = load i8 %cipher_0_ssbox_addr_119

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_119"/></StgValue>
</operation>

<operation id="1182" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="8">
<![CDATA[
entry:1022 %cipher_0_ssbox_load_120 = load i8 %cipher_0_ssbox_addr_120

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_120"/></StgValue>
</operation>

<operation id="1183" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="8">
<![CDATA[
entry:1026 %cipher_0_ssbox_load_121 = load i8 %cipher_0_ssbox_addr_121

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_121"/></StgValue>
</operation>

<operation id="1184" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="8">
<![CDATA[
entry:1030 %cipher_0_ssbox_load_122 = load i8 %cipher_0_ssbox_addr_122

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_122"/></StgValue>
</operation>

<operation id="1185" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="8" op_0_bw="8">
<![CDATA[
entry:1034 %cipher_0_ssbox_load_123 = load i8 %cipher_0_ssbox_addr_123

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_123"/></StgValue>
</operation>

<operation id="1186" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="8">
<![CDATA[
entry:1038 %cipher_0_ssbox_load_124 = load i8 %cipher_0_ssbox_addr_124

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_124"/></StgValue>
</operation>

<operation id="1187" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="8">
<![CDATA[
entry:1042 %cipher_0_ssbox_load_125 = load i8 %cipher_0_ssbox_addr_125

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_125"/></StgValue>
</operation>

<operation id="1188" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="8" op_0_bw="8">
<![CDATA[
entry:1046 %cipher_0_ssbox_load_126 = load i8 %cipher_0_ssbox_addr_126

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_126"/></StgValue>
</operation>

<operation id="1189" st_id="9" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="8">
<![CDATA[
entry:1050 %tmp_3_7 = load i8 %cipher_0_ssbox_addr_127

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="1190" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1051 %ref_tmp85_assign_28 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_112

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_28"/></StgValue>
</operation>

<operation id="1191" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1052 %ref_tmp90_assign_28 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_117

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_28"/></StgValue>
</operation>

<operation id="1192" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1053 %xor_ln484_112 = xor i8 %cipher_0_ssbox_load_122, i8 %tmp_3_7

]]></Node>
<StgValue><ssdm name="xor_ln484_112"/></StgValue>
</operation>

<operation id="1193" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1054 %xor_ln484_113 = xor i8 %cipher_0_ssbox_load_117, i8 %ref_tmp85_assign_28

]]></Node>
<StgValue><ssdm name="xor_ln484_113"/></StgValue>
</operation>

<operation id="1194" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1055 %xor_ln484_114 = xor i8 %ref_tmp90_assign_28, i8 %xor_ln484_112

]]></Node>
<StgValue><ssdm name="xor_ln484_114"/></StgValue>
</operation>

<operation id="1195" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1056 %xor_ln484_115 = xor i8 %xor_ln484_114, i8 %xor_ln484_113

]]></Node>
<StgValue><ssdm name="xor_ln484_115"/></StgValue>
</operation>

<operation id="1196" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1057 %ref_tmp132_assign_28 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_122

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_28"/></StgValue>
</operation>

<operation id="1197" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1058 %xor_ln489_100 = xor i8 %cipher_0_ssbox_load_112, i8 %xor_ln484_112

]]></Node>
<StgValue><ssdm name="xor_ln489_100"/></StgValue>
</operation>

<operation id="1198" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1059 %xor_ln489_101 = xor i8 %ref_tmp90_assign_28, i8 %ref_tmp132_assign_28

]]></Node>
<StgValue><ssdm name="xor_ln489_101"/></StgValue>
</operation>

<operation id="1199" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1060 %xor_ln489_102 = xor i8 %xor_ln489_101, i8 %xor_ln489_100

]]></Node>
<StgValue><ssdm name="xor_ln489_102"/></StgValue>
</operation>

<operation id="1200" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1061 %ref_tmp175_assign_28 = call i8 @GFMul2, i8 %tmp_3_7

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_28"/></StgValue>
</operation>

<operation id="1201" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1062 %xor_ln494_112 = xor i8 %cipher_0_ssbox_load_112, i8 %tmp_3_7

]]></Node>
<StgValue><ssdm name="xor_ln494_112"/></StgValue>
</operation>

<operation id="1202" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1063 %xor_ln494_113 = xor i8 %ref_tmp132_assign_28, i8 %ref_tmp175_assign_28

]]></Node>
<StgValue><ssdm name="xor_ln494_113"/></StgValue>
</operation>

<operation id="1203" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1064 %xor_ln494_114 = xor i8 %xor_ln494_113, i8 %cipher_0_ssbox_load_117

]]></Node>
<StgValue><ssdm name="xor_ln494_114"/></StgValue>
</operation>

<operation id="1204" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1065 %xor_ln494_115 = xor i8 %xor_ln494_114, i8 %xor_ln494_112

]]></Node>
<StgValue><ssdm name="xor_ln494_115"/></StgValue>
</operation>

<operation id="1205" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1066 %xor_ln499_91 = xor i8 %cipher_0_ssbox_load_117, i8 %cipher_0_ssbox_load_112

]]></Node>
<StgValue><ssdm name="xor_ln499_91"/></StgValue>
</operation>

<operation id="1206" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1067 %xor_ln499_92 = xor i8 %ref_tmp85_assign_28, i8 %ref_tmp175_assign_28

]]></Node>
<StgValue><ssdm name="xor_ln499_92"/></StgValue>
</operation>

<operation id="1207" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1068 %xor_ln499_93 = xor i8 %xor_ln499_92, i8 %cipher_0_ssbox_load_122

]]></Node>
<StgValue><ssdm name="xor_ln499_93"/></StgValue>
</operation>

<operation id="1208" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1069 %xor_ln499_94 = xor i8 %xor_ln499_93, i8 %xor_ln499_91

]]></Node>
<StgValue><ssdm name="xor_ln499_94"/></StgValue>
</operation>

<operation id="1209" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1070 %ref_tmp85_assign_29 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_116

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_29"/></StgValue>
</operation>

<operation id="1210" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1071 %ref_tmp90_assign_29 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_121

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_29"/></StgValue>
</operation>

<operation id="1211" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1072 %xor_ln484_116 = xor i8 %cipher_0_ssbox_load_115, i8 %cipher_0_ssbox_load_126

]]></Node>
<StgValue><ssdm name="xor_ln484_116"/></StgValue>
</operation>

<operation id="1212" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1073 %xor_ln484_117 = xor i8 %cipher_0_ssbox_load_121, i8 %ref_tmp85_assign_29

]]></Node>
<StgValue><ssdm name="xor_ln484_117"/></StgValue>
</operation>

<operation id="1213" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1074 %xor_ln484_118 = xor i8 %ref_tmp90_assign_29, i8 %xor_ln484_116

]]></Node>
<StgValue><ssdm name="xor_ln484_118"/></StgValue>
</operation>

<operation id="1214" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1075 %xor_ln484_119 = xor i8 %xor_ln484_118, i8 %xor_ln484_117

]]></Node>
<StgValue><ssdm name="xor_ln484_119"/></StgValue>
</operation>

<operation id="1215" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1076 %ref_tmp132_assign_29 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_126

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_29"/></StgValue>
</operation>

<operation id="1216" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1077 %xor_ln489_103 = xor i8 %cipher_0_ssbox_load_116, i8 %xor_ln484_116

]]></Node>
<StgValue><ssdm name="xor_ln489_103"/></StgValue>
</operation>

<operation id="1217" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1078 %xor_ln489_104 = xor i8 %ref_tmp90_assign_29, i8 %ref_tmp132_assign_29

]]></Node>
<StgValue><ssdm name="xor_ln489_104"/></StgValue>
</operation>

<operation id="1218" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1079 %xor_ln489_105 = xor i8 %xor_ln489_104, i8 %xor_ln489_103

]]></Node>
<StgValue><ssdm name="xor_ln489_105"/></StgValue>
</operation>

<operation id="1219" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1080 %ref_tmp175_assign_29 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_115

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_29"/></StgValue>
</operation>

<operation id="1220" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1081 %xor_ln494_116 = xor i8 %cipher_0_ssbox_load_121, i8 %cipher_0_ssbox_load_116

]]></Node>
<StgValue><ssdm name="xor_ln494_116"/></StgValue>
</operation>

<operation id="1221" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1082 %xor_ln494_117 = xor i8 %cipher_0_ssbox_load_115, i8 %xor_ln494_116

]]></Node>
<StgValue><ssdm name="xor_ln494_117"/></StgValue>
</operation>

<operation id="1222" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1083 %xor_ln494_118 = xor i8 %ref_tmp132_assign_29, i8 %ref_tmp175_assign_29

]]></Node>
<StgValue><ssdm name="xor_ln494_118"/></StgValue>
</operation>

<operation id="1223" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1084 %xor_ln494_119 = xor i8 %xor_ln494_118, i8 %xor_ln494_117

]]></Node>
<StgValue><ssdm name="xor_ln494_119"/></StgValue>
</operation>

<operation id="1224" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1085 %xor_ln499_95 = xor i8 %cipher_0_ssbox_load_126, i8 %xor_ln494_116

]]></Node>
<StgValue><ssdm name="xor_ln499_95"/></StgValue>
</operation>

<operation id="1225" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1086 %xor_ln499_96 = xor i8 %ref_tmp85_assign_29, i8 %ref_tmp175_assign_29

]]></Node>
<StgValue><ssdm name="xor_ln499_96"/></StgValue>
</operation>

<operation id="1226" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1087 %xor_ln499_97 = xor i8 %xor_ln499_96, i8 %xor_ln499_95

]]></Node>
<StgValue><ssdm name="xor_ln499_97"/></StgValue>
</operation>

<operation id="1227" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1088 %ref_tmp85_assign_30 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_120

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_30"/></StgValue>
</operation>

<operation id="1228" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1089 %ref_tmp90_assign_30 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_125

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_30"/></StgValue>
</operation>

<operation id="1229" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1090 %xor_ln484_120 = xor i8 %cipher_0_ssbox_load_119, i8 %tmp_2_1_7

]]></Node>
<StgValue><ssdm name="xor_ln484_120"/></StgValue>
</operation>

<operation id="1230" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1091 %xor_ln484_121 = xor i8 %cipher_0_ssbox_load_125, i8 %ref_tmp85_assign_30

]]></Node>
<StgValue><ssdm name="xor_ln484_121"/></StgValue>
</operation>

<operation id="1231" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1092 %xor_ln484_122 = xor i8 %ref_tmp90_assign_30, i8 %xor_ln484_120

]]></Node>
<StgValue><ssdm name="xor_ln484_122"/></StgValue>
</operation>

<operation id="1232" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1093 %xor_ln484_123 = xor i8 %xor_ln484_122, i8 %xor_ln484_121

]]></Node>
<StgValue><ssdm name="xor_ln484_123"/></StgValue>
</operation>

<operation id="1233" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1094 %ref_tmp132_assign_30 = call i8 @GFMul2, i8 %tmp_2_1_7

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_30"/></StgValue>
</operation>

<operation id="1234" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1095 %xor_ln489_106 = xor i8 %cipher_0_ssbox_load_120, i8 %xor_ln484_120

]]></Node>
<StgValue><ssdm name="xor_ln489_106"/></StgValue>
</operation>

<operation id="1235" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1096 %xor_ln489_107 = xor i8 %ref_tmp90_assign_30, i8 %ref_tmp132_assign_30

]]></Node>
<StgValue><ssdm name="xor_ln489_107"/></StgValue>
</operation>

<operation id="1236" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1097 %xor_ln489_108 = xor i8 %xor_ln489_107, i8 %xor_ln489_106

]]></Node>
<StgValue><ssdm name="xor_ln489_108"/></StgValue>
</operation>

<operation id="1237" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1098 %ref_tmp175_assign_30 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_119

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_30"/></StgValue>
</operation>

<operation id="1238" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1099 %xor_ln494_120 = xor i8 %cipher_0_ssbox_load_125, i8 %cipher_0_ssbox_load_120

]]></Node>
<StgValue><ssdm name="xor_ln494_120"/></StgValue>
</operation>

<operation id="1239" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1100 %xor_ln494_121 = xor i8 %cipher_0_ssbox_load_119, i8 %xor_ln494_120

]]></Node>
<StgValue><ssdm name="xor_ln494_121"/></StgValue>
</operation>

<operation id="1240" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1101 %xor_ln494_122 = xor i8 %ref_tmp132_assign_30, i8 %ref_tmp175_assign_30

]]></Node>
<StgValue><ssdm name="xor_ln494_122"/></StgValue>
</operation>

<operation id="1241" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1102 %xor_ln494_123 = xor i8 %xor_ln494_122, i8 %xor_ln494_121

]]></Node>
<StgValue><ssdm name="xor_ln494_123"/></StgValue>
</operation>

<operation id="1242" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1103 %xor_ln499_98 = xor i8 %tmp_2_1_7, i8 %xor_ln494_120

]]></Node>
<StgValue><ssdm name="xor_ln499_98"/></StgValue>
</operation>

<operation id="1243" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1104 %xor_ln499_99 = xor i8 %ref_tmp85_assign_30, i8 %ref_tmp175_assign_30

]]></Node>
<StgValue><ssdm name="xor_ln499_99"/></StgValue>
</operation>

<operation id="1244" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1105 %xor_ln499_100 = xor i8 %xor_ln499_99, i8 %xor_ln499_98

]]></Node>
<StgValue><ssdm name="xor_ln499_100"/></StgValue>
</operation>

<operation id="1245" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1106 %ref_tmp85_assign_31 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_124

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_31"/></StgValue>
</operation>

<operation id="1246" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1107 %ref_tmp90_assign_31 = call i8 @GFMul2, i8 %tmp_1_7

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_31"/></StgValue>
</operation>

<operation id="1247" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1108 %xor_ln484_124 = xor i8 %cipher_0_ssbox_load_123, i8 %tmp_2_2_7

]]></Node>
<StgValue><ssdm name="xor_ln484_124"/></StgValue>
</operation>

<operation id="1248" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1109 %xor_ln484_125 = xor i8 %tmp_1_7, i8 %ref_tmp85_assign_31

]]></Node>
<StgValue><ssdm name="xor_ln484_125"/></StgValue>
</operation>

<operation id="1249" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1110 %xor_ln484_126 = xor i8 %ref_tmp90_assign_31, i8 %xor_ln484_124

]]></Node>
<StgValue><ssdm name="xor_ln484_126"/></StgValue>
</operation>

<operation id="1250" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1111 %xor_ln484_127 = xor i8 %xor_ln484_126, i8 %xor_ln484_125

]]></Node>
<StgValue><ssdm name="xor_ln484_127"/></StgValue>
</operation>

<operation id="1251" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1112 %ref_tmp132_assign_31 = call i8 @GFMul2, i8 %tmp_2_2_7

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_31"/></StgValue>
</operation>

<operation id="1252" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1113 %xor_ln489_109 = xor i8 %cipher_0_ssbox_load_124, i8 %xor_ln484_124

]]></Node>
<StgValue><ssdm name="xor_ln489_109"/></StgValue>
</operation>

<operation id="1253" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1114 %xor_ln489_110 = xor i8 %ref_tmp90_assign_31, i8 %ref_tmp132_assign_31

]]></Node>
<StgValue><ssdm name="xor_ln489_110"/></StgValue>
</operation>

<operation id="1254" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1115 %xor_ln489_111 = xor i8 %xor_ln489_110, i8 %xor_ln489_109

]]></Node>
<StgValue><ssdm name="xor_ln489_111"/></StgValue>
</operation>

<operation id="1255" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1116 %ref_tmp175_assign_31 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_123

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_31"/></StgValue>
</operation>

<operation id="1256" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1117 %xor_ln494_124 = xor i8 %tmp_1_7, i8 %cipher_0_ssbox_load_124

]]></Node>
<StgValue><ssdm name="xor_ln494_124"/></StgValue>
</operation>

<operation id="1257" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1118 %xor_ln494_125 = xor i8 %cipher_0_ssbox_load_123, i8 %xor_ln494_124

]]></Node>
<StgValue><ssdm name="xor_ln494_125"/></StgValue>
</operation>

<operation id="1258" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1119 %xor_ln494_126 = xor i8 %ref_tmp132_assign_31, i8 %ref_tmp175_assign_31

]]></Node>
<StgValue><ssdm name="xor_ln494_126"/></StgValue>
</operation>

<operation id="1259" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1120 %xor_ln494_127 = xor i8 %xor_ln494_126, i8 %xor_ln494_125

]]></Node>
<StgValue><ssdm name="xor_ln494_127"/></StgValue>
</operation>

<operation id="1260" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1121 %xor_ln499_101 = xor i8 %tmp_2_2_7, i8 %xor_ln494_124

]]></Node>
<StgValue><ssdm name="xor_ln499_101"/></StgValue>
</operation>

<operation id="1261" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1122 %xor_ln499_102 = xor i8 %ref_tmp85_assign_31, i8 %ref_tmp175_assign_31

]]></Node>
<StgValue><ssdm name="xor_ln499_102"/></StgValue>
</operation>

<operation id="1262" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1123 %xor_ln499_103 = xor i8 %xor_ln499_102, i8 %xor_ln499_101

]]></Node>
<StgValue><ssdm name="xor_ln499_103"/></StgValue>
</operation>

<operation id="1263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
entry:1124 %state_15 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %xor_ln499_103, i8 %xor_ln494_127, i8 %xor_ln489_111, i8 %xor_ln484_127, i8 %xor_ln499_100, i8 %xor_ln494_123, i8 %xor_ln489_108, i8 %xor_ln484_123, i8 %xor_ln499_97, i8 %xor_ln494_119, i8 %xor_ln489_105, i8 %xor_ln484_119, i8 %xor_ln499_94, i8 %xor_ln494_115, i8 %xor_ln489_102, i8 %xor_ln484_115

]]></Node>
<StgValue><ssdm name="state_15"/></StgValue>
</operation>

<operation id="1264" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:1125 %state_16 = xor i128 %state_15, i128 %this_1_8_val_read

]]></Node>
<StgValue><ssdm name="state_16"/></StgValue>
</operation>

<operation id="1265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="128">
<![CDATA[
entry:1126 %trunc_ln445_8 = trunc i128 %state_16

]]></Node>
<StgValue><ssdm name="trunc_ln445_8"/></StgValue>
</operation>

<operation id="1266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="8">
<![CDATA[
entry:1127 %zext_ln445_128 = zext i8 %trunc_ln445_8

]]></Node>
<StgValue><ssdm name="zext_ln445_128"/></StgValue>
</operation>

<operation id="1267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1128 %cipher_0_ssbox_addr_128 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_128

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_128"/></StgValue>
</operation>

<operation id="1268" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="8">
<![CDATA[
entry:1129 %cipher_0_ssbox_load_128 = load i8 %cipher_0_ssbox_addr_128

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_128"/></StgValue>
</operation>

<operation id="1269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1130 %tmp_152 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 8

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="8">
<![CDATA[
entry:1131 %zext_ln445_129 = zext i8 %tmp_152

]]></Node>
<StgValue><ssdm name="zext_ln445_129"/></StgValue>
</operation>

<operation id="1271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1132 %cipher_0_ssbox_addr_129 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_129

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_129"/></StgValue>
</operation>

<operation id="1272" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="8">
<![CDATA[
entry:1133 %tmp_1_8 = load i8 %cipher_0_ssbox_addr_129

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="1273" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1134 %tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 16

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="8">
<![CDATA[
entry:1135 %zext_ln445_130 = zext i8 %tmp_153

]]></Node>
<StgValue><ssdm name="zext_ln445_130"/></StgValue>
</operation>

<operation id="1275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1136 %cipher_0_ssbox_addr_130 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_130

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_130"/></StgValue>
</operation>

<operation id="1276" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="8">
<![CDATA[
entry:1137 %tmp_2_1_8 = load i8 %cipher_0_ssbox_addr_130

]]></Node>
<StgValue><ssdm name="tmp_2_1_8"/></StgValue>
</operation>

<operation id="1277" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1138 %tmp_154 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 24

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="8">
<![CDATA[
entry:1139 %zext_ln445_131 = zext i8 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln445_131"/></StgValue>
</operation>

<operation id="1279" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1140 %cipher_0_ssbox_addr_131 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_131

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_131"/></StgValue>
</operation>

<operation id="1280" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="8">
<![CDATA[
entry:1141 %cipher_0_ssbox_load_131 = load i8 %cipher_0_ssbox_addr_131

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_131"/></StgValue>
</operation>

<operation id="1281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1142 %tmp_155 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 32

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="8">
<![CDATA[
entry:1143 %zext_ln445_132 = zext i8 %tmp_155

]]></Node>
<StgValue><ssdm name="zext_ln445_132"/></StgValue>
</operation>

<operation id="1283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1144 %cipher_0_ssbox_addr_132 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_132

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_132"/></StgValue>
</operation>

<operation id="1284" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="8">
<![CDATA[
entry:1145 %cipher_0_ssbox_load_132 = load i8 %cipher_0_ssbox_addr_132

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_132"/></StgValue>
</operation>

<operation id="1285" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1146 %tmp_156 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="8">
<![CDATA[
entry:1147 %zext_ln445_133 = zext i8 %tmp_156

]]></Node>
<StgValue><ssdm name="zext_ln445_133"/></StgValue>
</operation>

<operation id="1287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1148 %cipher_0_ssbox_addr_133 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_133

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_133"/></StgValue>
</operation>

<operation id="1288" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="8">
<![CDATA[
entry:1149 %cipher_0_ssbox_load_133 = load i8 %cipher_0_ssbox_addr_133

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_133"/></StgValue>
</operation>

<operation id="1289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1150 %tmp_157 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 48

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1290" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="8">
<![CDATA[
entry:1151 %zext_ln445_134 = zext i8 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln445_134"/></StgValue>
</operation>

<operation id="1291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1152 %cipher_0_ssbox_addr_134 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_134

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_134"/></StgValue>
</operation>

<operation id="1292" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="8">
<![CDATA[
entry:1153 %tmp_2_2_8 = load i8 %cipher_0_ssbox_addr_134

]]></Node>
<StgValue><ssdm name="tmp_2_2_8"/></StgValue>
</operation>

<operation id="1293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1154 %tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 56

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1294" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="8">
<![CDATA[
entry:1155 %zext_ln445_135 = zext i8 %tmp_158

]]></Node>
<StgValue><ssdm name="zext_ln445_135"/></StgValue>
</operation>

<operation id="1295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1156 %cipher_0_ssbox_addr_135 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_135

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_135"/></StgValue>
</operation>

<operation id="1296" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="8">
<![CDATA[
entry:1157 %cipher_0_ssbox_load_135 = load i8 %cipher_0_ssbox_addr_135

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_135"/></StgValue>
</operation>

<operation id="1297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1158 %tmp_159 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 64

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="8">
<![CDATA[
entry:1159 %zext_ln445_136 = zext i8 %tmp_159

]]></Node>
<StgValue><ssdm name="zext_ln445_136"/></StgValue>
</operation>

<operation id="1299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1160 %cipher_0_ssbox_addr_136 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_136

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_136"/></StgValue>
</operation>

<operation id="1300" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="8">
<![CDATA[
entry:1161 %cipher_0_ssbox_load_136 = load i8 %cipher_0_ssbox_addr_136

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_136"/></StgValue>
</operation>

<operation id="1301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1162 %tmp_160 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 72

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="8">
<![CDATA[
entry:1163 %zext_ln445_137 = zext i8 %tmp_160

]]></Node>
<StgValue><ssdm name="zext_ln445_137"/></StgValue>
</operation>

<operation id="1303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1164 %cipher_0_ssbox_addr_137 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_137

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_137"/></StgValue>
</operation>

<operation id="1304" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8">
<![CDATA[
entry:1165 %cipher_0_ssbox_load_137 = load i8 %cipher_0_ssbox_addr_137

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_137"/></StgValue>
</operation>

<operation id="1305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1166 %tmp_161 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 80

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="8">
<![CDATA[
entry:1167 %zext_ln445_138 = zext i8 %tmp_161

]]></Node>
<StgValue><ssdm name="zext_ln445_138"/></StgValue>
</operation>

<operation id="1307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1168 %cipher_0_ssbox_addr_138 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_138

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_138"/></StgValue>
</operation>

<operation id="1308" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="8">
<![CDATA[
entry:1169 %cipher_0_ssbox_load_138 = load i8 %cipher_0_ssbox_addr_138

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_138"/></StgValue>
</operation>

<operation id="1309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1170 %tmp_162 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 88

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="8">
<![CDATA[
entry:1171 %zext_ln445_139 = zext i8 %tmp_162

]]></Node>
<StgValue><ssdm name="zext_ln445_139"/></StgValue>
</operation>

<operation id="1311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1172 %cipher_0_ssbox_addr_139 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_139

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_139"/></StgValue>
</operation>

<operation id="1312" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="8">
<![CDATA[
entry:1173 %cipher_0_ssbox_load_139 = load i8 %cipher_0_ssbox_addr_139

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_139"/></StgValue>
</operation>

<operation id="1313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1174 %tmp_163 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 96

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="8">
<![CDATA[
entry:1175 %zext_ln445_140 = zext i8 %tmp_163

]]></Node>
<StgValue><ssdm name="zext_ln445_140"/></StgValue>
</operation>

<operation id="1315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1176 %cipher_0_ssbox_addr_140 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_140

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_140"/></StgValue>
</operation>

<operation id="1316" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="8">
<![CDATA[
entry:1177 %cipher_0_ssbox_load_140 = load i8 %cipher_0_ssbox_addr_140

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_140"/></StgValue>
</operation>

<operation id="1317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1178 %tmp_164 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 104

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="8">
<![CDATA[
entry:1179 %zext_ln445_141 = zext i8 %tmp_164

]]></Node>
<StgValue><ssdm name="zext_ln445_141"/></StgValue>
</operation>

<operation id="1319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1180 %cipher_0_ssbox_addr_141 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_141

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_141"/></StgValue>
</operation>

<operation id="1320" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="8">
<![CDATA[
entry:1181 %cipher_0_ssbox_load_141 = load i8 %cipher_0_ssbox_addr_141

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_141"/></StgValue>
</operation>

<operation id="1321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1182 %tmp_165 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 112

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="8">
<![CDATA[
entry:1183 %zext_ln445_142 = zext i8 %tmp_165

]]></Node>
<StgValue><ssdm name="zext_ln445_142"/></StgValue>
</operation>

<operation id="1323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1184 %cipher_0_ssbox_addr_142 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_142

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_142"/></StgValue>
</operation>

<operation id="1324" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="8">
<![CDATA[
entry:1185 %cipher_0_ssbox_load_142 = load i8 %cipher_0_ssbox_addr_142

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_142"/></StgValue>
</operation>

<operation id="1325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1186 %tmp_166 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_16, i32 120

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="8">
<![CDATA[
entry:1187 %zext_ln445_143 = zext i8 %tmp_166

]]></Node>
<StgValue><ssdm name="zext_ln445_143"/></StgValue>
</operation>

<operation id="1327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1188 %cipher_0_ssbox_addr_143 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_143

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_143"/></StgValue>
</operation>

<operation id="1328" st_id="9" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="8">
<![CDATA[
entry:1189 %tmp_3_8 = load i8 %cipher_0_ssbox_addr_143

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1329" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="8">
<![CDATA[
entry:1129 %cipher_0_ssbox_load_128 = load i8 %cipher_0_ssbox_addr_128

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_128"/></StgValue>
</operation>

<operation id="1330" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="8">
<![CDATA[
entry:1133 %tmp_1_8 = load i8 %cipher_0_ssbox_addr_129

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="1331" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="8">
<![CDATA[
entry:1137 %tmp_2_1_8 = load i8 %cipher_0_ssbox_addr_130

]]></Node>
<StgValue><ssdm name="tmp_2_1_8"/></StgValue>
</operation>

<operation id="1332" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="8">
<![CDATA[
entry:1141 %cipher_0_ssbox_load_131 = load i8 %cipher_0_ssbox_addr_131

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_131"/></StgValue>
</operation>

<operation id="1333" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="8">
<![CDATA[
entry:1145 %cipher_0_ssbox_load_132 = load i8 %cipher_0_ssbox_addr_132

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_132"/></StgValue>
</operation>

<operation id="1334" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="8">
<![CDATA[
entry:1149 %cipher_0_ssbox_load_133 = load i8 %cipher_0_ssbox_addr_133

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_133"/></StgValue>
</operation>

<operation id="1335" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="8">
<![CDATA[
entry:1153 %tmp_2_2_8 = load i8 %cipher_0_ssbox_addr_134

]]></Node>
<StgValue><ssdm name="tmp_2_2_8"/></StgValue>
</operation>

<operation id="1336" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="8">
<![CDATA[
entry:1157 %cipher_0_ssbox_load_135 = load i8 %cipher_0_ssbox_addr_135

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_135"/></StgValue>
</operation>

<operation id="1337" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="8">
<![CDATA[
entry:1161 %cipher_0_ssbox_load_136 = load i8 %cipher_0_ssbox_addr_136

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_136"/></StgValue>
</operation>

<operation id="1338" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8">
<![CDATA[
entry:1165 %cipher_0_ssbox_load_137 = load i8 %cipher_0_ssbox_addr_137

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_137"/></StgValue>
</operation>

<operation id="1339" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="8">
<![CDATA[
entry:1169 %cipher_0_ssbox_load_138 = load i8 %cipher_0_ssbox_addr_138

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_138"/></StgValue>
</operation>

<operation id="1340" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="8">
<![CDATA[
entry:1173 %cipher_0_ssbox_load_139 = load i8 %cipher_0_ssbox_addr_139

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_139"/></StgValue>
</operation>

<operation id="1341" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="8">
<![CDATA[
entry:1177 %cipher_0_ssbox_load_140 = load i8 %cipher_0_ssbox_addr_140

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_140"/></StgValue>
</operation>

<operation id="1342" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="8">
<![CDATA[
entry:1181 %cipher_0_ssbox_load_141 = load i8 %cipher_0_ssbox_addr_141

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_141"/></StgValue>
</operation>

<operation id="1343" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="8">
<![CDATA[
entry:1185 %cipher_0_ssbox_load_142 = load i8 %cipher_0_ssbox_addr_142

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_142"/></StgValue>
</operation>

<operation id="1344" st_id="10" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="8">
<![CDATA[
entry:1189 %tmp_3_8 = load i8 %cipher_0_ssbox_addr_143

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="1345" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1190 %ref_tmp85_assign_32 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_128

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_32"/></StgValue>
</operation>

<operation id="1346" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1191 %ref_tmp90_assign_32 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_133

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_32"/></StgValue>
</operation>

<operation id="1347" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1192 %xor_ln484_128 = xor i8 %cipher_0_ssbox_load_138, i8 %tmp_3_8

]]></Node>
<StgValue><ssdm name="xor_ln484_128"/></StgValue>
</operation>

<operation id="1348" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1193 %xor_ln484_129 = xor i8 %cipher_0_ssbox_load_133, i8 %ref_tmp85_assign_32

]]></Node>
<StgValue><ssdm name="xor_ln484_129"/></StgValue>
</operation>

<operation id="1349" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1194 %xor_ln484_130 = xor i8 %ref_tmp90_assign_32, i8 %xor_ln484_128

]]></Node>
<StgValue><ssdm name="xor_ln484_130"/></StgValue>
</operation>

<operation id="1350" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1195 %xor_ln484_131 = xor i8 %xor_ln484_130, i8 %xor_ln484_129

]]></Node>
<StgValue><ssdm name="xor_ln484_131"/></StgValue>
</operation>

<operation id="1351" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1196 %ref_tmp132_assign_32 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_138

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_32"/></StgValue>
</operation>

<operation id="1352" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1197 %xor_ln489_112 = xor i8 %cipher_0_ssbox_load_128, i8 %xor_ln484_128

]]></Node>
<StgValue><ssdm name="xor_ln489_112"/></StgValue>
</operation>

<operation id="1353" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1198 %xor_ln489_113 = xor i8 %ref_tmp90_assign_32, i8 %ref_tmp132_assign_32

]]></Node>
<StgValue><ssdm name="xor_ln489_113"/></StgValue>
</operation>

<operation id="1354" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1199 %xor_ln489_114 = xor i8 %xor_ln489_113, i8 %xor_ln489_112

]]></Node>
<StgValue><ssdm name="xor_ln489_114"/></StgValue>
</operation>

<operation id="1355" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1200 %ref_tmp175_assign_32 = call i8 @GFMul2, i8 %tmp_3_8

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_32"/></StgValue>
</operation>

<operation id="1356" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1201 %xor_ln494_128 = xor i8 %cipher_0_ssbox_load_128, i8 %tmp_3_8

]]></Node>
<StgValue><ssdm name="xor_ln494_128"/></StgValue>
</operation>

<operation id="1357" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1202 %xor_ln494_129 = xor i8 %ref_tmp132_assign_32, i8 %ref_tmp175_assign_32

]]></Node>
<StgValue><ssdm name="xor_ln494_129"/></StgValue>
</operation>

<operation id="1358" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1203 %xor_ln494_130 = xor i8 %xor_ln494_129, i8 %cipher_0_ssbox_load_133

]]></Node>
<StgValue><ssdm name="xor_ln494_130"/></StgValue>
</operation>

<operation id="1359" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1204 %xor_ln494_131 = xor i8 %xor_ln494_130, i8 %xor_ln494_128

]]></Node>
<StgValue><ssdm name="xor_ln494_131"/></StgValue>
</operation>

<operation id="1360" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1205 %xor_ln499_104 = xor i8 %cipher_0_ssbox_load_133, i8 %cipher_0_ssbox_load_128

]]></Node>
<StgValue><ssdm name="xor_ln499_104"/></StgValue>
</operation>

<operation id="1361" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1206 %xor_ln499_105 = xor i8 %ref_tmp85_assign_32, i8 %ref_tmp175_assign_32

]]></Node>
<StgValue><ssdm name="xor_ln499_105"/></StgValue>
</operation>

<operation id="1362" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1207 %xor_ln499_106 = xor i8 %xor_ln499_105, i8 %cipher_0_ssbox_load_138

]]></Node>
<StgValue><ssdm name="xor_ln499_106"/></StgValue>
</operation>

<operation id="1363" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1208 %xor_ln499_107 = xor i8 %xor_ln499_106, i8 %xor_ln499_104

]]></Node>
<StgValue><ssdm name="xor_ln499_107"/></StgValue>
</operation>

<operation id="1364" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1209 %ref_tmp85_assign_33 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_132

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_33"/></StgValue>
</operation>

<operation id="1365" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1210 %ref_tmp90_assign_33 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_137

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_33"/></StgValue>
</operation>

<operation id="1366" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1211 %xor_ln484_132 = xor i8 %cipher_0_ssbox_load_131, i8 %cipher_0_ssbox_load_142

]]></Node>
<StgValue><ssdm name="xor_ln484_132"/></StgValue>
</operation>

<operation id="1367" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1212 %xor_ln484_133 = xor i8 %cipher_0_ssbox_load_137, i8 %ref_tmp85_assign_33

]]></Node>
<StgValue><ssdm name="xor_ln484_133"/></StgValue>
</operation>

<operation id="1368" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1213 %xor_ln484_134 = xor i8 %ref_tmp90_assign_33, i8 %xor_ln484_132

]]></Node>
<StgValue><ssdm name="xor_ln484_134"/></StgValue>
</operation>

<operation id="1369" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1214 %xor_ln484_135 = xor i8 %xor_ln484_134, i8 %xor_ln484_133

]]></Node>
<StgValue><ssdm name="xor_ln484_135"/></StgValue>
</operation>

<operation id="1370" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1215 %ref_tmp132_assign_33 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_142

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_33"/></StgValue>
</operation>

<operation id="1371" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1216 %xor_ln489_115 = xor i8 %cipher_0_ssbox_load_132, i8 %xor_ln484_132

]]></Node>
<StgValue><ssdm name="xor_ln489_115"/></StgValue>
</operation>

<operation id="1372" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1217 %xor_ln489_116 = xor i8 %ref_tmp90_assign_33, i8 %ref_tmp132_assign_33

]]></Node>
<StgValue><ssdm name="xor_ln489_116"/></StgValue>
</operation>

<operation id="1373" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1218 %xor_ln489_117 = xor i8 %xor_ln489_116, i8 %xor_ln489_115

]]></Node>
<StgValue><ssdm name="xor_ln489_117"/></StgValue>
</operation>

<operation id="1374" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1219 %ref_tmp175_assign_33 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_131

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_33"/></StgValue>
</operation>

<operation id="1375" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1220 %xor_ln494_132 = xor i8 %cipher_0_ssbox_load_137, i8 %cipher_0_ssbox_load_132

]]></Node>
<StgValue><ssdm name="xor_ln494_132"/></StgValue>
</operation>

<operation id="1376" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1221 %xor_ln494_133 = xor i8 %cipher_0_ssbox_load_131, i8 %xor_ln494_132

]]></Node>
<StgValue><ssdm name="xor_ln494_133"/></StgValue>
</operation>

<operation id="1377" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1222 %xor_ln494_134 = xor i8 %ref_tmp132_assign_33, i8 %ref_tmp175_assign_33

]]></Node>
<StgValue><ssdm name="xor_ln494_134"/></StgValue>
</operation>

<operation id="1378" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1223 %xor_ln494_135 = xor i8 %xor_ln494_134, i8 %xor_ln494_133

]]></Node>
<StgValue><ssdm name="xor_ln494_135"/></StgValue>
</operation>

<operation id="1379" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1224 %xor_ln499_108 = xor i8 %cipher_0_ssbox_load_142, i8 %xor_ln494_132

]]></Node>
<StgValue><ssdm name="xor_ln499_108"/></StgValue>
</operation>

<operation id="1380" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1225 %xor_ln499_109 = xor i8 %ref_tmp85_assign_33, i8 %ref_tmp175_assign_33

]]></Node>
<StgValue><ssdm name="xor_ln499_109"/></StgValue>
</operation>

<operation id="1381" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1226 %xor_ln499_110 = xor i8 %xor_ln499_109, i8 %xor_ln499_108

]]></Node>
<StgValue><ssdm name="xor_ln499_110"/></StgValue>
</operation>

<operation id="1382" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1227 %ref_tmp85_assign_34 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_136

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_34"/></StgValue>
</operation>

<operation id="1383" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1228 %ref_tmp90_assign_34 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_141

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_34"/></StgValue>
</operation>

<operation id="1384" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1229 %xor_ln484_136 = xor i8 %cipher_0_ssbox_load_135, i8 %tmp_2_1_8

]]></Node>
<StgValue><ssdm name="xor_ln484_136"/></StgValue>
</operation>

<operation id="1385" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1230 %xor_ln484_137 = xor i8 %cipher_0_ssbox_load_141, i8 %ref_tmp85_assign_34

]]></Node>
<StgValue><ssdm name="xor_ln484_137"/></StgValue>
</operation>

<operation id="1386" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1231 %xor_ln484_138 = xor i8 %ref_tmp90_assign_34, i8 %xor_ln484_136

]]></Node>
<StgValue><ssdm name="xor_ln484_138"/></StgValue>
</operation>

<operation id="1387" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1232 %xor_ln484_139 = xor i8 %xor_ln484_138, i8 %xor_ln484_137

]]></Node>
<StgValue><ssdm name="xor_ln484_139"/></StgValue>
</operation>

<operation id="1388" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1233 %ref_tmp132_assign_34 = call i8 @GFMul2, i8 %tmp_2_1_8

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_34"/></StgValue>
</operation>

<operation id="1389" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1234 %xor_ln489_118 = xor i8 %cipher_0_ssbox_load_136, i8 %xor_ln484_136

]]></Node>
<StgValue><ssdm name="xor_ln489_118"/></StgValue>
</operation>

<operation id="1390" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1235 %xor_ln489_119 = xor i8 %ref_tmp90_assign_34, i8 %ref_tmp132_assign_34

]]></Node>
<StgValue><ssdm name="xor_ln489_119"/></StgValue>
</operation>

<operation id="1391" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1236 %xor_ln489_120 = xor i8 %xor_ln489_119, i8 %xor_ln489_118

]]></Node>
<StgValue><ssdm name="xor_ln489_120"/></StgValue>
</operation>

<operation id="1392" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1237 %ref_tmp175_assign_34 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_135

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_34"/></StgValue>
</operation>

<operation id="1393" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1238 %xor_ln494_136 = xor i8 %cipher_0_ssbox_load_141, i8 %cipher_0_ssbox_load_136

]]></Node>
<StgValue><ssdm name="xor_ln494_136"/></StgValue>
</operation>

<operation id="1394" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1239 %xor_ln494_137 = xor i8 %cipher_0_ssbox_load_135, i8 %xor_ln494_136

]]></Node>
<StgValue><ssdm name="xor_ln494_137"/></StgValue>
</operation>

<operation id="1395" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1240 %xor_ln494_138 = xor i8 %ref_tmp132_assign_34, i8 %ref_tmp175_assign_34

]]></Node>
<StgValue><ssdm name="xor_ln494_138"/></StgValue>
</operation>

<operation id="1396" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1241 %xor_ln494_139 = xor i8 %xor_ln494_138, i8 %xor_ln494_137

]]></Node>
<StgValue><ssdm name="xor_ln494_139"/></StgValue>
</operation>

<operation id="1397" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1242 %xor_ln499_111 = xor i8 %tmp_2_1_8, i8 %xor_ln494_136

]]></Node>
<StgValue><ssdm name="xor_ln499_111"/></StgValue>
</operation>

<operation id="1398" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1243 %xor_ln499_112 = xor i8 %ref_tmp85_assign_34, i8 %ref_tmp175_assign_34

]]></Node>
<StgValue><ssdm name="xor_ln499_112"/></StgValue>
</operation>

<operation id="1399" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1244 %xor_ln499_113 = xor i8 %xor_ln499_112, i8 %xor_ln499_111

]]></Node>
<StgValue><ssdm name="xor_ln499_113"/></StgValue>
</operation>

<operation id="1400" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1245 %ref_tmp85_assign_35 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_140

]]></Node>
<StgValue><ssdm name="ref_tmp85_assign_35"/></StgValue>
</operation>

<operation id="1401" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1246 %ref_tmp90_assign_35 = call i8 @GFMul2, i8 %tmp_1_8

]]></Node>
<StgValue><ssdm name="ref_tmp90_assign_35"/></StgValue>
</operation>

<operation id="1402" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1247 %xor_ln484_140 = xor i8 %cipher_0_ssbox_load_139, i8 %tmp_2_2_8

]]></Node>
<StgValue><ssdm name="xor_ln484_140"/></StgValue>
</operation>

<operation id="1403" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1248 %xor_ln484_141 = xor i8 %tmp_1_8, i8 %ref_tmp85_assign_35

]]></Node>
<StgValue><ssdm name="xor_ln484_141"/></StgValue>
</operation>

<operation id="1404" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1249 %xor_ln484_142 = xor i8 %ref_tmp90_assign_35, i8 %xor_ln484_140

]]></Node>
<StgValue><ssdm name="xor_ln484_142"/></StgValue>
</operation>

<operation id="1405" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1250 %xor_ln484_143 = xor i8 %xor_ln484_142, i8 %xor_ln484_141

]]></Node>
<StgValue><ssdm name="xor_ln484_143"/></StgValue>
</operation>

<operation id="1406" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1251 %ref_tmp132_assign_35 = call i8 @GFMul2, i8 %tmp_2_2_8

]]></Node>
<StgValue><ssdm name="ref_tmp132_assign_35"/></StgValue>
</operation>

<operation id="1407" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1252 %xor_ln489_121 = xor i8 %cipher_0_ssbox_load_140, i8 %xor_ln484_140

]]></Node>
<StgValue><ssdm name="xor_ln489_121"/></StgValue>
</operation>

<operation id="1408" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1253 %xor_ln489_122 = xor i8 %ref_tmp90_assign_35, i8 %ref_tmp132_assign_35

]]></Node>
<StgValue><ssdm name="xor_ln489_122"/></StgValue>
</operation>

<operation id="1409" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1254 %xor_ln489_123 = xor i8 %xor_ln489_122, i8 %xor_ln489_121

]]></Node>
<StgValue><ssdm name="xor_ln489_123"/></StgValue>
</operation>

<operation id="1410" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1255 %ref_tmp175_assign_35 = call i8 @GFMul2, i8 %cipher_0_ssbox_load_139

]]></Node>
<StgValue><ssdm name="ref_tmp175_assign_35"/></StgValue>
</operation>

<operation id="1411" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1256 %xor_ln494_140 = xor i8 %tmp_1_8, i8 %cipher_0_ssbox_load_140

]]></Node>
<StgValue><ssdm name="xor_ln494_140"/></StgValue>
</operation>

<operation id="1412" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1257 %xor_ln494_141 = xor i8 %cipher_0_ssbox_load_139, i8 %xor_ln494_140

]]></Node>
<StgValue><ssdm name="xor_ln494_141"/></StgValue>
</operation>

<operation id="1413" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1258 %xor_ln494_142 = xor i8 %ref_tmp132_assign_35, i8 %ref_tmp175_assign_35

]]></Node>
<StgValue><ssdm name="xor_ln494_142"/></StgValue>
</operation>

<operation id="1414" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1259 %xor_ln494_143 = xor i8 %xor_ln494_142, i8 %xor_ln494_141

]]></Node>
<StgValue><ssdm name="xor_ln494_143"/></StgValue>
</operation>

<operation id="1415" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1260 %xor_ln499_114 = xor i8 %tmp_2_2_8, i8 %xor_ln494_140

]]></Node>
<StgValue><ssdm name="xor_ln499_114"/></StgValue>
</operation>

<operation id="1416" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1261 %xor_ln499_115 = xor i8 %ref_tmp85_assign_35, i8 %ref_tmp175_assign_35

]]></Node>
<StgValue><ssdm name="xor_ln499_115"/></StgValue>
</operation>

<operation id="1417" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1262 %xor_ln499_116 = xor i8 %xor_ln499_115, i8 %xor_ln499_114

]]></Node>
<StgValue><ssdm name="xor_ln499_116"/></StgValue>
</operation>

<operation id="1418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
entry:1263 %state_17 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %xor_ln499_116, i8 %xor_ln494_143, i8 %xor_ln489_123, i8 %xor_ln484_143, i8 %xor_ln499_113, i8 %xor_ln494_139, i8 %xor_ln489_120, i8 %xor_ln484_139, i8 %xor_ln499_110, i8 %xor_ln494_135, i8 %xor_ln489_117, i8 %xor_ln484_135, i8 %xor_ln499_107, i8 %xor_ln494_131, i8 %xor_ln489_114, i8 %xor_ln484_131

]]></Node>
<StgValue><ssdm name="state_17"/></StgValue>
</operation>

<operation id="1419" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:1264 %state_18 = xor i128 %state_17, i128 %this_1_9_val_read

]]></Node>
<StgValue><ssdm name="state_18"/></StgValue>
</operation>

<operation id="1420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="128">
<![CDATA[
entry:1265 %trunc_ln445_9 = trunc i128 %state_18

]]></Node>
<StgValue><ssdm name="trunc_ln445_9"/></StgValue>
</operation>

<operation id="1421" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="8">
<![CDATA[
entry:1266 %zext_ln445_144 = zext i8 %trunc_ln445_9

]]></Node>
<StgValue><ssdm name="zext_ln445_144"/></StgValue>
</operation>

<operation id="1422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1267 %cipher_0_ssbox_addr_144 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_144

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_144"/></StgValue>
</operation>

<operation id="1423" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="8">
<![CDATA[
entry:1268 %cipher_0_ssbox_load_144 = load i8 %cipher_0_ssbox_addr_144

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_144"/></StgValue>
</operation>

<operation id="1424" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1269 %tmp_167 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 8

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1425" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="8">
<![CDATA[
entry:1270 %zext_ln445_145 = zext i8 %tmp_167

]]></Node>
<StgValue><ssdm name="zext_ln445_145"/></StgValue>
</operation>

<operation id="1426" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1271 %cipher_0_ssbox_addr_145 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_145

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_145"/></StgValue>
</operation>

<operation id="1427" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="8">
<![CDATA[
entry:1272 %tmp_1_9 = load i8 %cipher_0_ssbox_addr_145

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>

<operation id="1428" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1273 %tmp_168 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 16

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="8">
<![CDATA[
entry:1274 %zext_ln445_146 = zext i8 %tmp_168

]]></Node>
<StgValue><ssdm name="zext_ln445_146"/></StgValue>
</operation>

<operation id="1430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1275 %cipher_0_ssbox_addr_146 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_146

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_146"/></StgValue>
</operation>

<operation id="1431" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="8">
<![CDATA[
entry:1276 %tmp_2_1_9 = load i8 %cipher_0_ssbox_addr_146

]]></Node>
<StgValue><ssdm name="tmp_2_1_9"/></StgValue>
</operation>

<operation id="1432" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1277 %tmp_169 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 24

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1433" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="8">
<![CDATA[
entry:1278 %zext_ln445_147 = zext i8 %tmp_169

]]></Node>
<StgValue><ssdm name="zext_ln445_147"/></StgValue>
</operation>

<operation id="1434" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1279 %cipher_0_ssbox_addr_147 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_147

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_147"/></StgValue>
</operation>

<operation id="1435" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="8">
<![CDATA[
entry:1280 %cipher_0_ssbox_load_147 = load i8 %cipher_0_ssbox_addr_147

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_147"/></StgValue>
</operation>

<operation id="1436" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1281 %tmp_170 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 32

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="8">
<![CDATA[
entry:1282 %zext_ln445_148 = zext i8 %tmp_170

]]></Node>
<StgValue><ssdm name="zext_ln445_148"/></StgValue>
</operation>

<operation id="1438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1283 %cipher_0_ssbox_addr_148 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_148

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_148"/></StgValue>
</operation>

<operation id="1439" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="8">
<![CDATA[
entry:1284 %cipher_0_ssbox_load_148 = load i8 %cipher_0_ssbox_addr_148

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_148"/></StgValue>
</operation>

<operation id="1440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1285 %tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 40

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="8">
<![CDATA[
entry:1286 %zext_ln445_149 = zext i8 %tmp_171

]]></Node>
<StgValue><ssdm name="zext_ln445_149"/></StgValue>
</operation>

<operation id="1442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1287 %cipher_0_ssbox_addr_149 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_149

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_149"/></StgValue>
</operation>

<operation id="1443" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="8">
<![CDATA[
entry:1288 %cipher_0_ssbox_load_149 = load i8 %cipher_0_ssbox_addr_149

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_149"/></StgValue>
</operation>

<operation id="1444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1289 %tmp_172 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 48

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1445" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="8">
<![CDATA[
entry:1290 %zext_ln445_150 = zext i8 %tmp_172

]]></Node>
<StgValue><ssdm name="zext_ln445_150"/></StgValue>
</operation>

<operation id="1446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1291 %cipher_0_ssbox_addr_150 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_150

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_150"/></StgValue>
</operation>

<operation id="1447" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="8">
<![CDATA[
entry:1292 %tmp_2_2_9 = load i8 %cipher_0_ssbox_addr_150

]]></Node>
<StgValue><ssdm name="tmp_2_2_9"/></StgValue>
</operation>

<operation id="1448" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1293 %tmp_173 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 56

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="8">
<![CDATA[
entry:1294 %zext_ln445_151 = zext i8 %tmp_173

]]></Node>
<StgValue><ssdm name="zext_ln445_151"/></StgValue>
</operation>

<operation id="1450" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1295 %cipher_0_ssbox_addr_151 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_151

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_151"/></StgValue>
</operation>

<operation id="1451" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="8">
<![CDATA[
entry:1296 %cipher_0_ssbox_load_151 = load i8 %cipher_0_ssbox_addr_151

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_151"/></StgValue>
</operation>

<operation id="1452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1297 %tmp_174 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 64

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1453" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="8">
<![CDATA[
entry:1298 %zext_ln445_152 = zext i8 %tmp_174

]]></Node>
<StgValue><ssdm name="zext_ln445_152"/></StgValue>
</operation>

<operation id="1454" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1299 %cipher_0_ssbox_addr_152 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_152

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_152"/></StgValue>
</operation>

<operation id="1455" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="8">
<![CDATA[
entry:1300 %cipher_0_ssbox_load_152 = load i8 %cipher_0_ssbox_addr_152

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_152"/></StgValue>
</operation>

<operation id="1456" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1301 %tmp_175 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 72

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1457" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="8">
<![CDATA[
entry:1302 %zext_ln445_153 = zext i8 %tmp_175

]]></Node>
<StgValue><ssdm name="zext_ln445_153"/></StgValue>
</operation>

<operation id="1458" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1303 %cipher_0_ssbox_addr_153 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_153

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_153"/></StgValue>
</operation>

<operation id="1459" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="8">
<![CDATA[
entry:1304 %cipher_0_ssbox_load_153 = load i8 %cipher_0_ssbox_addr_153

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_153"/></StgValue>
</operation>

<operation id="1460" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1305 %tmp_176 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 80

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1461" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="8">
<![CDATA[
entry:1306 %zext_ln445_154 = zext i8 %tmp_176

]]></Node>
<StgValue><ssdm name="zext_ln445_154"/></StgValue>
</operation>

<operation id="1462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1307 %cipher_0_ssbox_addr_154 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_154

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_154"/></StgValue>
</operation>

<operation id="1463" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="8">
<![CDATA[
entry:1308 %cipher_0_ssbox_load_154 = load i8 %cipher_0_ssbox_addr_154

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_154"/></StgValue>
</operation>

<operation id="1464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1309 %tmp_177 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 88

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="8">
<![CDATA[
entry:1310 %zext_ln445_155 = zext i8 %tmp_177

]]></Node>
<StgValue><ssdm name="zext_ln445_155"/></StgValue>
</operation>

<operation id="1466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1311 %cipher_0_ssbox_addr_155 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_155

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_155"/></StgValue>
</operation>

<operation id="1467" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="8" op_0_bw="8">
<![CDATA[
entry:1312 %cipher_0_ssbox_load_155 = load i8 %cipher_0_ssbox_addr_155

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_155"/></StgValue>
</operation>

<operation id="1468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1313 %tmp_178 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 96

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="8">
<![CDATA[
entry:1314 %zext_ln445_156 = zext i8 %tmp_178

]]></Node>
<StgValue><ssdm name="zext_ln445_156"/></StgValue>
</operation>

<operation id="1470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1315 %cipher_0_ssbox_addr_156 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_156

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_156"/></StgValue>
</operation>

<operation id="1471" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8">
<![CDATA[
entry:1316 %cipher_0_ssbox_load_156 = load i8 %cipher_0_ssbox_addr_156

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_156"/></StgValue>
</operation>

<operation id="1472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1317 %tmp_179 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 104

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="8">
<![CDATA[
entry:1318 %zext_ln445_157 = zext i8 %tmp_179

]]></Node>
<StgValue><ssdm name="zext_ln445_157"/></StgValue>
</operation>

<operation id="1474" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1319 %cipher_0_ssbox_addr_157 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_157

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_157"/></StgValue>
</operation>

<operation id="1475" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="8">
<![CDATA[
entry:1320 %cipher_0_ssbox_load_157 = load i8 %cipher_0_ssbox_addr_157

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_157"/></StgValue>
</operation>

<operation id="1476" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1321 %tmp_180 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 112

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="8">
<![CDATA[
entry:1322 %zext_ln445_158 = zext i8 %tmp_180

]]></Node>
<StgValue><ssdm name="zext_ln445_158"/></StgValue>
</operation>

<operation id="1478" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1323 %cipher_0_ssbox_addr_158 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_158

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_158"/></StgValue>
</operation>

<operation id="1479" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="8">
<![CDATA[
entry:1324 %cipher_0_ssbox_load_158 = load i8 %cipher_0_ssbox_addr_158

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_158"/></StgValue>
</operation>

<operation id="1480" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:1325 %tmp_181 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32, i128 %state_18, i32 120

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="8">
<![CDATA[
entry:1326 %zext_ln445_159 = zext i8 %tmp_181

]]></Node>
<StgValue><ssdm name="zext_ln445_159"/></StgValue>
</operation>

<operation id="1482" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1327 %cipher_0_ssbox_addr_159 = getelementptr i8 %cipher_0_ssbox, i64 0, i64 %zext_ln445_159

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_addr_159"/></StgValue>
</operation>

<operation id="1483" st_id="10" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="8">
<![CDATA[
entry:1328 %tmp_3_9 = load i8 %cipher_0_ssbox_addr_159

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %cipher_0_ssbox, i64 666, i64 38, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="1485" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="8" op_0_bw="8">
<![CDATA[
entry:1268 %cipher_0_ssbox_load_144 = load i8 %cipher_0_ssbox_addr_144

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_144"/></StgValue>
</operation>

<operation id="1486" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="8">
<![CDATA[
entry:1272 %tmp_1_9 = load i8 %cipher_0_ssbox_addr_145

]]></Node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>

<operation id="1487" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="8">
<![CDATA[
entry:1276 %tmp_2_1_9 = load i8 %cipher_0_ssbox_addr_146

]]></Node>
<StgValue><ssdm name="tmp_2_1_9"/></StgValue>
</operation>

<operation id="1488" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="8">
<![CDATA[
entry:1280 %cipher_0_ssbox_load_147 = load i8 %cipher_0_ssbox_addr_147

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_147"/></StgValue>
</operation>

<operation id="1489" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="8">
<![CDATA[
entry:1284 %cipher_0_ssbox_load_148 = load i8 %cipher_0_ssbox_addr_148

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_148"/></StgValue>
</operation>

<operation id="1490" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="8">
<![CDATA[
entry:1288 %cipher_0_ssbox_load_149 = load i8 %cipher_0_ssbox_addr_149

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_149"/></StgValue>
</operation>

<operation id="1491" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="8" op_0_bw="8">
<![CDATA[
entry:1292 %tmp_2_2_9 = load i8 %cipher_0_ssbox_addr_150

]]></Node>
<StgValue><ssdm name="tmp_2_2_9"/></StgValue>
</operation>

<operation id="1492" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="8" op_0_bw="8">
<![CDATA[
entry:1296 %cipher_0_ssbox_load_151 = load i8 %cipher_0_ssbox_addr_151

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_151"/></StgValue>
</operation>

<operation id="1493" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="8">
<![CDATA[
entry:1300 %cipher_0_ssbox_load_152 = load i8 %cipher_0_ssbox_addr_152

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_152"/></StgValue>
</operation>

<operation id="1494" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="8">
<![CDATA[
entry:1304 %cipher_0_ssbox_load_153 = load i8 %cipher_0_ssbox_addr_153

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_153"/></StgValue>
</operation>

<operation id="1495" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="8">
<![CDATA[
entry:1308 %cipher_0_ssbox_load_154 = load i8 %cipher_0_ssbox_addr_154

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_154"/></StgValue>
</operation>

<operation id="1496" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="8" op_0_bw="8">
<![CDATA[
entry:1312 %cipher_0_ssbox_load_155 = load i8 %cipher_0_ssbox_addr_155

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_155"/></StgValue>
</operation>

<operation id="1497" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8">
<![CDATA[
entry:1316 %cipher_0_ssbox_load_156 = load i8 %cipher_0_ssbox_addr_156

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_156"/></StgValue>
</operation>

<operation id="1498" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="8" op_0_bw="8">
<![CDATA[
entry:1320 %cipher_0_ssbox_load_157 = load i8 %cipher_0_ssbox_addr_157

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_157"/></StgValue>
</operation>

<operation id="1499" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="8">
<![CDATA[
entry:1324 %cipher_0_ssbox_load_158 = load i8 %cipher_0_ssbox_addr_158

]]></Node>
<StgValue><ssdm name="cipher_0_ssbox_load_158"/></StgValue>
</operation>

<operation id="1500" st_id="11" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="8" op_0_bw="8">
<![CDATA[
entry:1328 %tmp_3_9 = load i8 %cipher_0_ssbox_addr_159

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="1501" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
entry:1329 %state_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %cipher_0_ssbox_load_155, i8 %tmp_2_2_9, i8 %tmp_1_9, i8 %cipher_0_ssbox_load_156, i8 %cipher_0_ssbox_load_151, i8 %tmp_2_1_9, i8 %cipher_0_ssbox_load_157, i8 %cipher_0_ssbox_load_152, i8 %cipher_0_ssbox_load_147, i8 %cipher_0_ssbox_load_158, i8 %cipher_0_ssbox_load_153, i8 %cipher_0_ssbox_load_148, i8 %tmp_3_9, i8 %cipher_0_ssbox_load_154, i8 %cipher_0_ssbox_load_149, i8 %cipher_0_ssbox_load_144

]]></Node>
<StgValue><ssdm name="state_1"/></StgValue>
</operation>

<operation id="1502" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:1330 %state_19 = xor i128 %state_1, i128 %this_1_10_val_read

]]></Node>
<StgValue><ssdm name="state_19"/></StgValue>
</operation>

<operation id="1503" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="128">
<![CDATA[
entry:1331 %ret_ln509 = ret i128 %state_19

]]></Node>
<StgValue><ssdm name="ret_ln509"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
