##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyTriggerClock
		4.3::Critical Path Report for Noise_Clock
		4.4::Critical Path Report for PWM_Clock
		4.5::Critical Path Report for SampleClock
		4.6::Critical Path Report for Wave_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CyTriggerClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Wave_Clock:R)
		5.4::Critical Path Report for (CyTriggerClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (CyTriggerClock:R vs. CyTriggerClock:R)
		5.6::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.7::Critical Path Report for (SampleClock:R vs. SampleClock:R)
		5.8::Critical Path Report for (Noise_Clock:R vs. Noise_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADCClock            | N/A                    | Target: 18.00 MHz  | 
Clock: ADCClock(routed)    | N/A                    | Target: 18.00 MHz  | 
Clock: CyBUS_CLK           | Frequency: 57.68 MHz   | Target: 36.00 MHz  | 
Clock: CyILO               | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO               | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK        | N/A                    | Target: 36.00 MHz  | 
Clock: CyPLL_OUT           | N/A                    | Target: 36.00 MHz  | 
Clock: CyTriggerClock      | Frequency: 48.18 MHz   | Target: 18.00 MHz  | 
Clock: Noise_Clock         | Frequency: 92.44 MHz   | Target: 0.25 MHz   | 
Clock: PWM_Clock           | Frequency: 97.06 MHz   | Target: 18.00 MHz  | 
Clock: SampleClock         | Frequency: 135.32 MHz  | Target: 1.00 MHz   | 
Clock: Wave_Clock          | Frequency: 161.36 MHz  | Target: 0.25 MHz   | 
Clock: Wave_Clock(routed)  | N/A                    | Target: 0.25 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       CyBUS_CLK       27777.8          14947       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       CyTriggerClock  27777.8          18039       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       Wave_Clock      27777.8          21581       N/A              N/A         N/A              N/A         N/A              N/A         
CyTriggerClock  CyBUS_CLK       27777.8          10441       N/A              N/A         N/A              N/A         N/A              N/A         
CyTriggerClock  CyTriggerClock  55555.6          34799       N/A              N/A         N/A              N/A         N/A              N/A         
Noise_Clock     Noise_Clock     4e+006           3989182     N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock       PWM_Clock       55555.6          45253       N/A              N/A         N/A              N/A         N/A              N/A         
SampleClock     SampleClock     1e+006           992610      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
DigOut_0(0)_PAD   26337         CyBUS_CLK:R       
DigOut_1(0)_PAD   26637         CyBUS_CLK:R       
DigOut_2(0)_PAD   26600         CyBUS_CLK:R       
DigOut_3(0)_PAD   27518         CyBUS_CLK:R       
DigOut_4(0)_PAD   26167         CyBUS_CLK:R       
LED(0)_PAD        24085         CyBUS_CLK:R       
PWMOutB_0(0)_PAD  22937         PWM_Clock:R       
PWMOut_0(0)_PAD   22927         PWM_Clock:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.68 MHz | Target: 36.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_550/q
Path End       : \PWM_Sample_Buffer:PWMUDB:trig_last\/main_0
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:trig_last\/clock_0
Path slack     : 10441p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_550/q                                    macrocell24    875    875  10441  RISE       1
Trigger_split/main_6                         macrocell1    3622   4497  10441  RISE       1
Trigger_split/q                              macrocell1    2345   6842  10441  RISE       1
Trigger/main_6                               macrocell3    2296   9138  10441  RISE       1
Trigger/q                                    macrocell3    2345  11483  10441  RISE       1
\PWM_Sample_Buffer:PWMUDB:trig_last\/main_0  macrocell14   3397  14880  10441  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:trig_last\/clock_0                macrocell14         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyTriggerClock
********************************************
Clock: CyTriggerClock
Frequency: 48.18 MHz | Target: 18.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_550/q
Path End       : \Trigger_Status:sts:sts_reg\/status_1
Capture Clock  : \Trigger_Status:sts:sts_reg\/clock
Path slack     : 34799p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyTriggerClock:R#2)   55556
- Setup time                                                  -350
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               55206

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20406
-------------------------------------   ----- 
End-of-path arrival time (ps)           20406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_550/q                              macrocell24    875    875  34799  RISE       1
Trigger_split/main_6                   macrocell1    3622   4497  34799  RISE       1
Trigger_split/q                        macrocell1    2345   6842  34799  RISE       1
Trigger/main_6                         macrocell3    2296   9138  34799  RISE       1
Trigger/q                              macrocell3    2345  11483  34799  RISE       1
Net_510/main_0                         macrocell7    4265  15748  34799  RISE       1
Net_510/q                              macrocell7    2345  18093  34799  RISE       1
\Trigger_Status:sts:sts_reg\/status_1  statuscell1   2313  20406  34799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Status:sts:sts_reg\/clock                         statuscell1         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Noise_Clock
*****************************************
Clock: Noise_Clock
Frequency: 92.44 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC16:PRSdp:u1\/sir
Capture Clock  : \PRS:sC16:PRSdp:u1\/clock
Path slack     : 3989182p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Noise_Clock:R#1 vs. Noise_Clock:R#2)   4000000
- Setup time                                             -2110
----------------------------------------------------   ------- 
End-of-path required time (ps)                         3997890

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell3     847    847  3989182  RISE       1
\PRS:sC16:PRSdp:u0\/cs_addr_0  datapathcell3   2991   3838  3989182  RISE       1
\PRS:sC16:PRSdp:u0\/sol_msb    datapathcell3   4870   8708  3989182  RISE       1
\PRS:sC16:PRSdp:u1\/sir        datapathcell4      0   8708  3989182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:sC16:PRSdp:u1\/clock                                  datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 97.06 MHz | Target: 18.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 45253p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     51316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   1600   1600  45253  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   4463   6063  45253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SampleClock
*****************************************
Clock: SampleClock
Frequency: 135.32 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 992610p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell38    875    875  992610  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell41   4058   4933  992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for Wave_Clock
****************************************
Clock: Wave_Clock
Frequency: 161.36 MHz | Target: 0.25 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wave_Control:Sync:ctrl_reg\/control_0
Path End       : \Wave_DAC:Net_134\/main_0
Capture Clock  : \Wave_DAC:Net_134\/clock_0
Path slack     : 21581p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#144 vs. Wave_Clock:R#2)   27778
- Setup time                                          -2457
---------------------------------------------------   ----- 
End-of-path required time (ps)                        25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Wave_Control:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Wave_Control:Sync:ctrl_reg\/control_0  controlcell4   1435   1435  21581  RISE       1
\Wave_DAC:Net_134\/main_0               macrocell23    2305   3740  21581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Wave_DAC:Net_134\/clock_0                                 macrocell23         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 14947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     24818

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9871
-------------------------------------   ---- 
End-of-path arrival time (ps)           9871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3831   6281  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590   9871  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0   9871  14947  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CyTriggerClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Trigger_Block/q
Path End       : \Trigger_Status:sts:sts_reg\/status_1
Capture Clock  : \Trigger_Status:sts:sts_reg\/clock
Path slack     : 18039p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyTriggerClock:R#2)   27778
- Setup time                                             -350
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          27428

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9389
-------------------------------------   ---- 
End-of-path arrival time (ps)           9389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Trigger_Block/clock_0                                       macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Trigger_Block/q                        macrocell29    875    875  18039  RISE       1
Net_510/main_2                         macrocell7    3856   4731  18039  RISE       1
Net_510/q                              macrocell7    2345   7076  18039  RISE       1
\Trigger_Status:sts:sts_reg\/status_1  statuscell1   2313   9389  18039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Status:sts:sts_reg\/clock                         statuscell1         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Wave_Clock:R)
************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wave_Control:Sync:ctrl_reg\/control_0
Path End       : \Wave_DAC:Net_134\/main_0
Capture Clock  : \Wave_DAC:Net_134\/clock_0
Path slack     : 21581p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#144 vs. Wave_Clock:R#2)   27778
- Setup time                                          -2457
---------------------------------------------------   ----- 
End-of-path required time (ps)                        25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Wave_Control:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Wave_Control:Sync:ctrl_reg\/control_0  controlcell4   1435   1435  21581  RISE       1
\Wave_DAC:Net_134\/main_0               macrocell23    2305   3740  21581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Wave_DAC:Net_134\/clock_0                                 macrocell23         0      0  RISE       1


5.4::Critical Path Report for (CyTriggerClock:R vs. CyBUS_CLK:R)
****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_550/q
Path End       : \PWM_Sample_Buffer:PWMUDB:trig_last\/main_0
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:trig_last\/clock_0
Path slack     : 10441p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_550/q                                    macrocell24    875    875  10441  RISE       1
Trigger_split/main_6                         macrocell1    3622   4497  10441  RISE       1
Trigger_split/q                              macrocell1    2345   6842  10441  RISE       1
Trigger/main_6                               macrocell3    2296   9138  10441  RISE       1
Trigger/q                                    macrocell3    2345  11483  10441  RISE       1
\PWM_Sample_Buffer:PWMUDB:trig_last\/main_0  macrocell14   3397  14880  10441  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:trig_last\/clock_0                macrocell14         0      0  RISE       1


5.5::Critical Path Report for (CyTriggerClock:R vs. CyTriggerClock:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_550/q
Path End       : \Trigger_Status:sts:sts_reg\/status_1
Capture Clock  : \Trigger_Status:sts:sts_reg\/clock
Path slack     : 34799p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyTriggerClock:R#2)   55556
- Setup time                                                  -350
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               55206

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20406
-------------------------------------   ----- 
End-of-path arrival time (ps)           20406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_550/q                              macrocell24    875    875  34799  RISE       1
Trigger_split/main_6                   macrocell1    3622   4497  34799  RISE       1
Trigger_split/q                        macrocell1    2345   6842  34799  RISE       1
Trigger/main_6                         macrocell3    2296   9138  34799  RISE       1
Trigger/q                              macrocell3    2345  11483  34799  RISE       1
Net_510/main_0                         macrocell7    4265  15748  34799  RISE       1
Net_510/q                              macrocell7    2345  18093  34799  RISE       1
\Trigger_Status:sts:sts_reg\/status_1  statuscell1   2313  20406  34799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Status:sts:sts_reg\/clock                         statuscell1         0      0  RISE       1


5.6::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 45253p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     51316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   1600   1600  45253  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   4463   6063  45253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1


5.7::Critical Path Report for (SampleClock:R vs. SampleClock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 992610p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell38    875    875  992610  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell41   4058   4933  992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1


5.8::Critical Path Report for (Noise_Clock:R vs. Noise_Clock:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC16:PRSdp:u1\/sir
Capture Clock  : \PRS:sC16:PRSdp:u1\/clock
Path slack     : 3989182p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Noise_Clock:R#1 vs. Noise_Clock:R#2)   4000000
- Setup time                                             -2110
----------------------------------------------------   ------- 
End-of-path required time (ps)                         3997890

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell3     847    847  3989182  RISE       1
\PRS:sC16:PRSdp:u0\/cs_addr_0  datapathcell3   2991   3838  3989182  RISE       1
\PRS:sC16:PRSdp:u0\/sol_msb    datapathcell3   4870   8708  3989182  RISE       1
\PRS:sC16:PRSdp:u1\/sir        datapathcell4      0   8708  3989182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:sC16:PRSdp:u1\/clock                                  datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_550/q
Path End       : \PWM_Sample_Buffer:PWMUDB:trig_last\/main_0
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:trig_last\/clock_0
Path slack     : 10441p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_550/q                                    macrocell24    875    875  10441  RISE       1
Trigger_split/main_6                         macrocell1    3622   4497  10441  RISE       1
Trigger_split/q                              macrocell1    2345   6842  10441  RISE       1
Trigger/main_6                               macrocell3    2296   9138  10441  RISE       1
Trigger/q                                    macrocell3    2345  11483  10441  RISE       1
\PWM_Sample_Buffer:PWMUDB:trig_last\/main_0  macrocell14   3397  14880  10441  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:trig_last\/clock_0                macrocell14         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_550/q
Path End       : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0
Path slack     : 10441p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_550/q                                         macrocell24    875    875  10441  RISE       1
Trigger_split/main_6                              macrocell1    3622   4497  10441  RISE       1
Trigger_split/q                                   macrocell1    2345   6842  10441  RISE       1
Trigger/main_6                                    macrocell3    2296   9138  10441  RISE       1
Trigger/q                                         macrocell3    2345  11483  10441  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/main_0  macrocell15   3397  14880  10441  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_550/q
Path End       : Net_641/main_0
Capture Clock  : Net_641/clock_0
Path slack     : 11218p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14103
-------------------------------------   ----- 
End-of-path arrival time (ps)           14103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_550/q             macrocell24    875    875  10441  RISE       1
Trigger_split/main_6  macrocell1    3622   4497  10441  RISE       1
Trigger_split/q       macrocell1    2345   6842  10441  RISE       1
Trigger/main_6        macrocell3    2296   9138  10441  RISE       1
Trigger/q             macrocell3    2345  11483  10441  RISE       1
Net_641/main_0        macrocell25   2620  14103  11218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_550/q
Path End       : Net_633/main_1
Capture Clock  : Net_633/clock_0
Path slack     : 11218p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14103
-------------------------------------   ----- 
End-of-path arrival time (ps)           14103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_550/q             macrocell24    875    875  10441  RISE       1
Trigger_split/main_6  macrocell1    3622   4497  10441  RISE       1
Trigger_split/q       macrocell1    2345   6842  10441  RISE       1
Trigger/main_6        macrocell3    2296   9138  10441  RISE       1
Trigger/q             macrocell3    2345  11483  10441  RISE       1
Net_633/main_1        macrocell26   2620  14103  11218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_633/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_550/q
Path End       : Net_685/main_0
Capture Clock  : Net_685/clock_0
Path slack     : 11218p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14103
-------------------------------------   ----- 
End-of-path arrival time (ps)           14103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_550/q             macrocell24    875    875  10441  RISE       1
Trigger_split/main_6  macrocell1    3622   4497  10441  RISE       1
Trigger_split/q       macrocell1    2345   6842  10441  RISE       1
Trigger/main_6        macrocell3    2296   9138  10441  RISE       1
Trigger/q             macrocell3    2345  11483  10441  RISE       1
Net_685/main_0        macrocell27   2620  14103  11218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_685/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 14947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     24818

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9871
-------------------------------------   ---- 
End-of-path arrival time (ps)           9871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3831   6281  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590   9871  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0   9871  14947  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 16802p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     27428

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10626
-------------------------------------   ----- 
End-of-path arrival time (ps)           10626
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_2\/main_1          macrocell4      2926   5376  16802  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_2\/q               macrocell4      2345   7721  16802  RISE       1
\PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2905  10626  16802  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 17257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     23538

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3831   6281  17257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Control:Sync:ctrl_reg\/control_7
Path End       : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 17406p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                            -4240
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          23538

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Control:Sync:ctrl_reg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Trigger_Control:Sync:ctrl_reg\/control_7           controlcell1     847    847  15096  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell1   5284   6131  17406  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Trigger_Block/q
Path End       : \Trigger_Status:sts:sts_reg\/status_1
Capture Clock  : \Trigger_Status:sts:sts_reg\/clock
Path slack     : 18039p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyTriggerClock:R#2)   27778
- Setup time                                             -350
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          27428

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9389
-------------------------------------   ---- 
End-of-path arrival time (ps)           9389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Trigger_Block/clock_0                                       macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Trigger_Block/q                        macrocell29    875    875  18039  RISE       1
Net_510/main_2                         macrocell7    3856   4731  18039  RISE       1
Net_510/q                              macrocell7    2345   7076  18039  RISE       1
\Trigger_Status:sts:sts_reg\/status_1  statuscell1   2313   9389  18039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Status:sts:sts_reg\/clock                         statuscell1         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18164p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     23538

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5374
-------------------------------------   ---- 
End-of-path arrival time (ps)           5374
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2924   5374  18164  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 18185p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     23538

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/q         macrocell15      875    875  15875  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   4478   5353  18185  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Control:Sync:ctrl_reg\/control_7
Path End       : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18325p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                            -4240
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          23538

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5212
-------------------------------------   ---- 
End-of-path arrival time (ps)           5212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Control:Sync:ctrl_reg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Trigger_Control:Sync:ctrl_reg\/control_7           controlcell1     847    847  15096  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell2   4365   5212  18325  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \Trigger_Status:sts:sts_reg\/status_2
Capture Clock  : \Trigger_Status:sts:sts_reg\/clock
Path slack     : 18484p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyTriggerClock:R#2)   27778
- Setup time                                             -350
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          27428

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8944
-------------------------------------   ---- 
End-of-path arrival time (ps)           8944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                             macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_600/q                              macrocell19    875    875  18484  RISE       1
Net_509/main_0                         macrocell8    2802   3677  18484  RISE       1
Net_509/q                              macrocell8    2345   6022  18484  RISE       1
\Trigger_Status:sts:sts_reg\/status_2  statuscell1   2922   8944  18484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Status:sts:sts_reg\/clock                         statuscell1         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : CaptureComplete/main_2
Capture Clock  : CaptureComplete/clock_0
Path slack     : 19212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  19212  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  19212  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  19212  RISE       1
CaptureComplete/main_2                             macrocell18     3489   6109  19212  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CaptureComplete/clock_0                                     macrocell18         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     23538

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/q         macrocell15      875    875  15875  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3389   4264  19274  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/main_4
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0
Path slack     : 19296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell1    530    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell2      0    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell2   1920   2450  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/main_4  macrocell15     3575   6025  19296  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_600/main_1
Capture Clock  : Net_600/clock_0
Path slack     : 19296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell1    530    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell2      0    530  14947  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell2   1920   2450  14947  RISE       1
Net_600/main_1                                    macrocell19     3575   6025  19296  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                             macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : CaptureComplete/main_1
Capture Clock  : CaptureComplete/clock_0
Path slack     : 19348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1    870    870  19348  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0    870  19348  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   1590   2460  19348  RISE       1
CaptureComplete/main_1                             macrocell18     3513   5973  19348  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CaptureComplete/clock_0                                     macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/q
Path End       : CaptureComplete/main_0
Capture Clock  : CaptureComplete/clock_0
Path slack     : 19971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/q  macrocell15    875    875  15875  RISE       1
CaptureComplete/main_0                       macrocell18   4475   5350  19971  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CaptureComplete/clock_0                                     macrocell18         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Sample_Buffer:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:prevCompare1\/clock_0
Path slack     : 20100p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  19212  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  19212  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  19212  RISE       1
\PWM_Sample_Buffer:PWMUDB:prevCompare1\/main_1     macrocell16     2600   5220  20100  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:prevCompare1\/clock_0             macrocell16         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Sample_Buffer:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:status_0\/clock_0
Path slack     : 20109p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  19212  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  19212  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  19212  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_0\/main_2         macrocell17     2591   5211  20109  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_0\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_Sample_Buffer:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:prevCompare1\/clock_0
Path slack     : 20232p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1    870    870  19348  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0    870  19348  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   1590   2460  19348  RISE       1
\PWM_Sample_Buffer:PWMUDB:prevCompare1\/main_0     macrocell16     2629   5089  20232  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:prevCompare1\/clock_0             macrocell16         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \PWM_Sample_Buffer:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:status_0\/clock_0
Path slack     : 20241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1    870    870  19348  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0    870  19348  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   1590   2460  19348  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_0\/main_1         macrocell17     2620   5080  20241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_0\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Trigger_Block/q
Path End       : \EdgeDetect_Trigger:last\/main_1
Capture Clock  : \EdgeDetect_Trigger:last\/clock_0
Path slack     : 20590p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyTriggerClock:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Trigger_Block/clock_0                                       macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Trigger_Block/q                   macrocell29    875    875  18039  RISE       1
\EdgeDetect_Trigger:last\/main_1  macrocell21   3856   4731  20590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_Trigger:last\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : Net_550/main_2
Capture Clock  : Net_550/clock_0
Path slack     : 20730p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyTriggerClock:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                             macrocell19         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_600/q       macrocell19    875    875  18484  RISE       1
Net_550/main_2  macrocell24   3715   4590  20730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CaptureComplete/q
Path End       : Trigger_Block/main_0
Capture Clock  : Trigger_Block/clock_0
Path slack     : 20774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CaptureComplete/clock_0                                     macrocell18         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
CaptureComplete/q     macrocell18    875    875  20774  RISE       1
Trigger_Block/main_0  macrocell29   3672   4547  20774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Trigger_Block/clock_0                                       macrocell29         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : External_Trigger(0)_SYNC/out
Path End       : Net_550/main_3
Capture Clock  : Net_550/clock_0
Path slack     : 20946p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyTriggerClock:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
External_Trigger(0)_SYNC/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
External_Trigger(0)_SYNC/out  synccell       710    710  20946  RISE       1
Net_550/main_3                macrocell24   3665   4375  20946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Trigger_Block/q
Path End       : \PWM_Sample_Buffer:PWMUDB:trig_last\/main_1
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:trig_last\/clock_0
Path slack     : 21329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3992
-------------------------------------   ---- 
End-of-path arrival time (ps)           3992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Trigger_Block/clock_0                                       macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Trigger_Block/q                              macrocell29    875    875  21329  RISE       1
\PWM_Sample_Buffer:PWMUDB:trig_last\/main_1  macrocell14   3117   3992  21329  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:trig_last\/clock_0                macrocell14         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Trigger_Block/q
Path End       : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/main_5
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0
Path slack     : 21329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3992
-------------------------------------   ---- 
End-of-path arrival time (ps)           3992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Trigger_Block/clock_0                                       macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Trigger_Block/q                                   macrocell29    875    875  21329  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/main_5  macrocell15   3117   3992  21329  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Trigger_Block/q
Path End       : Trigger_Block/main_2
Capture Clock  : Trigger_Block/clock_0
Path slack     : 21357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Trigger_Block/clock_0                                       macrocell29         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Trigger_Block/q       macrocell29    875    875  21329  RISE       1
Trigger_Block/main_2  macrocell29   3089   3964  21357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Trigger_Block/clock_0                                       macrocell29         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_491__SYNC/out
Path End       : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 21426p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     26308

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_491__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_491__SYNC/out                                synccell         710    710  21426  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell1   4172   4882  21426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_491__SYNC/out
Path End       : CaptureComplete/clk_en
Capture Clock  : CaptureComplete/clock_0
Path slack     : 21426p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     26308

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_491__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
Net_491__SYNC/out       synccell       710    710  21426  RISE       1
CaptureComplete/clk_en  macrocell18   4172   4882  21426  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
CaptureComplete/clock_0                                     macrocell18         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_5:genblk1[0]:INST\/out
Path End       : Net_641/main_4
Capture Clock  : Net_641/clock_0
Path slack     : 21507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3814
-------------------------------------   ---- 
End-of-path arrival time (ps)           3814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_5:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_5:genblk1[0]:INST\/out  synccell       710    710  21507  RISE       1
Net_641/main_4                macrocell25   3104   3814  21507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_5:genblk1[0]:INST\/out
Path End       : Net_633/main_5
Capture Clock  : Net_633/clock_0
Path slack     : 21507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3814
-------------------------------------   ---- 
End-of-path arrival time (ps)           3814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_5:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_5:genblk1[0]:INST\/out  synccell       710    710  21507  RISE       1
Net_633/main_5                macrocell26   3104   3814  21507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_633/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_5:genblk1[0]:INST\/out
Path End       : Net_685/main_4
Capture Clock  : Net_685/clock_0
Path slack     : 21507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3814
-------------------------------------   ---- 
End-of-path arrival time (ps)           3814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_5:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_5:genblk1[0]:INST\/out  synccell       710    710  21507  RISE       1
Net_685/main_4                macrocell27   3104   3814  21507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_685/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_5:genblk1[0]:INST\/out
Path End       : \EdgeDetect_1:last\/main_0
Capture Clock  : \EdgeDetect_1:last\/clock_0
Path slack     : 21518p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_5:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_5:genblk1[0]:INST\/out  synccell       710    710  21507  RISE       1
\EdgeDetect_1:last\/main_0    macrocell28   3093   3803  21518  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell28         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_685/q
Path End       : Trigger_Block/main_1
Capture Clock  : Trigger_Block/clock_0
Path slack     : 21545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_685/clock_0                                             macrocell27         0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Net_685/q             macrocell27    875    875  21545  RISE       1
Trigger_Block/main_1  macrocell29   2901   3776  21545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Trigger_Block/clock_0                                       macrocell29         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wave_Control:Sync:ctrl_reg\/control_0
Path End       : \Wave_DAC:Net_134\/main_0
Capture Clock  : \Wave_DAC:Net_134\/clock_0
Path slack     : 21581p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#144 vs. Wave_Clock:R#2)   27778
- Setup time                                          -2457
---------------------------------------------------   ----- 
End-of-path required time (ps)                        25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Wave_Control:Sync:ctrl_reg\/busclk                         controlcell4        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Wave_Control:Sync:ctrl_reg\/control_0  controlcell4   1435   1435  21581  RISE       1
\Wave_DAC:Net_134\/main_0               macrocell23    2305   3740  21581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Wave_DAC:Net_134\/clock_0                                 macrocell23         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Control:Sync:ctrl_reg\/control_7
Path End       : \PWM_Sample_Buffer:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:status_0\/clock_0
Path slack     : 21581p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Recovery time                                             0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          27778

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Control:Sync:ctrl_reg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Trigger_Control:Sync:ctrl_reg\/control_7  controlcell1    847    847  15096  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_0\/ar_0   macrocell17    5350   6197  21581  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_0\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : Net_601/main_1
Capture Clock  : Net_601/clock_0
Path slack     : 21641p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyTriggerClock:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3680
-------------------------------------   ---- 
End-of-path arrival time (ps)           3680
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                             macrocell19         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_600/q       macrocell19    875    875  18484  RISE       1
Net_601/main_1  macrocell20   2805   3680  21641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_601/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_600/q
Path End       : \EdgeDetect_CaptureComplete:last\/main_0
Capture Clock  : \EdgeDetect_CaptureComplete:last\/clock_0
Path slack     : 21643p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#2 vs. CyTriggerClock:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3677
-------------------------------------   ---- 
End-of-path arrival time (ps)           3677
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                             macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_600/q                                 macrocell19    875    875  18484  RISE       1
\EdgeDetect_CaptureComplete:last\/main_0  macrocell22   2802   3677  21643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_CaptureComplete:last\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Control:Sync:ctrl_reg\/control_6
Path End       : Net_633/main_0
Capture Clock  : Net_633/clock_0
Path slack     : 22132p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                            -2457
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Control:Sync:ctrl_reg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Trigger_Control:Sync:ctrl_reg\/control_6  controlcell1    847    847  22132  RISE       1
Net_633/main_0                             macrocell26    2342   3189  22132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_633/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0
Path slack     : 22141p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:genblk1:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2    847    847  22141  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/main_1      macrocell15    2333   3180  22141  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:trig_last\/q
Path End       : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0
Path slack     : 22144p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:trig_last\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:trig_last\/q            macrocell14    875    875  22144  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/main_2  macrocell15   2302   3177  22144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0
Path slack     : 22147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/q       macrocell15    875    875  15875  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/main_3  macrocell15   2299   3174  22147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/q
Path End       : Net_600/main_0
Capture Clock  : Net_600/clock_0
Path slack     : 22147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/q  macrocell15    875    875  15875  RISE       1
Net_600/main_0                               macrocell19   2299   3174  22147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                             macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_641/q
Path End       : Net_641/main_1
Capture Clock  : Net_641/clock_0
Path slack     : 22147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                             macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_641/q       macrocell25    875    875  22147  RISE       1
Net_641/main_1  macrocell25   2299   3174  22147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_641/q
Path End       : Net_633/main_2
Capture Clock  : Net_633/clock_0
Path slack     : 22147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                             macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_641/q       macrocell25    875    875  22147  RISE       1
Net_633/main_2  macrocell26   2299   3174  22147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_633/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_641/q
Path End       : Net_685/main_1
Capture Clock  : Net_685/clock_0
Path slack     : 22147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                             macrocell25         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_641/q       macrocell25    875    875  22147  RISE       1
Net_685/main_1  macrocell27   2299   3174  22147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_685/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633/q
Path End       : Net_641/main_2
Capture Clock  : Net_641/clock_0
Path slack     : 22149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_633/clock_0                                             macrocell26         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_633/q       macrocell26    875    875  22149  RISE       1
Net_641/main_2  macrocell25   2297   3172  22149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633/q
Path End       : Net_633/main_3
Capture Clock  : Net_633/clock_0
Path slack     : 22149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_633/clock_0                                             macrocell26         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_633/q       macrocell26    875    875  22149  RISE       1
Net_633/main_3  macrocell26   2297   3172  22149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_633/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_633/q
Path End       : Net_685/main_2
Capture Clock  : Net_685/clock_0
Path slack     : 22149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_633/clock_0                                             macrocell26         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_633/q       macrocell26    875    875  22149  RISE       1
Net_685/main_2  macrocell27   2297   3172  22149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_685/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:prevCompare1\/q
Path End       : \PWM_Sample_Buffer:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:status_0\/clock_0
Path slack     : 22149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:prevCompare1\/clock_0             macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:prevCompare1\/q   macrocell16    875    875  22149  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_0\/main_0  macrocell17   2297   3172  22149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_0\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_641/main_3
Capture Clock  : Net_641/clock_0
Path slack     : 22157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3164
-------------------------------------   ---- 
End-of-path arrival time (ps)           3164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell28         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell28    875    875  22157  RISE       1
Net_641/main_3         macrocell25   2289   3164  22157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_641/clock_0                                             macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_633/main_4
Capture Clock  : Net_633/clock_0
Path slack     : 22157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3164
-------------------------------------   ---- 
End-of-path arrival time (ps)           3164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell28         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell28    875    875  22157  RISE       1
Net_633/main_4         macrocell26   2289   3164  22157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_633/clock_0                                             macrocell26         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_685/main_3
Capture Clock  : Net_685/clock_0
Path slack     : 22157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     25321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3164
-------------------------------------   ---- 
End-of-path arrival time (ps)           3164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                 macrocell28         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell28    875    875  22157  RISE       1
Net_685/main_3         macrocell27   2289   3164  22157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_685/clock_0                                             macrocell27         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_491__SYNC/out
Path End       : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 22354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     26308

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_491__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_491__SYNC/out                                synccell         710    710  21426  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell2   3244   3954  22354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell2       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_491__SYNC/out
Path End       : \PWM_Sample_Buffer:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:prevCompare1\/clock_0
Path slack     : 22354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     26308

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_491__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_491__SYNC/out                               synccell       710    710  21426  RISE       1
\PWM_Sample_Buffer:PWMUDB:prevCompare1\/clk_en  macrocell16   3244   3954  22354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:prevCompare1\/clock_0             macrocell16         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_491__SYNC/out
Path End       : \PWM_Sample_Buffer:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:status_0\/clock_0
Path slack     : 22354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     26308

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_491__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_491__SYNC/out                           synccell       710    710  21426  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_0\/clk_en  macrocell17   3244   3954  22354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_0\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Control:Sync:ctrl_reg\/control_7
Path End       : \PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 22508p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Recovery time                                             0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          27778

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Control:Sync:ctrl_reg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Trigger_Control:Sync:ctrl_reg\/control_7        controlcell1    847    847  15096  RISE       1
\PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/reset  statusicell1   4423   5270  22508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Control:Sync:ctrl_reg\/control_7
Path End       : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0
Path slack     : 22508p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyBUS_CLK:R#2)   27778
- Recovery time                                             0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          27778

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5270
-------------------------------------   ---- 
End-of-path arrival time (ps)           5270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Control:Sync:ctrl_reg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Trigger_Control:Sync:ctrl_reg\/control_7       controlcell1    847    847  15096  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/ar_0  macrocell15    4423   5270  22508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_491__SYNC/out
Path End       : \PWM_Sample_Buffer:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 23282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     26308

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3026
-------------------------------------   ---- 
End-of-path arrival time (ps)           3026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_491__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_491__SYNC/out                                  synccell        710    710  21426  RISE       1
\PWM_Sample_Buffer:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell2   2316   3026  23282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:genblk1:ctrlreg\/clock            controlcell2        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_491__SYNC/out
Path End       : \PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 23282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     26308

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3026
-------------------------------------   ---- 
End-of-path arrival time (ps)           3026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_491__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_491__SYNC/out                                 synccell        710    710  21426  RISE       1
\PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/clk_en  statusicell1   2316   3026  23282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_491__SYNC/out
Path End       : \PWM_Sample_Buffer:PWMUDB:trig_last\/clk_en
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:trig_last\/clock_0
Path slack     : 23282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     26308

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3026
-------------------------------------   ---- 
End-of-path arrival time (ps)           3026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_491__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_491__SYNC/out                            synccell       710    710  21426  RISE       1
\PWM_Sample_Buffer:PWMUDB:trig_last\/clk_en  macrocell14   2316   3026  23282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:trig_last\/clock_0                macrocell14         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_491__SYNC/out
Path End       : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0
Path slack     : 23282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     26308

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3026
-------------------------------------   ---- 
End-of-path arrival time (ps)           3026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_491__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_491__SYNC/out                                 synccell       710    710  21426  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clk_en  macrocell15   2316   3026  23282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:runmode_enable\/clock_0           macrocell15         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_491__SYNC/out
Path End       : Net_600/clk_en
Capture Clock  : Net_600/clock_0
Path slack     : 23282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     26308

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3026
-------------------------------------   ---- 
End-of-path arrival time (ps)           3026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_491__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_491__SYNC/out  synccell       710    710  21426  RISE       1
Net_600/clk_en     macrocell19   2316   3026  23282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_600/clock_0                                             macrocell19         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Sample_Buffer:PWMUDB:status_0\/q
Path End       : \PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 23643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   27778
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     27428

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:status_0\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Sample_Buffer:PWMUDB:status_0\/q               macrocell17     875    875  23643  RISE       1
\PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2909   3784  23643  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Sample_Buffer:PWMUDB:genblk8:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_550/q
Path End       : \EdgeDetect_Trigger:last\/main_0
Capture Clock  : \EdgeDetect_Trigger:last\/clock_0
Path slack     : 37350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyTriggerClock:R#2)   55556
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               53099

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15748
-------------------------------------   ----- 
End-of-path arrival time (ps)           15748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Net_550/q                         macrocell24    875    875  34799  RISE       1
Trigger_split/main_6              macrocell1    3622   4497  34799  RISE       1
Trigger_split/q                   macrocell1    2345   6842  34799  RISE       1
Trigger/main_6                    macrocell3    2296   9138  34799  RISE       1
Trigger/q                         macrocell3    2345  11483  34799  RISE       1
\EdgeDetect_Trigger:last\/main_0  macrocell21   4265  15748  37350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_Trigger:last\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 45253p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     51316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   1600   1600  45253  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   4463   6063  45253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Digital_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Digital_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 45444p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     55206

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9761
-------------------------------------   ---- 
End-of-path arrival time (ps)           9761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   1600   1600  45253  RISE       1
\Digital_PWM:PWMUDB:status_2\/main_1          macrocell11     3504   5104  45444  RISE       1
\Digital_PWM:PWMUDB:status_2\/q               macrocell11     2345   7449  45444  RISE       1
\Digital_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2313   9761  45444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:runmode_enable\/q
Path End       : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 47836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     51316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:runmode_enable\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:runmode_enable\/q        macrocell30      875    875  47076  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2604   3479  47836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_550/q
Path End       : Net_550/main_1
Capture Clock  : Net_550/clock_0
Path slack     : 48045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyTriggerClock:R#2)   55556
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_550/q       macrocell24    875    875  34799  RISE       1
Net_550/main_1  macrocell24   4179   5054  48045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Digital_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Digital_PWM:PWMUDB:status_0\/clock_0
Path slack     : 48738p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   1760   1760  48738  RISE       1
\Digital_PWM:PWMUDB:status_0\/main_1        macrocell33     2601   4361  48738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:status_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_797/main_1
Capture Clock  : Net_797/clock_0
Path slack     : 48738p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   1760   1760  48738  RISE       1
Net_797/main_1                              macrocell35     2601   4361  48738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_797/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Digital_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Digital_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 48747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   1760   1760  48738  RISE       1
\Digital_PWM:PWMUDB:prevCompare1\/main_0    macrocell31     2592   4352  48747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:prevCompare1\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : Net_798/main_1
Capture Clock  : Net_798/clock_0
Path slack     : 48792p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell5   1700   1700  48792  RISE       1
Net_798/main_1                              macrocell36     2606   4306  48792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_798/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Digital_PWM:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Digital_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 48801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell5   1700   1700  48792  RISE       1
\Digital_PWM:PWMUDB:prevCompare2\/main_0    macrocell32     2597   4297  48801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:prevCompare2\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \Digital_PWM:PWMUDB:status_1\/main_1
Capture Clock  : \Digital_PWM:PWMUDB:status_1\/clock_0
Path slack     : 48801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell5   1700   1700  48792  RISE       1
\Digital_PWM:PWMUDB:status_1\/main_1        macrocell34     2597   4297  48801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:status_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Control:Sync:ctrl_reg\/control_6
Path End       : Net_601/main_0
Capture Clock  : Net_601/clock_0
Path slack     : 49055p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyTriggerClock:R#2)   55556
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Control:Sync:ctrl_reg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Trigger_Control:Sync:ctrl_reg\/control_6  controlcell1    847    847  49055  RISE       1
Net_601/main_0                             macrocell20    3197   4044  49055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_601/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_797/main_0
Capture Clock  : Net_797/clock_0
Path slack     : 49627p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:runmode_enable\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:runmode_enable\/q  macrocell30    875    875  47076  RISE       1
Net_797/main_0                         macrocell35   2597   3472  49627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_797/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_798/main_0
Capture Clock  : Net_798/clock_0
Path slack     : 49627p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:runmode_enable\/clock_0                macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:runmode_enable\/q  macrocell30    875    875  47076  RISE       1
Net_798/main_0                         macrocell36   2597   3472  49627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_798/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Digital_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Digital_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 49923p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:genblk1:ctrlreg\/clock                 controlcell6        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6    847    847  49923  RISE       1
\Digital_PWM:PWMUDB:runmode_enable\/main_0      macrocell30    2328   3175  49923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:runmode_enable\/clock_0                macrocell30         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:prevCompare1\/q
Path End       : \Digital_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Digital_PWM:PWMUDB:status_0\/clock_0
Path slack     : 49926p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:prevCompare1\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:prevCompare1\/q   macrocell31    875    875  49926  RISE       1
\Digital_PWM:PWMUDB:status_0\/main_0  macrocell33   2298   3173  49926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:status_0\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:prevCompare2\/q
Path End       : \Digital_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Digital_PWM:PWMUDB:status_1\/clock_0
Path slack     : 49929p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:prevCompare2\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:prevCompare2\/q   macrocell32    875    875  49929  RISE       1
\Digital_PWM:PWMUDB:status_1\/main_0  macrocell34   2295   3170  49929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:status_1\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_601/q
Path End       : Net_601/main_2
Capture Clock  : Net_601/clock_0
Path slack     : 49931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyTriggerClock:R#2)   55556
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_601/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_601/q       macrocell20    875    875  49931  RISE       1
Net_601/main_2  macrocell20   2293   3168  49931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_601/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Trigger_Control:Sync:ctrl_reg\/control_4
Path End       : Net_550/main_0
Capture Clock  : Net_550/clock_0
Path slack     : 49944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyTriggerClock:R#1 vs. CyTriggerClock:R#2)   55556
- Setup time                                                 -2457
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               53099

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3154
-------------------------------------   ---- 
End-of-path arrival time (ps)           3154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Trigger_Control:Sync:ctrl_reg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Trigger_Control:Sync:ctrl_reg\/control_4  controlcell1    847    847  49944  RISE       1
Net_550/main_0                             macrocell24    2307   3154  49944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_550/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:status_1\/q
Path End       : \Digital_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Digital_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 52010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     55206

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3196
-------------------------------------   ---- 
End-of-path arrival time (ps)           3196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:status_1\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:status_1\/q               macrocell34     875    875  52010  RISE       1
\Digital_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell2   2321   3196  52010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Digital_PWM:PWMUDB:status_0\/q
Path End       : \Digital_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Digital_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 52016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   55556
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     55206

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:status_0\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Digital_PWM:PWMUDB:status_0\/q               macrocell33     875    875  52016  RISE       1
\Digital_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2314   3189  52016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Digital_PWM:PWMUDB:genblk8:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 992610p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell38    875    875  992610  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell41   4058   4933  992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : Net_1476/main_2
Capture Clock  : Net_1476/clock_0
Path slack     : 993143p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q  macrocell38    875    875  992610  RISE       1
Net_1476/main_2        macrocell13   3525   4400  993143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1476/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_5\/main_1
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 993143p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell38    875    875  992610  RISE       1
\FreqDiv_1:count_5\/main_1  macrocell38   3525   4400  993143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 993143p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell38    875    875  992610  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell40   3525   4400  993143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_2\/main_4
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 993958p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell41    875    875  993958  RISE       1
\FreqDiv_1:count_2\/main_4  macrocell41   2710   3585  993958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 993966p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37    875    875  993966  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell41   2702   3577  993966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 993966p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37    875    875  993966  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell42   2702   3577  993966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 993966p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37    875    875  993966  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell43   2702   3577  993966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_1476/main_5
Capture Clock  : Net_1476/clock_0
Path slack     : 993971p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q  macrocell41    875    875  993958  RISE       1
Net_1476/main_5        macrocell13   2697   3572  993971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1476/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_5\/main_4
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 993971p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell41    875    875  993958  RISE       1
\FreqDiv_1:count_5\/main_4  macrocell38   2697   3572  993971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_4\/main_2
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 993971p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell41    875    875  993958  RISE       1
\FreqDiv_1:count_4\/main_2  macrocell39   2697   3572  993971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_4
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 993971p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell41    875    875  993958  RISE       1
\FreqDiv_1:count_3\/main_4  macrocell40   2697   3572  993971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_1476/main_1
Capture Clock  : Net_1476/clock_0
Path slack     : 993987p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37    875    875  993966  RISE       1
Net_1476/main_1               macrocell13   2681   3556  993987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1476/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_5\/main_0
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 993987p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37    875    875  993966  RISE       1
\FreqDiv_1:count_5\/main_0    macrocell38   2681   3556  993987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_4\/main_0
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 993987p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37    875    875  993966  RISE       1
\FreqDiv_1:count_4\/main_0    macrocell39   2681   3556  993987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 993987p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37    875    875  993966  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell40   2681   3556  993987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_2\/main_3
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 994132p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3411
-------------------------------------   ---- 
End-of-path arrival time (ps)           3411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell40    875    875  994132  RISE       1
\FreqDiv_1:count_2\/main_3  macrocell41   2536   3411  994132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 994134p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3409
-------------------------------------   ---- 
End-of-path arrival time (ps)           3409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell39    875    875  994134  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell41   2534   3409  994134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_1476/main_4
Capture Clock  : Net_1476/clock_0
Path slack     : 994135p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q  macrocell40    875    875  994132  RISE       1
Net_1476/main_4        macrocell13   2533   3408  994135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1476/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_5\/main_3
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 994135p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell40    875    875  994132  RISE       1
\FreqDiv_1:count_5\/main_3  macrocell38   2533   3408  994135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_4\/main_1
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 994135p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell40    875    875  994132  RISE       1
\FreqDiv_1:count_4\/main_1  macrocell39   2533   3408  994135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 994135p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell40    875    875  994132  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell40   2533   3408  994135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : Net_1476/main_3
Capture Clock  : Net_1476/clock_0
Path slack     : 994137p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3406
-------------------------------------   ---- 
End-of-path arrival time (ps)           3406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q  macrocell39    875    875  994134  RISE       1
Net_1476/main_3        macrocell13   2531   3406  994137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1476/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_5\/main_2
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 994137p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3406
-------------------------------------   ---- 
End-of-path arrival time (ps)           3406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell39    875    875  994134  RISE       1
\FreqDiv_1:count_5\/main_2  macrocell38   2531   3406  994137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 994137p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3406
-------------------------------------   ---- 
End-of-path arrival time (ps)           3406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell39    875    875  994134  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell40   2531   3406  994137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_6
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 994138p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3405
-------------------------------------   ---- 
End-of-path arrival time (ps)           3405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell43    875    875  994138  RISE       1
\FreqDiv_1:count_2\/main_6  macrocell41   2530   3405  994138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 994138p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3405
-------------------------------------   ---- 
End-of-path arrival time (ps)           3405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell43    875    875  994138  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell42   2530   3405  994138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1476/q
Path End       : Net_1476/main_0
Capture Clock  : Net_1476/clock_0
Path slack     : 994140p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3403
-------------------------------------   ---- 
End-of-path arrival time (ps)           3403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1476/clock_0                                           macrocell13         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1476/q       macrocell13    875    875  994140  RISE       1
Net_1476/main_0  macrocell13   2528   3403  994140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1476/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_1476/main_7
Capture Clock  : Net_1476/clock_0
Path slack     : 994141p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3402
-------------------------------------   ---- 
End-of-path arrival time (ps)           3402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q  macrocell43    875    875  994138  RISE       1
Net_1476/main_7        macrocell13   2527   3402  994141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1476/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_5\/main_6
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 994141p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3402
-------------------------------------   ---- 
End-of-path arrival time (ps)           3402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell43    875    875  994138  RISE       1
\FreqDiv_1:count_5\/main_6  macrocell38   2527   3402  994141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_4\/main_4
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 994141p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3402
-------------------------------------   ---- 
End-of-path arrival time (ps)           3402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell43    875    875  994138  RISE       1
\FreqDiv_1:count_4\/main_4  macrocell39   2527   3402  994141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_6
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 994141p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3402
-------------------------------------   ---- 
End-of-path arrival time (ps)           3402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell43    875    875  994138  RISE       1
\FreqDiv_1:count_3\/main_6  macrocell40   2527   3402  994141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_5
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 994144p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3399
-------------------------------------   ---- 
End-of-path arrival time (ps)           3399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell42    875    875  994144  RISE       1
\FreqDiv_1:count_2\/main_5  macrocell41   2524   3399  994144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_1476/main_6
Capture Clock  : Net_1476/clock_0
Path slack     : 994147p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3396
-------------------------------------   ---- 
End-of-path arrival time (ps)           3396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q  macrocell42    875    875  994144  RISE       1
Net_1476/main_6        macrocell13   2521   3396  994147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1476/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_5\/main_5
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 994147p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3396
-------------------------------------   ---- 
End-of-path arrival time (ps)           3396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell42    875    875  994144  RISE       1
\FreqDiv_1:count_5\/main_5  macrocell38   2521   3396  994147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_4\/main_3
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 994147p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3396
-------------------------------------   ---- 
End-of-path arrival time (ps)           3396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell42    875    875  994144  RISE       1
\FreqDiv_1:count_4\/main_3  macrocell39   2521   3396  994147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_5
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 994147p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SampleClock:R#1 vs. SampleClock:R#2)   1000000
- Setup time                                             -2457
----------------------------------------------------   ------- 
End-of-path required time (ps)                          997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3396
-------------------------------------   ---- 
End-of-path arrival time (ps)           3396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell42    875    875  994144  RISE       1
\FreqDiv_1:count_3\/main_5  macrocell40   2521   3396  994147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC16:PRSdp:u1\/sir
Capture Clock  : \PRS:sC16:PRSdp:u1\/clock
Path slack     : 3989182p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Noise_Clock:R#1 vs. Noise_Clock:R#2)   4000000
- Setup time                                             -2110
----------------------------------------------------   ------- 
End-of-path required time (ps)                         3997890

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell3     847    847  3989182  RISE       1
\PRS:sC16:PRSdp:u0\/cs_addr_0  datapathcell3   2991   3838  3989182  RISE       1
\PRS:sC16:PRSdp:u0\/sol_msb    datapathcell3   4870   8708  3989182  RISE       1
\PRS:sC16:PRSdp:u1\/sir        datapathcell4      0   8708  3989182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:sC16:PRSdp:u1\/clock                                  datapathcell4       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC16:PRSdp:u1\/cfbi
Capture Clock  : \PRS:sC16:PRSdp:u1\/clock
Path slack     : 3989622p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Noise_Clock:R#1 vs. Noise_Clock:R#2)   4000000
- Setup time                                             -4120
----------------------------------------------------   ------- 
End-of-path required time (ps)                         3995880

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell3     847    847  3989182  RISE       1
\PRS:sC16:PRSdp:u0\/cs_addr_0  datapathcell3   2991   3838  3989182  RISE       1
\PRS:sC16:PRSdp:u0\/cfbo       datapathcell3   2420   6258  3989622  RISE       1
\PRS:sC16:PRSdp:u1\/cfbi       datapathcell4      0   6258  3989622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:sC16:PRSdp:u1\/clock                                  datapathcell4       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC16:PRSdp:u1\/cs_addr_0
Capture Clock  : \PRS:sC16:PRSdp:u1\/clock
Path slack     : 3990180p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Noise_Clock:R#1 vs. Noise_Clock:R#2)   4000000
- Setup time                                             -5690
----------------------------------------------------   ------- 
End-of-path required time (ps)                         3994310

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell3     847    847  3989182  RISE       1
\PRS:sC16:PRSdp:u1\/cs_addr_0  datapathcell4   3283   4130  3990180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:sC16:PRSdp:u1\/clock                                  datapathcell4       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC16:PRSdp:u0\/cs_addr_0
Capture Clock  : \PRS:sC16:PRSdp:u0\/clock
Path slack     : 3990472p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Noise_Clock:R#1 vs. Noise_Clock:R#2)   4000000
- Setup time                                             -5690
----------------------------------------------------   ------- 
End-of-path required time (ps)                         3994310

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell3     847    847  3989182  RISE       1
\PRS:sC16:PRSdp:u0\/cs_addr_0  datapathcell3   2991   3838  3990472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:sC16:PRSdp:u0\/clock                                  datapathcell3       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:sC16:PRSdp:u1\/cmsbo
Path End       : \PRS:sC16:PRSdp:u0\/cmsbi
Capture Clock  : \PRS:sC16:PRSdp:u0\/clock
Path slack     : 3994210p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Noise_Clock:R#1 vs. Noise_Clock:R#2)   4000000
- Setup time                                             -4710
----------------------------------------------------   ------- 
End-of-path required time (ps)                         3995290

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1080
-------------------------------------   ---- 
End-of-path arrival time (ps)           1080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:sC16:PRSdp:u1\/clock                                  datapathcell4       0      0  RISE       1

Data path
pin name                   model name     delay     AT    slack  edge  Fanout
-------------------------  -------------  -----  -----  -------  ----  ------
\PRS:sC16:PRSdp:u1\/cmsbo  datapathcell4   1080   1080  3992920  RISE       1
\PRS:sC16:PRSdp:u0\/cmsbi  datapathcell3      0   1080  3994210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:sC16:PRSdp:u0\/clock                                  datapathcell3       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC16:PRSdp:u1\/clk_en
Capture Clock  : \PRS:sC16:PRSdp:u1\/clock
Path slack     : 3994404p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Noise_Clock:R#1 vs. Noise_Clock:R#2)   4000000
- Setup time                                             -1470
----------------------------------------------------   ------- 
End-of-path required time (ps)                         3998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell3     847    847  3989182  RISE       1
\PRS:sC16:PRSdp:u1\/clk_en     datapathcell4   3279   4126  3994404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:sC16:PRSdp:u1\/clock                                  datapathcell4       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRS:ClkSp:CtrlReg\/control_0
Path End       : \PRS:sC16:PRSdp:u0\/clk_en
Capture Clock  : \PRS:sC16:PRSdp:u0\/clock
Path slack     : 3994405p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Noise_Clock:R#1 vs. Noise_Clock:R#2)   4000000
- Setup time                                             -1470
----------------------------------------------------   ------- 
End-of-path required time (ps)                         3998530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:ClkSp:CtrlReg\/clock                                  controlcell3        0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\PRS:ClkSp:CtrlReg\/control_0  controlcell3     847    847  3989182  RISE       1
\PRS:sC16:PRSdp:u0\/clk_en     datapathcell3   3278   4125  3994405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRS:sC16:PRSdp:u0\/clock                                  datapathcell3       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

