
output/boot.or32:     file format elf32-or32
output/boot.or32
architecture: or32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04001100

Program Header:
    LOAD off    0x00002000 vaddr 0x04000000 paddr 0x04000000 align 2**13
         filesz 0x00002810 memsz 0x00002810 flags r-x
    LOAD off    0x00004810 vaddr 0x04002810 paddr 0x04002820 align 2**13
         filesz 0x00000000 memsz 0x00000010 flags rw-
    LOAD off    0x00004820 vaddr 0x04002820 paddr 0x04002840 align 2**13
         filesz 0x00000054 memsz 0x00000108 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00000fa0  04000000  04000000  00002000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00000160  04000fa0  04000fa0  00002fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00001710  04001100  04001100  00003100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .ispm_text    00000010  04002810  04002820  00004810  2**0
                  ALLOC
  4 .data         00000054  04002820  04002840  00004820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000000b4  04002874  04002894  00004874  2**2
                  ALLOC
  6 .comment      00000051  00000000  00000000  00004874  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000020  00000000  00000000  000048c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000083  00000000  00000000  000048e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000015e  00000000  00000000  00004968  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000000ec  00000000  00000000  00004ac6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000001c6  00000000  00000000  00004bb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  000004fc  00000000  00000000  00004d78  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000000e2  00000000  00000000  00005274  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000000dc  00000000  00000000  00005356  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_pubtypes 0000001b  00000000  00000000  00005432  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
04000000 l    d  .reset	00000000 .reset
04000fa0 l    d  .rodata	00000000 .rodata
04001100 l    d  .text	00000000 .text
04002810 l    d  .ispm_text	00000000 .ispm_text
04002820 l    d  .data	00000000 .data
04002874 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_pubtypes	00000000 .debug_pubtypes
00000000 l    df *ABS*	00000000 main.c
04000100 l       .reset	00000000 _reset
04001258 l       .text	00000000 _init_hw
04000200 l       .reset	00000000 _buserr_vector
04000300 l       .reset	00000000 _dpfault_vector
04000400 l       .reset	00000000 _ipfault_vector
04000500 l       .reset	00000000 _lpint_vector
04000600 l       .reset	00000000 _align_vector
04000700 l       .reset	00000000 _illinsn_vector
04000800 l       .reset	00000000 _hpint_vector
04000900 l       .reset	00000000 _dtlbmiss_vector
04000a00 l       .reset	00000000 _itlbmiss_vector
04000b00 l       .reset	00000000 _float_vector
04000c00 l       .reset	00000000 _syscall_vector
04000d00 l       .reset	00000000 _break_vector
04000e00 l       .reset	00000000 _trap_vector
04000f60 l       .reset	00000000 _reset_dummy_code
040027d0 l       .text	00000000 _text_dummy_code
04001360 l       .text	00000000 _enable_icache_end
04001320 l       .text	00000000 _ic_loop
04001410 l       .text	00000000 _enable_dcache_end
040013f4 l       .text	00000000 _dc_loop
04001450 l       .text	00000000 loop_proc
04001474 l       .text	00000000 end_proc
00000000 l    df *ABS*	00000000 cpu.c
00000000 l    df *ABS*	00000000 dma.c
00000000 l    df *ABS*	00000000 isr.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 string.c
040020a8 g     F .text	00000080 Uart_Dec
04000fa0 g       .rodata	00000000 __rodata_s
04001434 g       .text	00000000 proc
04000034 g       .reset	00000000 _data_lma_e
0400184c g     F .text	0000003c IntAdd
040024ac g     F .text	00000048 printf
04002574 g     F .text	00000038 strlen_
0400002c g       .reset	00000000 _rodata_lma_e
04001a58 g     F .text	00000008 XsrTrap
04000044 g       .reset	00000000 _text_e
04000024 g       .reset	00000000 _ispm_data_lma_e
04002840 g       *ABS*	00000000 __ispm_text_lma_e
00000100 g       *ABS*	00000000 heap_size
04002820 g       .ispm_text	00000000 __ispm_text_e
0400287c g     O .bss	00000004 gnIsrTick
04002464 g     F .text	00000020 snprintf
04001a68 g     F .text	00000008 XsrIpFault
04000e70 g       .reset	00000000 _save_gpr
04002128 g     F .text	00000070 Uart_Printf
04000014 g       .reset	00000000 _text_lma_e
04002840 g       *ABS*	00000000 __ispm_data_lma_e
04000000 g       *ABS*	00000000 __reset_lma_s
040024f4 g     F .text	00000080 strcpy_
04000fa0 g       *ABS*	00000000 __reset_lma_e
04002860 g     O .data	00000011 gNumcode
0400163c g     F .text	00000034 MemCpy
04001a30 g     F .text	00000008 XsrAlign
04007800 g       *ABS*	00000000 __except_stack_e
04002820 g     O .data	00000020 A
04001670 g     F .text	00000020 call
04008000 g       *ABS*	00000000 __isr_stack_s
040015bc g     F .text	00000080 WaitXms
00000400 g       *ABS*	00000000 except_stack_size
04002198 g     F .text	000002cc vsnprintf
0400006c g       .reset	00000000 _bss_e
040025ac g     F .text	00000078 strrev
0400003c g       .reset	00000000 _reset_e
04001100 g       .text	00000000 __text_s
04002624 g     F .text	000000dc itoa
04001138 g     F .text	000000a4 syscall_A
04007ffc g       *ABS*	00000000 __isr_stack
0400004c g       .reset	00000000 _ispm_text_e
04000074 g       .reset	00000000 _stack_e
04000020 g       .reset	00000000 _ispm_data_lma_s
04000fa0 g       .reset	00000000 __reset_e
04000ee8 g       .reset	00000000 _rest_gpr
040014d0 g     F .text	00000054 _BssSectInit
04000030 g       .reset	00000000 _data_lma_s
04000010 g       .reset	00000000 _text_lma_s
0400001c g       .reset	00000000 _ispm_text_lma_e
04000060 g       .reset	00000000 _data_s
04001708 g     F .text	0000007c DmaMemSet
04002840 g       *ABS*	00000000 __ispm_data_lma_s
04002820 g       .ispm_text	00000000 __ispm_data_s
04001a38 g     F .text	00000008 XsrIllInsn
04002880 g     O .bss	000000a8 tIntHandlers
04002874 g       .data	00000000 __data_e
04002840 g     O .data	00000020 B
04007c00 g       *ABS*	00000000 __except_stack_s
04000054 g       .reset	00000000 _ispm_data_e
000028a0 g       *ABS*	00000000 __lma_size
04002894 g       *ABS*	00000000 __data_lma_e
04002928 g       .bss	00000000 __bss_e
04001b88 g     F .text	00000034 Uart_Tx
04001a28 g     F .text	00000008 XsrBusErr
04001100 g       *ABS*	00000000 __text_lma_s
04001a48 g     F .text	00000008 XsrSyscall
04001530 g     F .text	0000000c mfspr
04000058 g       .reset	00000000 _rodata_s
04001784 g     F .text	00000088 DmaChkSum
04001a78 g     F .text	00000008 XsrItlbMiss
04000000 g       .reset	00000000 _lma_size
00000400 g       *ABS*	00000000 isr_stack_size
0400111c g     F .text	0000001c disable_jtag_ctrl_exception
00000000 g       *ABS*	00000000 __lma_start
04001690 g     F .text	00000078 DmaMemCpy
04001d08 g     F .text	000002f4 Uart_Num
04001a50 g     F .text	00000008 XsrBreak
04001924 g     F .text	00000104 XsrInt
00000400 g       *ABS*	00000000 stack_size
0400000c g       .reset	00000000 _reset_lma_e
040011dc g     F .text	00000008 trapcall_A
04000050 g       .reset	00000000 _ispm_data_s
04002878 g     O .bss	00000004 xsr_tick_on
04002840 g       *ABS*	00000000 __data_lma_s
040011e4 g     F .text	00000074 main
04001494 g     F .text	0000003c _DataSectInit
04001ffc g     F .text	0000002c Uart_Byte
04001524 g     F .text	0000000c mtspr
0400005c g       .reset	00000000 _rodata_e
04000040 g       .reset	00000000 _text_s
04002874 g     O .bss	00000004 gnIrgTest_Cnt
04001bbc g     F .text	00000084 Uart_Str
04001b08 g     F .text	00000080 Uart_Init
04001a60 g     F .text	00000008 XsrDpFault
04002484 g     F .text	00000028 sprintf
04000004 g       .reset	00000000 _lma_start
04000fa0 g       *ABS*	00000000 __rodata_lma_s
04000064 g       .reset	00000000 _data_e
04001c40 g     F .text	000000a0 Uart_Strn
04007800 g       *ABS*	00000000 __stack_s
04001888 g     F .text	00000050 IrqDisable
04002028 g     F .text	00000080 Uart_Hex
04000038 g       .reset	00000000 _reset_s
04001a70 g     F .text	00000008 XsrDtlbMiss
04000000 g       .reset	00000000 __reset_s
04001ce0 g     F .text	00000028 Uart_Rx
040077fc g       *ABS*	00000000 __stack
04000018 g       .reset	00000000 _ispm_text_lma_s
04001a40 g     F .text	00000008 XsrFloatPoint
04000068 g       .reset	00000000 _bss_s
04002820 g       *ABS*	00000000 __ispm_text_lma_s
040012b0 g       .text	00000000 _enable_icache
04001100 g       *ABS*	00000000 __rodata_lma_e
04000048 g       .reset	00000000 _ispm_text_s
0400180c g     F .text	00000040 IntInit
04002700 g     F .text	000000d0 uitoan
04002820 g       .ispm_text	00000000 __ispm_text_s
0400153c g     F .text	00000080 WaitXus
04001a80 g     F .text	00000088 xsr_tick
04001100 g     F .text	0000001c enable_jtag_ctrl_exception
040018d8 g     F .text	0000004c IrqEnable
04000070 g       .reset	00000000 _stack_s
04000008 g       .reset	00000000 _reset_lma_s
04000028 g       .reset	00000000 _rodata_lma_s
04002874 g       .bss	00000000 __bss_s
04007400 g       *ABS*	00000000 __stack_e
04007c00 g       *ABS*	00000000 __isr_stack_e
04001100 g       .rodata	00000000 __rodata_e
04007bfc g       *ABS*	00000000 __except_stack
04001384 g       .text	00000000 _enable_dcache
04002810 g       .text	00000000 __text_e
04002810 g       *ABS*	00000000 __text_lma_e
04002820 g       .data	00000000 __data_s
04002820 g       .ispm_text	00000000 __ispm_data_e



Disassembly of section .reset:

04000000 <__reset_s>:
 4000000:	00 00 28 a0 	l.j 400a280 <__isr_stack_s+0x2280>

04000004 <_lma_start>:
 4000004:	00 00 00 00 	l.j 4000004 <_lma_start>

04000008 <_reset_lma_s>:
 4000008:	04 00 00 00 	l.jal 4000008 <_reset_lma_s>

0400000c <_reset_lma_e>:
 400000c:	04 00 0f a0 	l.jal 4003e8c <__bss_e+0x1564>

04000010 <_text_lma_s>:
 4000010:	04 00 11 00 	l.jal 4004410 <__bss_e+0x1ae8>

04000014 <_text_lma_e>:
 4000014:	04 00 28 10 	l.jal 400a054 <__isr_stack_s+0x2054>

04000018 <_ispm_text_lma_s>:
 4000018:	04 00 28 20 	l.jal 400a098 <__isr_stack_s+0x2098>

0400001c <_ispm_text_lma_e>:
 400001c:	04 00 28 40 	l.jal 400a11c <__isr_stack_s+0x211c>

04000020 <_ispm_data_lma_s>:
 4000020:	04 00 28 40 	l.jal 400a120 <__isr_stack_s+0x2120>

04000024 <_ispm_data_lma_e>:
 4000024:	04 00 28 40 	l.jal 400a124 <__isr_stack_s+0x2124>

04000028 <_rodata_lma_s>:
 4000028:	04 00 0f a0 	l.jal 4003ea8 <__bss_e+0x1580>

0400002c <_rodata_lma_e>:
 400002c:	04 00 11 00 	l.jal 400442c <__bss_e+0x1b04>

04000030 <_data_lma_s>:
 4000030:	04 00 28 40 	l.jal 400a130 <__isr_stack_s+0x2130>

04000034 <_data_lma_e>:
 4000034:	04 00 28 94 	l.jal 400a284 <__isr_stack_s+0x2284>

04000038 <_reset_s>:
 4000038:	04 00 00 00 	l.jal 4000038 <_reset_s>

0400003c <_reset_e>:
 400003c:	04 00 0f a0 	l.jal 4003ebc <__bss_e+0x1594>

04000040 <_text_s>:
 4000040:	04 00 11 00 	l.jal 4004440 <__bss_e+0x1b18>

04000044 <_text_e>:
 4000044:	04 00 28 10 	l.jal 400a084 <__isr_stack_s+0x2084>

04000048 <_ispm_text_s>:
 4000048:	04 00 28 20 	l.jal 400a0c8 <__isr_stack_s+0x20c8>

0400004c <_ispm_text_e>:
 400004c:	04 00 28 20 	l.jal 400a0cc <__isr_stack_s+0x20cc>

04000050 <_ispm_data_s>:
 4000050:	04 00 28 20 	l.jal 400a0d0 <__isr_stack_s+0x20d0>

04000054 <_ispm_data_e>:
 4000054:	04 00 28 20 	l.jal 400a0d4 <__isr_stack_s+0x20d4>

04000058 <_rodata_s>:
 4000058:	04 00 0f a0 	l.jal 4003ed8 <__bss_e+0x15b0>

0400005c <_rodata_e>:
 400005c:	04 00 11 00 	l.jal 400445c <__bss_e+0x1b34>

04000060 <_data_s>:
 4000060:	04 00 28 20 	l.jal 400a0e0 <__isr_stack_s+0x20e0>

04000064 <_data_e>:
 4000064:	04 00 28 74 	l.jal 400a234 <__isr_stack_s+0x2234>

04000068 <_bss_s>:
 4000068:	04 00 28 74 	l.jal 400a238 <__isr_stack_s+0x2238>

0400006c <_bss_e>:
 400006c:	04 00 29 28 	l.jal 400a50c <__isr_stack_s+0x250c>

04000070 <_stack_s>:
 4000070:	04 00 78 00 	l.jal 401e070 <__isr_stack_s+0x16070>

04000074 <_stack_e>:
 4000074:	04 00 74 00 	l.jal 401d074 <__isr_stack_s+0x15074>
	...

04000100 <_reset>:
 4000100:	15 00 00 00 	l.nop 0x0
 4000104:	a4 00 00 00 	l.andi r0,r0,0x0
 4000108:	a4 20 00 00 	l.andi r1,r0,0x0
 400010c:	a4 40 00 00 	l.andi r2,r0,0x0
 4000110:	a4 60 00 00 	l.andi r3,r0,0x0
 4000114:	a4 80 00 00 	l.andi r4,r0,0x0
 4000118:	a4 a0 00 00 	l.andi r5,r0,0x0
 400011c:	a4 c0 00 00 	l.andi r6,r0,0x0
 4000120:	a4 e0 00 00 	l.andi r7,r0,0x0
 4000124:	a5 00 00 00 	l.andi r8,r0,0x0
 4000128:	a5 20 00 00 	l.andi r9,r0,0x0
 400012c:	a5 40 00 00 	l.andi r10,r0,0x0
 4000130:	a5 60 00 00 	l.andi r11,r0,0x0
 4000134:	a5 80 00 00 	l.andi r12,r0,0x0
 4000138:	a5 a0 00 00 	l.andi r13,r0,0x0
 400013c:	a5 c0 00 00 	l.andi r14,r0,0x0
 4000140:	a5 e0 00 00 	l.andi r15,r0,0x0
 4000144:	a6 00 00 00 	l.andi r16,r0,0x0
 4000148:	a6 20 00 00 	l.andi r17,r0,0x0
 400014c:	a6 40 00 00 	l.andi r18,r0,0x0
 4000150:	a6 60 00 00 	l.andi r19,r0,0x0
 4000154:	a6 80 00 00 	l.andi r20,r0,0x0
 4000158:	a6 a0 00 00 	l.andi r21,r0,0x0
 400015c:	a6 c0 00 00 	l.andi r22,r0,0x0
 4000160:	a6 e0 00 00 	l.andi r23,r0,0x0
 4000164:	a7 00 00 00 	l.andi r24,r0,0x0
 4000168:	a7 20 00 00 	l.andi r25,r0,0x0
 400016c:	a7 40 00 00 	l.andi r26,r0,0x0
 4000170:	a7 60 00 00 	l.andi r27,r0,0x0
 4000174:	a7 80 00 00 	l.andi r28,r0,0x0
 4000178:	a7 a0 00 00 	l.andi r29,r0,0x0
 400017c:	a7 c0 00 00 	l.andi r30,r0,0x0
 4000180:	a7 e0 00 00 	l.andi r31,r0,0x0
 4000184:	18 60 04 00 	l.movhi r3,0x400
 4000188:	a8 63 12 58 	l.ori r3,r3,0x1258
 400018c:	44 00 18 00 	l.jr r3
 4000190:	15 00 00 00 	l.nop 0x0
	...

04000200 <_buserr_vector>:
 4000200:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000204:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000208:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400020c:	18 60 04 00 	l.movhi r3,0x400
 4000210:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000214:	48 00 18 00 	l.jalr r3
 4000218:	15 00 00 00 	l.nop 0x0
 400021c:	18 60 04 00 	l.movhi r3,0x400
 4000220:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000224:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000228:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400022c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000230:	18 60 04 00 	l.movhi r3,0x400
 4000234:	a8 63 1a 28 	l.ori r3,r3,0x1a28
 4000238:	48 00 18 00 	l.jalr r3
 400023c:	15 00 00 00 	l.nop 0x0
 4000240:	18 60 04 00 	l.movhi r3,0x400
 4000244:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000248:	84 23 00 00 	l.lwz r1,0x0(r3)
 400024c:	18 60 04 00 	l.movhi r3,0x400
 4000250:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000254:	48 00 18 00 	l.jalr r3
 4000258:	15 00 00 00 	l.nop 0x0
 400025c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000260:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000264:	9c 21 01 00 	l.addi r1,r1,0x100
 4000268:	24 00 00 00 	l.rfe 
 400026c:	15 00 00 00 	l.nop 0x0
	...

04000300 <_dpfault_vector>:
 4000300:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000304:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000308:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400030c:	18 60 04 00 	l.movhi r3,0x400
 4000310:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000314:	48 00 18 00 	l.jalr r3
 4000318:	15 00 00 00 	l.nop 0x0
 400031c:	18 60 04 00 	l.movhi r3,0x400
 4000320:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000324:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000328:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400032c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000330:	18 60 04 00 	l.movhi r3,0x400
 4000334:	a8 63 1a 60 	l.ori r3,r3,0x1a60
 4000338:	48 00 18 00 	l.jalr r3
 400033c:	15 00 00 00 	l.nop 0x0
 4000340:	18 60 04 00 	l.movhi r3,0x400
 4000344:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000348:	84 23 00 00 	l.lwz r1,0x0(r3)
 400034c:	18 60 04 00 	l.movhi r3,0x400
 4000350:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000354:	48 00 18 00 	l.jalr r3
 4000358:	15 00 00 00 	l.nop 0x0
 400035c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000360:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000364:	9c 21 01 00 	l.addi r1,r1,0x100
 4000368:	24 00 00 00 	l.rfe 
 400036c:	15 00 00 00 	l.nop 0x0
	...

04000400 <_ipfault_vector>:
 4000400:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000404:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000408:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400040c:	18 60 04 00 	l.movhi r3,0x400
 4000410:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000414:	48 00 18 00 	l.jalr r3
 4000418:	15 00 00 00 	l.nop 0x0
 400041c:	18 60 04 00 	l.movhi r3,0x400
 4000420:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000424:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000428:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400042c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000430:	18 60 04 00 	l.movhi r3,0x400
 4000434:	a8 63 1a 68 	l.ori r3,r3,0x1a68
 4000438:	48 00 18 00 	l.jalr r3
 400043c:	15 00 00 00 	l.nop 0x0
 4000440:	18 60 04 00 	l.movhi r3,0x400
 4000444:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000448:	84 23 00 00 	l.lwz r1,0x0(r3)
 400044c:	18 60 04 00 	l.movhi r3,0x400
 4000450:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000454:	48 00 18 00 	l.jalr r3
 4000458:	15 00 00 00 	l.nop 0x0
 400045c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000460:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000464:	9c 21 01 00 	l.addi r1,r1,0x100
 4000468:	24 00 00 00 	l.rfe 
 400046c:	15 00 00 00 	l.nop 0x0
	...

04000500 <_lpint_vector>:
 4000500:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000504:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000508:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400050c:	18 60 04 00 	l.movhi r3,0x400
 4000510:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000514:	48 00 18 00 	l.jalr r3
 4000518:	15 00 00 00 	l.nop 0x0
 400051c:	18 60 04 00 	l.movhi r3,0x400
 4000520:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000524:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000528:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400052c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000530:	18 60 04 00 	l.movhi r3,0x400
 4000534:	a8 63 1a 80 	l.ori r3,r3,0x1a80
 4000538:	48 00 18 00 	l.jalr r3
 400053c:	15 00 00 00 	l.nop 0x0
 4000540:	18 60 04 00 	l.movhi r3,0x400
 4000544:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000548:	84 23 00 00 	l.lwz r1,0x0(r3)
 400054c:	18 60 04 00 	l.movhi r3,0x400
 4000550:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000554:	48 00 18 00 	l.jalr r3
 4000558:	15 00 00 00 	l.nop 0x0
 400055c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000560:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000564:	9c 21 01 00 	l.addi r1,r1,0x100
 4000568:	24 00 00 00 	l.rfe 
 400056c:	15 00 00 00 	l.nop 0x0
	...

04000600 <_align_vector>:
 4000600:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000604:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000608:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400060c:	18 60 04 00 	l.movhi r3,0x400
 4000610:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000614:	48 00 18 00 	l.jalr r3
 4000618:	15 00 00 00 	l.nop 0x0
 400061c:	18 60 04 00 	l.movhi r3,0x400
 4000620:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000624:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000628:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400062c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000630:	18 60 04 00 	l.movhi r3,0x400
 4000634:	a8 63 1a 30 	l.ori r3,r3,0x1a30
 4000638:	48 00 18 00 	l.jalr r3
 400063c:	15 00 00 00 	l.nop 0x0
 4000640:	18 60 04 00 	l.movhi r3,0x400
 4000644:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000648:	84 23 00 00 	l.lwz r1,0x0(r3)
 400064c:	18 60 04 00 	l.movhi r3,0x400
 4000650:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000654:	48 00 18 00 	l.jalr r3
 4000658:	15 00 00 00 	l.nop 0x0
 400065c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000660:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000664:	9c 21 01 00 	l.addi r1,r1,0x100
 4000668:	24 00 00 00 	l.rfe 
 400066c:	15 00 00 00 	l.nop 0x0
	...

04000700 <_illinsn_vector>:
 4000700:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000704:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000708:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400070c:	18 60 04 00 	l.movhi r3,0x400
 4000710:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000714:	48 00 18 00 	l.jalr r3
 4000718:	15 00 00 00 	l.nop 0x0
 400071c:	18 60 04 00 	l.movhi r3,0x400
 4000720:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000724:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000728:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400072c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000730:	18 60 04 00 	l.movhi r3,0x400
 4000734:	a8 63 1a 38 	l.ori r3,r3,0x1a38
 4000738:	48 00 18 00 	l.jalr r3
 400073c:	15 00 00 00 	l.nop 0x0
 4000740:	18 60 04 00 	l.movhi r3,0x400
 4000744:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000748:	84 23 00 00 	l.lwz r1,0x0(r3)
 400074c:	18 60 04 00 	l.movhi r3,0x400
 4000750:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000754:	48 00 18 00 	l.jalr r3
 4000758:	15 00 00 00 	l.nop 0x0
 400075c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000760:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000764:	9c 21 01 00 	l.addi r1,r1,0x100
 4000768:	24 00 00 00 	l.rfe 
 400076c:	15 00 00 00 	l.nop 0x0
	...

04000800 <_hpint_vector>:
 4000800:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000804:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000808:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400080c:	18 60 04 00 	l.movhi r3,0x400
 4000810:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000814:	48 00 18 00 	l.jalr r3
 4000818:	15 00 00 00 	l.nop 0x0
 400081c:	18 60 04 00 	l.movhi r3,0x400
 4000820:	a8 63 7f fc 	l.ori r3,r3,0x7ffc
 4000824:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000828:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400082c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000830:	18 60 04 00 	l.movhi r3,0x400
 4000834:	a8 63 19 24 	l.ori r3,r3,0x1924
 4000838:	48 00 18 00 	l.jalr r3
 400083c:	15 00 00 00 	l.nop 0x0
 4000840:	18 60 04 00 	l.movhi r3,0x400
 4000844:	a8 63 7f fc 	l.ori r3,r3,0x7ffc
 4000848:	84 23 00 00 	l.lwz r1,0x0(r3)
 400084c:	18 60 04 00 	l.movhi r3,0x400
 4000850:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000854:	48 00 18 00 	l.jalr r3
 4000858:	15 00 00 00 	l.nop 0x0
 400085c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000860:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000864:	9c 21 01 00 	l.addi r1,r1,0x100
 4000868:	24 00 00 00 	l.rfe 
 400086c:	15 00 00 00 	l.nop 0x0
	...

04000900 <_dtlbmiss_vector>:
 4000900:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000904:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000908:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 400090c:	18 60 04 00 	l.movhi r3,0x400
 4000910:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000914:	48 00 18 00 	l.jalr r3
 4000918:	15 00 00 00 	l.nop 0x0
 400091c:	18 60 04 00 	l.movhi r3,0x400
 4000920:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000924:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000928:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 400092c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000930:	18 60 04 00 	l.movhi r3,0x400
 4000934:	a8 63 1a 70 	l.ori r3,r3,0x1a70
 4000938:	48 00 18 00 	l.jalr r3
 400093c:	15 00 00 00 	l.nop 0x0
 4000940:	18 60 04 00 	l.movhi r3,0x400
 4000944:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000948:	84 23 00 00 	l.lwz r1,0x0(r3)
 400094c:	18 60 04 00 	l.movhi r3,0x400
 4000950:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000954:	48 00 18 00 	l.jalr r3
 4000958:	15 00 00 00 	l.nop 0x0
 400095c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000960:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000964:	9c 21 01 00 	l.addi r1,r1,0x100
 4000968:	24 00 00 00 	l.rfe 
 400096c:	15 00 00 00 	l.nop 0x0
	...

04000a00 <_itlbmiss_vector>:
 4000a00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000a04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000a08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000a0c:	18 60 04 00 	l.movhi r3,0x400
 4000a10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000a14:	48 00 18 00 	l.jalr r3
 4000a18:	15 00 00 00 	l.nop 0x0
 4000a1c:	18 60 04 00 	l.movhi r3,0x400
 4000a20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000a24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000a28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000a2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000a30:	18 60 04 00 	l.movhi r3,0x400
 4000a34:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000a38:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000a3c:	18 60 04 00 	l.movhi r3,0x400
 4000a40:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000a44:	48 00 18 00 	l.jalr r3
 4000a48:	15 00 00 00 	l.nop 0x0
 4000a4c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000a50:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000a54:	9c 21 01 00 	l.addi r1,r1,0x100
 4000a58:	24 00 00 00 	l.rfe 
 4000a5c:	15 00 00 00 	l.nop 0x0
	...

04000b00 <_float_vector>:
 4000b00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000b04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000b08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000b0c:	18 60 04 00 	l.movhi r3,0x400
 4000b10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000b14:	48 00 18 00 	l.jalr r3
 4000b18:	15 00 00 00 	l.nop 0x0
 4000b1c:	18 60 04 00 	l.movhi r3,0x400
 4000b20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000b24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000b28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000b2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000b30:	18 60 04 00 	l.movhi r3,0x400
 4000b34:	a8 63 1a 40 	l.ori r3,r3,0x1a40
 4000b38:	48 00 18 00 	l.jalr r3
 4000b3c:	15 00 00 00 	l.nop 0x0
 4000b40:	18 60 04 00 	l.movhi r3,0x400
 4000b44:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000b48:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000b4c:	18 60 04 00 	l.movhi r3,0x400
 4000b50:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000b54:	48 00 18 00 	l.jalr r3
 4000b58:	15 00 00 00 	l.nop 0x0
 4000b5c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000b60:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000b64:	9c 21 01 00 	l.addi r1,r1,0x100
 4000b68:	24 00 00 00 	l.rfe 
 4000b6c:	15 00 00 00 	l.nop 0x0
	...

04000c00 <_syscall_vector>:
 4000c00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000c04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000c08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000c0c:	18 60 04 00 	l.movhi r3,0x400
 4000c10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000c14:	48 00 18 00 	l.jalr r3
 4000c18:	15 00 00 00 	l.nop 0x0
 4000c1c:	18 60 04 00 	l.movhi r3,0x400
 4000c20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000c24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000c28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000c2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000c30:	18 60 04 00 	l.movhi r3,0x400
 4000c34:	a8 63 11 38 	l.ori r3,r3,0x1138
 4000c38:	48 00 18 00 	l.jalr r3
 4000c3c:	15 00 00 00 	l.nop 0x0
 4000c40:	18 60 04 00 	l.movhi r3,0x400
 4000c44:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000c48:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000c4c:	18 60 04 00 	l.movhi r3,0x400
 4000c50:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000c54:	48 00 18 00 	l.jalr r3
 4000c58:	15 00 00 00 	l.nop 0x0
 4000c5c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000c60:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000c64:	9c 21 01 00 	l.addi r1,r1,0x100
 4000c68:	24 00 00 00 	l.rfe 
 4000c6c:	15 00 00 00 	l.nop 0x0
	...

04000d00 <_break_vector>:
 4000d00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000d04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000d08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000d0c:	18 60 04 00 	l.movhi r3,0x400
 4000d10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000d14:	48 00 18 00 	l.jalr r3
 4000d18:	15 00 00 00 	l.nop 0x0
 4000d1c:	18 60 04 00 	l.movhi r3,0x400
 4000d20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000d24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000d28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000d2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000d30:	18 60 04 00 	l.movhi r3,0x400
 4000d34:	a8 63 1a 50 	l.ori r3,r3,0x1a50
 4000d38:	48 00 18 00 	l.jalr r3
 4000d3c:	15 00 00 00 	l.nop 0x0
 4000d40:	18 60 04 00 	l.movhi r3,0x400
 4000d44:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000d48:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000d4c:	18 60 04 00 	l.movhi r3,0x400
 4000d50:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000d54:	48 00 18 00 	l.jalr r3
 4000d58:	15 00 00 00 	l.nop 0x0
 4000d5c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000d60:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000d64:	9c 21 01 00 	l.addi r1,r1,0x100
 4000d68:	24 00 00 00 	l.rfe 
 4000d6c:	15 00 00 00 	l.nop 0x0
	...

04000e00 <_trap_vector>:
 4000e00:	9c 21 ff 00 	l.addi r1,r1,0xffffff00
 4000e04:	d4 01 18 04 	l.sw 0x4(r1),r3
 4000e08:	d4 01 48 1c 	l.sw 0x1c(r1),r9
 4000e0c:	18 60 04 00 	l.movhi r3,0x400
 4000e10:	a8 63 0e 70 	l.ori r3,r3,0xe70
 4000e14:	48 00 18 00 	l.jalr r3
 4000e18:	15 00 00 00 	l.nop 0x0
 4000e1c:	18 60 04 00 	l.movhi r3,0x400
 4000e20:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000e24:	d4 03 08 00 	l.sw 0x0(r3),r1
 4000e28:	9c 63 ff fc 	l.addi r3,r3,0xfffffffc
 4000e2c:	9c 23 00 00 	l.addi r1,r3,0x0
 4000e30:	18 60 04 00 	l.movhi r3,0x400
 4000e34:	a8 63 11 dc 	l.ori r3,r3,0x11dc
 4000e38:	48 00 18 00 	l.jalr r3
 4000e3c:	15 00 00 00 	l.nop 0x0
 4000e40:	18 60 04 00 	l.movhi r3,0x400
 4000e44:	a8 63 7b fc 	l.ori r3,r3,0x7bfc
 4000e48:	84 23 00 00 	l.lwz r1,0x0(r3)
 4000e4c:	18 60 04 00 	l.movhi r3,0x400
 4000e50:	a8 63 0e e8 	l.ori r3,r3,0xee8
 4000e54:	48 00 18 00 	l.jalr r3
 4000e58:	15 00 00 00 	l.nop 0x0
 4000e5c:	84 61 00 04 	l.lwz r3,0x4(r1)
 4000e60:	85 21 00 1c 	l.lwz r9,0x1c(r1)
 4000e64:	9c 21 01 00 	l.addi r1,r1,0x100
 4000e68:	24 00 00 00 	l.rfe 
 4000e6c:	15 00 00 00 	l.nop 0x0

04000e70 <_save_gpr>:
 4000e70:	d4 01 10 00 	l.sw 0x0(r1),r2
 4000e74:	d4 01 20 08 	l.sw 0x8(r1),r4
 4000e78:	d4 01 28 0c 	l.sw 0xc(r1),r5
 4000e7c:	d4 01 30 10 	l.sw 0x10(r1),r6
 4000e80:	d4 01 38 14 	l.sw 0x14(r1),r7
 4000e84:	d4 01 40 18 	l.sw 0x18(r1),r8
 4000e88:	d4 01 50 20 	l.sw 0x20(r1),r10
 4000e8c:	d4 01 58 24 	l.sw 0x24(r1),r11
 4000e90:	d4 01 60 28 	l.sw 0x28(r1),r12
 4000e94:	d4 01 68 2c 	l.sw 0x2c(r1),r13
 4000e98:	d4 01 70 30 	l.sw 0x30(r1),r14
 4000e9c:	d4 01 78 34 	l.sw 0x34(r1),r15
 4000ea0:	d4 01 80 38 	l.sw 0x38(r1),r16
 4000ea4:	d4 01 88 3c 	l.sw 0x3c(r1),r17
 4000ea8:	d4 01 90 40 	l.sw 0x40(r1),r18
 4000eac:	d4 01 98 44 	l.sw 0x44(r1),r19
 4000eb0:	d4 01 a0 48 	l.sw 0x48(r1),r20
 4000eb4:	d4 01 a8 4c 	l.sw 0x4c(r1),r21
 4000eb8:	d4 01 b0 50 	l.sw 0x50(r1),r22
 4000ebc:	d4 01 b8 54 	l.sw 0x54(r1),r23
 4000ec0:	d4 01 c0 58 	l.sw 0x58(r1),r24
 4000ec4:	d4 01 c8 5c 	l.sw 0x5c(r1),r25
 4000ec8:	d4 01 d0 60 	l.sw 0x60(r1),r26
 4000ecc:	d4 01 d8 64 	l.sw 0x64(r1),r27
 4000ed0:	d4 01 e0 68 	l.sw 0x68(r1),r28
 4000ed4:	d4 01 e8 6c 	l.sw 0x6c(r1),r29
 4000ed8:	d4 01 f0 70 	l.sw 0x70(r1),r30
 4000edc:	d4 01 f8 74 	l.sw 0x74(r1),r31
 4000ee0:	44 00 48 00 	l.jr r9
 4000ee4:	15 00 00 00 	l.nop 0x0

04000ee8 <_rest_gpr>:
 4000ee8:	87 e1 00 74 	l.lwz r31,0x74(r1)
 4000eec:	87 c1 00 70 	l.lwz r30,0x70(r1)
 4000ef0:	87 a1 00 6c 	l.lwz r29,0x6c(r1)
 4000ef4:	87 81 00 68 	l.lwz r28,0x68(r1)
 4000ef8:	87 61 00 64 	l.lwz r27,0x64(r1)
 4000efc:	87 41 00 60 	l.lwz r26,0x60(r1)
 4000f00:	87 21 00 5c 	l.lwz r25,0x5c(r1)
 4000f04:	87 01 00 58 	l.lwz r24,0x58(r1)
 4000f08:	86 e1 00 54 	l.lwz r23,0x54(r1)
 4000f0c:	86 c1 00 50 	l.lwz r22,0x50(r1)
 4000f10:	86 a1 00 4c 	l.lwz r21,0x4c(r1)
 4000f14:	86 81 00 48 	l.lwz r20,0x48(r1)
 4000f18:	86 61 00 44 	l.lwz r19,0x44(r1)
 4000f1c:	86 41 00 40 	l.lwz r18,0x40(r1)
 4000f20:	86 21 00 3c 	l.lwz r17,0x3c(r1)
 4000f24:	86 01 00 38 	l.lwz r16,0x38(r1)
 4000f28:	85 e1 00 34 	l.lwz r15,0x34(r1)
 4000f2c:	85 c1 00 30 	l.lwz r14,0x30(r1)
 4000f30:	85 a1 00 2c 	l.lwz r13,0x2c(r1)
 4000f34:	85 81 00 28 	l.lwz r12,0x28(r1)
 4000f38:	85 61 00 24 	l.lwz r11,0x24(r1)
 4000f3c:	85 41 00 20 	l.lwz r10,0x20(r1)
 4000f40:	85 01 00 18 	l.lwz r8,0x18(r1)
 4000f44:	84 e1 00 14 	l.lwz r7,0x14(r1)
 4000f48:	84 c1 00 10 	l.lwz r6,0x10(r1)
 4000f4c:	84 a1 00 0c 	l.lwz r5,0xc(r1)
 4000f50:	84 81 00 08 	l.lwz r4,0x8(r1)
 4000f54:	84 41 00 00 	l.lwz r2,0x0(r1)
 4000f58:	44 00 48 00 	l.jr r9
 4000f5c:	15 00 00 00 	l.nop 0x0

04000f60 <_reset_dummy_code>:
 4000f60:	15 00 00 00 	l.nop 0x0
 4000f64:	15 00 00 00 	l.nop 0x0
 4000f68:	15 00 00 00 	l.nop 0x0
 4000f6c:	15 00 00 00 	l.nop 0x0
 4000f70:	15 00 00 00 	l.nop 0x0
 4000f74:	15 00 00 00 	l.nop 0x0
 4000f78:	15 00 00 00 	l.nop 0x0
 4000f7c:	15 00 00 00 	l.nop 0x0
 4000f80:	15 00 00 00 	l.nop 0x0
 4000f84:	15 00 00 00 	l.nop 0x0
 4000f88:	15 00 00 00 	l.nop 0x0
 4000f8c:	15 00 00 00 	l.nop 0x0
 4000f90:	15 00 00 00 	l.nop 0x0
 4000f94:	15 00 00 00 	l.nop 0x0
 4000f98:	15 00 00 00 	l.nop 0x0
 4000f9c:	15 00 00 00 	l.nop 0x0

Disassembly of section .rodata:

04000fa0 <__rodata_s>:
 4000fa0:	04 00 1d 94 	l.jal 40085f0 <__isr_stack_s+0x5f0>
 4000fa4:	04 00 1d c0 	l.jal 40086a4 <__isr_stack_s+0x6a4>
 4000fa8:	04 00 1d ec 	l.jal 4008758 <__isr_stack_s+0x758>
 4000fac:	04 00 1e 18 	l.jal 400880c <__isr_stack_s+0x80c>
 4000fb0:	04 00 1e 44 	l.jal 40088c0 <__isr_stack_s+0x8c0>
 4000fb4:	04 00 1e 70 	l.jal 4008974 <__isr_stack_s+0x974>
 4000fb8:	04 00 1e 9c 	l.jal 4008a28 <__isr_stack_s+0xa28>
 4000fbc:	04 00 1e c8 	l.jal 4008adc <__isr_stack_s+0xadc>
 4000fc0:	04 00 1e f4 	l.jal 4008b90 <__isr_stack_s+0xb90>
 4000fc4:	04 00 1f 20 	l.jal 4008c44 <__isr_stack_s+0xc44>
 4000fc8:	04 00 1f 4c 	l.jal 4008cf8 <__isr_stack_s+0xcf8>
 4000fcc:	04 00 1f 78 	l.jal 4008dac <__isr_stack_s+0xdac>
 4000fd0:	04 00 1f a4 	l.jal 4008e60 <__isr_stack_s+0xe60>
 4000fd4:	04 00 1f d0 	l.jal 4008f14 <__isr_stack_s+0xf14>
 4000fd8:	04 00 1d 68 	l.jal 4008578 <__isr_stack_s+0x578>
 4000fdc:	04 00 1d 38 	l.jal 40084bc <__isr_stack_s+0x4bc>
 4000fe0:	04 00 23 50 	l.jal 4009d20 <__isr_stack_s+0x1d20>
 4000fe4:	04 00 22 0c 	l.jal 4009814 <__isr_stack_s+0x1814>
 4000fe8:	04 00 22 0c 	l.jal 4009818 <__isr_stack_s+0x1818>
 4000fec:	04 00 22 0c 	l.jal 400981c <__isr_stack_s+0x181c>
 4000ff0:	04 00 22 0c 	l.jal 4009820 <__isr_stack_s+0x1820>
 4000ff4:	04 00 22 0c 	l.jal 4009824 <__isr_stack_s+0x1824>
 4000ff8:	04 00 22 0c 	l.jal 4009828 <__isr_stack_s+0x1828>
 4000ffc:	04 00 22 0c 	l.jal 400982c <__isr_stack_s+0x182c>
 4001000:	04 00 22 0c 	l.jal 4009830 <__isr_stack_s+0x1830>
 4001004:	04 00 22 0c 	l.jal 4009834 <__isr_stack_s+0x1834>
 4001008:	04 00 22 0c 	l.jal 4009838 <__isr_stack_s+0x1838>
 400100c:	04 00 23 3c 	l.jal 4009cfc <__isr_stack_s+0x1cfc>
 4001010:	04 00 23 50 	l.jal 4009d50 <__isr_stack_s+0x1d50>
 4001014:	04 00 22 0c 	l.jal 4009844 <__isr_stack_s+0x1844>
 4001018:	04 00 22 0c 	l.jal 4009848 <__isr_stack_s+0x1848>
 400101c:	04 00 22 0c 	l.jal 400984c <__isr_stack_s+0x184c>
 4001020:	04 00 22 0c 	l.jal 4009850 <__isr_stack_s+0x1850>
 4001024:	04 00 22 0c 	l.jal 4009854 <__isr_stack_s+0x1854>
 4001028:	04 00 22 0c 	l.jal 4009858 <__isr_stack_s+0x1858>
 400102c:	04 00 22 0c 	l.jal 400985c <__isr_stack_s+0x185c>
 4001030:	04 00 22 0c 	l.jal 4009860 <__isr_stack_s+0x1860>
 4001034:	04 00 22 0c 	l.jal 4009864 <__isr_stack_s+0x1864>
 4001038:	04 00 22 0c 	l.jal 4009868 <__isr_stack_s+0x1868>
 400103c:	04 00 22 0c 	l.jal 400986c <__isr_stack_s+0x186c>
 4001040:	04 00 22 0c 	l.jal 4009870 <__isr_stack_s+0x1870>
 4001044:	04 00 22 0c 	l.jal 4009874 <__isr_stack_s+0x1874>
 4001048:	04 00 22 0c 	l.jal 4009878 <__isr_stack_s+0x1878>
 400104c:	04 00 22 e4 	l.jal 4009bdc <__isr_stack_s+0x1bdc>
 4001050:	04 00 22 0c 	l.jal 4009880 <__isr_stack_s+0x1880>
 4001054:	04 00 23 50 	l.jal 4009d94 <__isr_stack_s+0x1d94>
 4001058:	04 00 22 0c 	l.jal 4009888 <__isr_stack_s+0x1888>
 400105c:	04 00 22 0c 	l.jal 400988c <__isr_stack_s+0x188c>
 4001060:	04 00 23 50 	l.jal 4009da0 <__isr_stack_s+0x1da0>
 4001064:	53 79 73 63 	.word 0x53797363
 4001068:	61 6c 6c 20 	.word 0x616c6c20
 400106c:	3a 20 30 78 	.word 0x3a203078
 4001070:	30 31 0a 00 	.word 0x30310a00
 4001074:	53 79 73 63 	.word 0x53797363
 4001078:	61 6c 6c 20 	.word 0x616c6c20
 400107c:	3a 20 30 78 	.word 0x3a203078
 4001080:	30 32 0a 00 	.word 0x30320a00
 4001084:	53 79 73 63 	.word 0x53797363
 4001088:	61 6c 6c 20 	.word 0x616c6c20
 400108c:	3a 20 30 78 	.word 0x3a203078
 4001090:	30 33 0a 00 	.word 0x30330a00
 4001094:	53 79 73 63 	.word 0x53797363
 4001098:	61 6c 6c 20 	.word 0x616c6c20
 400109c:	3a 20 30 78 	.word 0x3a203078
 40010a0:	30 34 0a 00 	.word 0x30340a00
 40010a4:	53 79 73 63 	.word 0x53797363
 40010a8:	61 6c 6c 20 	.word 0x616c6c20
 40010ac:	3a 20 61 6e 	.word 0x3a20616e
 40010b0:	79 74 68 69 	l.cust3 
 40010b4:	6e 67 20 65 	.word 0x6e672065
 40010b8:	6c 73 65 0a 	.word 0x6c73650a
 40010bc:	00 0a 43 50 	l.j 4291dfc <__isr_stack_s+0x289dfc>
 40010c0:	55 20 53 54 	.word 0x55205354
 40010c4:	41 52 54 0a 	.word 0x4152540a
 40010c8:	00 54 45 53 	l.j 5512614 <__isr_stack_s+0x150a614>
 40010cc:	54 0a 00 53 	.word 0x540a0053
 40010d0:	63 61 6c 61 	.word 0x63616c61
 40010d4:	72 20 50 72 	l.cust1 
 40010d8:	6f 64 75 63 	.word 0x6f647563
 40010dc:	74 20 53 75 	l.cust2 
 40010e0:	6d 20 3d 20 	.word 0x6d203d20
 40010e4:	25 64 0a 00 	l.rfe 
	...

Disassembly of section .text:

04001100 <enable_jtag_ctrl_exception>:
#define sys_call(v) asm volatile("l.sys\t%0": : "n"(v));
	
// exception stops the core and turn over control to JTAG
#define _NOINS
_NOINS void enable_jtag_ctrl_exception(void)
{
 4001100:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001104:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
  	mtspr(EXR1K_DSR,	 EXR1K_DSR_RSTE	 	// [0] Reset exception                
 4001108:	9c 60 30 14 	l.addi r3,r0,0x3014
						|EXR1K_DSR_FPE   	// [12] Floating Point Exception      
						|EXR1K_DSR_TE	  	// [13] Trap exception  				
					);	  	

	//TRACE("DSR: %x \r\n",mfspr(EXR1K_DSR));
}
 400110c:	9c 21 00 04 	l.addi r1,r1,0x4
 4001110:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	
// exception stops the core and turn over control to JTAG
#define _NOINS
_NOINS void enable_jtag_ctrl_exception(void)
{
  	mtspr(EXR1K_DSR,	 EXR1K_DSR_RSTE	 	// [0] Reset exception                
 4001114:	00 00 01 04 	l.j 4001524 <mtspr>
 4001118:	9c 80 33 6d 	l.addi r4,r0,0x336d

0400111c <disable_jtag_ctrl_exception>:

	//TRACE("DSR: %x \r\n",mfspr(EXR1K_DSR));
}

_NOINS void disable_jtag_ctrl_exception(void)
{
 400111c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001120:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
	mtspr(EXR1K_DSR,0);
 4001124:	9c 60 30 14 	l.addi r3,r0,0x3014
}
 4001128:	9c 21 00 04 	l.addi r1,r1,0x4
 400112c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	//TRACE("DSR: %x \r\n",mfspr(EXR1K_DSR));
}

_NOINS void disable_jtag_ctrl_exception(void)
{
	mtspr(EXR1K_DSR,0);
 4001130:	00 00 00 fd 	l.j 4001524 <mtspr>
 4001134:	9c 80 00 00 	l.addi r4,r0,0x0

04001138 <syscall_A>:
}

void syscall_A(void)
{
 4001138:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
 400113c:	9c 60 00 20 	l.addi r3,r0,0x20
 4001140:	04 00 00 fc 	l.jal 4001530 <mfspr>
 4001144:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
 4001148:	94 6b ff fe 	l.lhz r3,0xfffffffe(r11)
 400114c:	bc 03 00 02 	l.sfeqi r3,0x2
 4001150:	10 00 00 19 	l.bf 40011b4 <syscall_A+0x7c>
 4001154:	bc 43 00 02 	l.sfgtui r3,0x2
 4001158:	0c 00 00 0c 	l.bnf 4001188 <syscall_A+0x50>
 400115c:	bc 03 00 01 	l.sfeqi r3,0x1
 4001160:	bc 03 00 03 	l.sfeqi r3,0x3
 4001164:	10 00 00 0f 	l.bf 40011a0 <syscall_A+0x68>
 4001168:	bc 03 00 04 	l.sfeqi r3,0x4
 400116c:	0c 00 00 09 	l.bnf 4001190 <syscall_A+0x58>
 4001170:	18 60 04 00 	l.movhi r3,0x400
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
 4001174:	18 60 04 00 	l.movhi r3,0x400
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 4001178:	9c 21 00 04 	l.addi r1,r1,0x4
 400117c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
 4001180:	00 00 04 cb 	l.j 40024ac <printf>
 4001184:	a8 63 10 94 	l.ori r3,r3,0x1094
void syscall_A(void)
{
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
 4001188:	10 00 00 10 	l.bf 40011c8 <syscall_A+0x90>
 400118c:	18 60 04 00 	l.movhi r3,0x400
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 4001190:	9c 21 00 04 	l.addi r1,r1,0x4
 4001194:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
 4001198:	00 00 04 c5 	l.j 40024ac <printf>
 400119c:	a8 63 10 a4 	l.ori r3,r3,0x10a4
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
 40011a0:	18 60 04 00 	l.movhi r3,0x400
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 40011a4:	9c 21 00 04 	l.addi r1,r1,0x4
 40011a8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
 40011ac:	00 00 04 c0 	l.j 40024ac <printf>
 40011b0:	a8 63 10 84 	l.ori r3,r3,0x1084
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
 40011b4:	18 60 04 00 	l.movhi r3,0x400
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 40011b8:	9c 21 00 04 	l.addi r1,r1,0x4
 40011bc:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
		case 0x02	:	printf("Syscall : 0x02\n"); break;
 40011c0:	00 00 04 bb 	l.j 40024ac <printf>
 40011c4:	a8 63 10 74 	l.ori r3,r3,0x1074
{
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
 40011c8:	18 60 04 00 	l.movhi r3,0x400
		case 0x02	:	printf("Syscall : 0x02\n"); break;
		case 0x03	:	printf("Syscall : 0x03\n"); break;
		case 0x04	:	printf("Syscall : 0x04\n"); break;
		default		:	printf("Syscall : anything else\n"); break;
	}
}
 40011cc:	9c 21 00 04 	l.addi r1,r1,0x4
 40011d0:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
{
	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	epcr--;
	
	switch((*epcr) & 0x0000FFFF){		// System Call Instruction Value
		case 0x01	:	printf("Syscall : 0x01\n"); break;
 40011d4:	00 00 04 b6 	l.j 40024ac <printf>
 40011d8:	a8 63 10 64 	l.ori r3,r3,0x1064

040011dc <trapcall_A>:
void trapcall_A(void)
{
//	UINT *epcr = (UINT *) mfspr(SPR_EPCR_BASE);
	
//	mtspr(SPR_EPCR_BASE, ++epcr);
}
 40011dc:	44 00 48 00 	l.jr r9
 40011e0:	15 00 00 00 	l.nop 0x0

040011e4 <main>:
int A[] = {0, 1, 2, 3, 4, 5, 6, 7};        
int B[] = {10, 11, 12, 13, 14, 15, 16, 17};
	
extern int proc(int *a, int *b);
int main(void)
{
 40011e4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
	mtspr(EXR1K_HTBCR,	 EXR1K_HTBCR_EN 	// HTB enable
 40011e8:	9c 80 00 07 	l.addi r4,r0,0x7
int A[] = {0, 1, 2, 3, 4, 5, 6, 7};        
int B[] = {10, 11, 12, 13, 14, 15, 16, 17};
	
extern int proc(int *a, int *b);
int main(void)
{
 40011ec:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
	mtspr(EXR1K_HTBCR,	 EXR1K_HTBCR_EN 	// HTB enable
 40011f0:	04 00 00 cd 	l.jal 4001524 <mtspr>
 40011f4:	9c 60 77 00 	l.addi r3,r0,0x7700
						|EXR1K_HTBCR_NE							// NOP enable
						|EXR1K_HTBCR_TE	);					// Timestamp enable: Enable Free running counter
	enable_jtag_ctrl_exception();
 40011f8:	07 ff ff c2 	l.jal 4001100 <__isr_stack_s+0xffff9100>
 40011fc:	15 00 00 00 	l.nop 0x0
	Uart_Init();
 4001200:	04 00 02 42 	l.jal 4001b08 <Uart_Init>
 4001204:	15 00 00 00 	l.nop 0x0
	
	printf("\nCPU START\n");
 4001208:	18 60 04 00 	l.movhi r3,0x400
 400120c:	04 00 04 a8 	l.jal 40024ac <printf>
 4001210:	a8 63 10 bd 	l.ori r3,r3,0x10bd
	
	
	printf("TEST\n");
 4001214:	18 60 04 00 	l.movhi r3,0x400
 4001218:	04 00 04 a5 	l.jal 40024ac <printf>
 400121c:	a8 63 10 c9 	l.ori r3,r3,0x10c9
	int sum = proc(A, B);
 4001220:	18 60 04 00 	l.movhi r3,0x400
 4001224:	18 80 04 00 	l.movhi r4,0x400
 4001228:	a8 63 28 20 	l.ori r3,r3,0x2820
 400122c:	04 00 00 82 	l.jal 4001434 <proc>
 4001230:	a8 84 28 40 	l.ori r4,r4,0x2840
	TRAP
 4001234:	21 00 00 00 	l.trap 0x0
	
	printf("Scalar Product Sum = %d\n", sum);
 4001238:	18 60 04 00 	l.movhi r3,0x400
 400123c:	d4 01 58 00 	l.sw 0x0(r1),r11
 4001240:	04 00 04 9b 	l.jal 40024ac <printf>
 4001244:	a8 63 10 cf 	l.ori r3,r3,0x10cf
	
	return 0;
 4001248:	9c 21 00 08 	l.addi r1,r1,0x8
 400124c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001250:	44 00 48 00 	l.jr r9
 4001254:	9d 60 00 00 	l.addi r11,r0,0x0

04001258 <_init_hw>:
 4001258:	18 20 04 00 	l.movhi r1,0x400
 400125c:	a8 21 77 fc 	l.ori r1,r1,0x77fc
 4001260:	9d 40 40 01 	l.addi r10,r0,0x4001
 4001264:	c0 00 50 11 	l.mtspr r0,r10,0x11
 4001268:	15 00 00 00 	l.nop 0x0
 400126c:	15 00 00 00 	l.nop 0x0
 4001270:	18 60 04 00 	l.movhi r3,0x400
 4001274:	a8 63 12 b0 	l.ori r3,r3,0x12b0
 4001278:	48 00 18 00 	l.jalr r3
 400127c:	15 00 00 00 	l.nop 0x0
 4001280:	18 60 04 00 	l.movhi r3,0x400
 4001284:	a8 63 13 84 	l.ori r3,r3,0x1384
 4001288:	48 00 18 00 	l.jalr r3
 400128c:	15 00 00 00 	l.nop 0x0
 4001290:	18 60 04 00 	l.movhi r3,0x400
 4001294:	a8 63 14 d0 	l.ori r3,r3,0x14d0
 4001298:	48 00 18 00 	l.jalr r3
 400129c:	15 00 00 00 	l.nop 0x0
 40012a0:	18 40 04 00 	l.movhi r2,0x400
 40012a4:	a8 42 11 e4 	l.ori r2,r2,0x11e4
 40012a8:	44 00 10 00 	l.jr r2
 40012ac:	9c 40 00 00 	l.addi r2,r0,0x0

040012b0 <_enable_icache>:
 40012b0:	9c 21 ff e8 	l.addi r1,r1,0xffffffe8
 40012b4:	d4 01 18 00 	l.sw 0x0(r1),r3
 40012b8:	d4 01 20 04 	l.sw 0x4(r1),r4
 40012bc:	d4 01 28 08 	l.sw 0x8(r1),r5
 40012c0:	d4 01 30 0c 	l.sw 0xc(r1),r6
 40012c4:	d4 01 38 10 	l.sw 0x10(r1),r7
 40012c8:	d4 01 70 14 	l.sw 0x14(r1),r14
 40012cc:	b4 60 00 01 	l.mfspr r3,r0,0x1
 40012d0:	a4 83 00 04 	l.andi r4,r3,0x4
 40012d4:	e4 04 00 00 	l.sfeq r4,r0
 40012d8:	10 00 00 22 	l.bf 4001360 <_enable_icache_end>
 40012dc:	15 00 00 00 	l.nop 0x0
 40012e0:	b4 c0 00 11 	l.mfspr r6,r0,0x11
 40012e4:	9c a0 ff ff 	l.addi r5,r0,0xffffffff
 40012e8:	ac a5 00 10 	l.xori r5,r5,0x10
 40012ec:	e0 a6 28 03 	l.and r5,r6,r5
 40012f0:	c0 00 28 11 	l.mtspr r0,r5,0x11
 40012f4:	b4 60 00 06 	l.mfspr r3,r0,0x6
 40012f8:	a4 83 00 80 	l.andi r4,r3,0x80
 40012fc:	b8 a4 00 47 	l.srli r5,r4,0x7
 4001300:	a8 c0 00 10 	l.ori r6,r0,0x10
 4001304:	e1 c6 28 08 	l.sll r14,r6,r5
 4001308:	a4 83 00 78 	l.andi r4,r3,0x78
 400130c:	b8 a4 00 43 	l.srli r5,r4,0x3
 4001310:	a8 c0 00 01 	l.ori r6,r0,0x1
 4001314:	e0 e6 28 08 	l.sll r7,r6,r5
 4001318:	9c c0 00 00 	l.addi r6,r0,0x0
 400131c:	e0 ae 28 08 	l.sll r5,r14,r5

04001320 <_ic_loop>:
 4001320:	c0 80 30 02 	l.mtspr r0,r6,0x2002
 4001324:	e4 26 28 00 	l.sfne r6,r5
 4001328:	13 ff ff fe 	l.bf 4001320 <__isr_stack_s+0xffff9320>
 400132c:	e0 c6 70 00 	l.add r6,r6,r14
 4001330:	b4 c0 00 11 	l.mfspr r6,r0,0x11
 4001334:	a8 c6 00 10 	l.ori r6,r6,0x10
 4001338:	c0 00 30 11 	l.mtspr r0,r6,0x11
 400133c:	15 00 00 00 	l.nop 0x0
 4001340:	15 00 00 00 	l.nop 0x0
 4001344:	15 00 00 00 	l.nop 0x0
 4001348:	15 00 00 00 	l.nop 0x0
 400134c:	15 00 00 00 	l.nop 0x0
 4001350:	15 00 00 00 	l.nop 0x0
 4001354:	15 00 00 00 	l.nop 0x0
 4001358:	15 00 00 00 	l.nop 0x0
 400135c:	15 00 00 00 	l.nop 0x0

04001360 <_enable_icache_end>:
 4001360:	85 c1 00 14 	l.lwz r14,0x14(r1)
 4001364:	84 e1 00 10 	l.lwz r7,0x10(r1)
 4001368:	84 c1 00 0c 	l.lwz r6,0xc(r1)
 400136c:	84 a1 00 08 	l.lwz r5,0x8(r1)
 4001370:	84 81 00 04 	l.lwz r4,0x4(r1)
 4001374:	84 61 00 00 	l.lwz r3,0x0(r1)
 4001378:	9c 21 00 18 	l.addi r1,r1,0x18
 400137c:	44 00 48 00 	l.jr r9
 4001380:	15 00 00 00 	l.nop 0x0

04001384 <_enable_dcache>:
 4001384:	9c 21 ff e8 	l.addi r1,r1,0xffffffe8
 4001388:	d4 01 18 00 	l.sw 0x0(r1),r3
 400138c:	d4 01 20 04 	l.sw 0x4(r1),r4
 4001390:	d4 01 28 08 	l.sw 0x8(r1),r5
 4001394:	d4 01 30 0c 	l.sw 0xc(r1),r6
 4001398:	d4 01 38 10 	l.sw 0x10(r1),r7
 400139c:	d4 01 70 14 	l.sw 0x14(r1),r14
 40013a0:	b4 60 00 01 	l.mfspr r3,r0,0x1
 40013a4:	a4 83 00 02 	l.andi r4,r3,0x2
 40013a8:	e4 04 00 00 	l.sfeq r4,r0
 40013ac:	10 00 00 19 	l.bf 4001410 <_enable_dcache_end>
 40013b0:	15 00 00 00 	l.nop 0x0
 40013b4:	b4 c0 00 11 	l.mfspr r6,r0,0x11
 40013b8:	9c a0 ff ff 	l.addi r5,r0,0xffffffff
 40013bc:	ac a5 00 08 	l.xori r5,r5,0x8
 40013c0:	e0 a6 28 03 	l.and r5,r6,r5
 40013c4:	c0 00 28 11 	l.mtspr r0,r5,0x11
 40013c8:	b4 60 00 05 	l.mfspr r3,r0,0x5
 40013cc:	a4 83 00 80 	l.andi r4,r3,0x80
 40013d0:	b8 a4 00 47 	l.srli r5,r4,0x7
 40013d4:	a8 c0 00 10 	l.ori r6,r0,0x10
 40013d8:	e1 c6 28 08 	l.sll r14,r6,r5
 40013dc:	a4 83 00 78 	l.andi r4,r3,0x78
 40013e0:	b8 a4 00 43 	l.srli r5,r4,0x3
 40013e4:	a8 c0 00 01 	l.ori r6,r0,0x1
 40013e8:	e0 e6 28 08 	l.sll r7,r6,r5
 40013ec:	9c c0 00 00 	l.addi r6,r0,0x0
 40013f0:	e0 ae 28 08 	l.sll r5,r14,r5

040013f4 <_dc_loop>:
 40013f4:	c0 60 30 03 	l.mtspr r0,r6,0x1803
 40013f8:	e4 26 28 00 	l.sfne r6,r5
 40013fc:	13 ff ff fe 	l.bf 40013f4 <__isr_stack_s+0xffff93f4>
 4001400:	e0 c6 70 00 	l.add r6,r6,r14
 4001404:	b4 c0 00 11 	l.mfspr r6,r0,0x11
 4001408:	a8 c6 00 08 	l.ori r6,r6,0x8
 400140c:	c0 00 30 11 	l.mtspr r0,r6,0x11

04001410 <_enable_dcache_end>:
 4001410:	85 c1 00 14 	l.lwz r14,0x14(r1)
 4001414:	84 e1 00 10 	l.lwz r7,0x10(r1)
 4001418:	84 c1 00 0c 	l.lwz r6,0xc(r1)
 400141c:	84 a1 00 08 	l.lwz r5,0x8(r1)
 4001420:	84 81 00 04 	l.lwz r4,0x4(r1)
 4001424:	84 61 00 00 	l.lwz r3,0x0(r1)
 4001428:	9c 21 00 18 	l.addi r1,r1,0x18
 400142c:	44 00 48 00 	l.jr r9
 4001430:	15 00 00 00 	l.nop 0x0

04001434 <proc>:
 4001434:	9c 21 ff ec 	l.addi r1,r1,0xffffffec
 4001438:	d4 01 18 00 	l.sw 0x0(r1),r3
 400143c:	d4 01 20 04 	l.sw 0x4(r1),r4
 4001440:	d4 01 28 08 	l.sw 0x8(r1),r5
 4001444:	d4 01 30 0c 	l.sw 0xc(r1),r6
 4001448:	d4 01 38 10 	l.sw 0x10(r1),r7
 400144c:	a4 a0 00 00 	l.andi r5,r0,0x0

04001450 <loop_proc>:
 4001450:	e0 c3 28 00 	l.add r6,r3,r5
 4001454:	e0 e4 28 00 	l.add r7,r4,r5
 4001458:	84 c6 00 00 	l.lwz r6,0x0(r6)
 400145c:	84 e7 00 00 	l.lwz r7,0x0(r7)
 4001460:	bc 25 00 1c 	l.sfnei r5,0x1c
 4001464:	c4 06 38 01 	l.mac r6,r7
 4001468:	13 ff ff fa 	l.bf 4001450 <__isr_stack_s+0xffff9450>
 400146c:	9c a5 00 04 	l.addi r5,r5,0x4
 4001470:	19 61 00 00 	l.macrc r11

04001474 <end_proc>:
 4001474:	84 e1 00 10 	l.lwz r7,0x10(r1)
 4001478:	84 c1 00 0c 	l.lwz r6,0xc(r1)
 400147c:	84 a1 00 08 	l.lwz r5,0x8(r1)
 4001480:	84 81 00 04 	l.lwz r4,0x4(r1)
 4001484:	84 61 00 00 	l.lwz r3,0x0(r1)
 4001488:	9c 21 00 14 	l.addi r1,r1,0x14
 400148c:	44 00 48 00 	l.jr r9
 4001490:	15 00 00 00 	l.nop 0x0

04001494 <_DataSectInit>:
 4001494:	18 80 04 00 	l.movhi r4,0x400
 4001498:	18 60 04 00 	l.movhi r3,0x400
 400149c:	a8 84 00 64 	l.ori r4,r4,0x64
 40014a0:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40014a4:	84 a4 00 00 	l.lwz r5,0x0(r4)
 40014a8:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 40014ac:	a8 63 00 60 	l.ori r3,r3,0x60
 40014b0:	18 80 04 00 	l.movhi r4,0x400
 40014b4:	84 63 00 00 	l.lwz r3,0x0(r3)
 40014b8:	a8 84 00 30 	l.ori r4,r4,0x30
 40014bc:	9c 21 00 04 	l.addi r1,r1,0x4
 40014c0:	84 84 00 00 	l.lwz r4,0x0(r4)
 40014c4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40014c8:	00 00 00 72 	l.j 4001690 <DmaMemCpy>
 40014cc:	e0 a5 18 02 	l.sub r5,r5,r3

040014d0 <_BssSectInit>:
 40014d0:	18 60 04 00 	l.movhi r3,0x400
 40014d4:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 40014d8:	a8 63 00 68 	l.ori r3,r3,0x68
 40014dc:	84 c3 00 00 	l.lwz r6,0x0(r3)
 40014e0:	18 60 04 00 	l.movhi r3,0x400
 40014e4:	a8 63 00 6c 	l.ori r3,r3,0x6c
 40014e8:	84 a3 00 00 	l.lwz r5,0x0(r3)
 40014ec:	e0 a5 30 02 	l.sub r5,r5,r6
 40014f0:	bc 05 00 00 	l.sfeqi r5,0x0
 40014f4:	10 00 00 09 	l.bf 4001518 <_BssSectInit+0x48>
 40014f8:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 40014fc:	9c 60 00 00 	l.addi r3,r0,0x0
 4001500:	e0 83 30 00 	l.add r4,r3,r6
 4001504:	9c 40 00 00 	l.addi r2,r0,0x0
 4001508:	9c 63 00 01 	l.addi r3,r3,0x1
 400150c:	e4 45 18 00 	l.sfgtu r5,r3
 4001510:	13 ff ff fc 	l.bf 4001500 <__isr_stack_s+0xffff9500>
 4001514:	d8 04 10 00 	l.sb 0x0(r4),r2
 4001518:	9c 21 00 04 	l.addi r1,r1,0x4
 400151c:	44 00 48 00 	l.jr r9
 4001520:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001524 <mtspr>:
 4001524:	c0 03 20 00 	l.mtspr r3,r4,0x0
 4001528:	44 00 48 00 	l.jr r9
 400152c:	15 00 00 00 	l.nop 0x0

04001530 <mfspr>:
 4001530:	b5 63 00 00 	l.mfspr r11,r3,0x0
 4001534:	44 00 48 00 	l.jr r9
 4001538:	15 00 00 00 	l.nop 0x0

0400153c <WaitXus>:
 400153c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001540:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4
 4001544:	9c 40 00 00 	l.addi r2,r0,0x0
 4001548:	d4 01 10 00 	l.sw 0x0(r1),r2
 400154c:	84 81 00 00 	l.lwz r4,0x0(r1)
 4001550:	e4 a3 20 00 	l.sfleu r3,r4
 4001554:	10 00 00 17 	l.bf 40015b0 <WaitXus+0x74>
 4001558:	15 00 00 00 	l.nop 0x0
 400155c:	9c 40 00 00 	l.addi r2,r0,0x0
 4001560:	d4 01 10 04 	l.sw 0x4(r1),r2
 4001564:	84 81 00 04 	l.lwz r4,0x4(r1)
 4001568:	bc 44 00 01 	l.sfgtui r4,0x1
 400156c:	10 00 00 0a 	l.bf 4001594 <WaitXus+0x58>
 4001570:	15 00 00 00 	l.nop 0x0
 4001574:	15 00 00 00 	l.nop 0x0
 4001578:	84 81 00 04 	l.lwz r4,0x4(r1)
 400157c:	9c 84 00 01 	l.addi r4,r4,0x1
 4001580:	d4 01 20 04 	l.sw 0x4(r1),r4
 4001584:	84 81 00 04 	l.lwz r4,0x4(r1)
 4001588:	bc a4 00 01 	l.sfleui r4,0x1
 400158c:	13 ff ff fa 	l.bf 4001574 <__isr_stack_s+0xffff9574>
 4001590:	15 00 00 00 	l.nop 0x0
 4001594:	84 81 00 00 	l.lwz r4,0x0(r1)
 4001598:	9c 84 00 01 	l.addi r4,r4,0x1
 400159c:	d4 01 20 00 	l.sw 0x0(r1),r4
 40015a0:	84 81 00 00 	l.lwz r4,0x0(r1)
 40015a4:	e4 84 18 00 	l.sfltu r4,r3
 40015a8:	13 ff ff ed 	l.bf 400155c <__isr_stack_s+0xffff955c>
 40015ac:	15 00 00 00 	l.nop 0x0
 40015b0:	9c 21 00 0c 	l.addi r1,r1,0xc
 40015b4:	44 00 48 00 	l.jr r9
 40015b8:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

040015bc <WaitXms>:
 40015bc:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 40015c0:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4
 40015c4:	9c 40 00 00 	l.addi r2,r0,0x0
 40015c8:	d4 01 10 00 	l.sw 0x0(r1),r2
 40015cc:	84 81 00 00 	l.lwz r4,0x0(r1)
 40015d0:	e4 a3 20 00 	l.sfleu r3,r4
 40015d4:	10 00 00 17 	l.bf 4001630 <WaitXms+0x74>
 40015d8:	15 00 00 00 	l.nop 0x0
 40015dc:	9c 40 00 00 	l.addi r2,r0,0x0
 40015e0:	d4 01 10 04 	l.sw 0x4(r1),r2
 40015e4:	84 81 00 04 	l.lwz r4,0x4(r1)
 40015e8:	bc 44 07 cf 	l.sfgtui r4,0x7cf
 40015ec:	10 00 00 0a 	l.bf 4001614 <WaitXms+0x58>
 40015f0:	15 00 00 00 	l.nop 0x0
 40015f4:	15 00 00 00 	l.nop 0x0
 40015f8:	84 81 00 04 	l.lwz r4,0x4(r1)
 40015fc:	9c 84 00 01 	l.addi r4,r4,0x1
 4001600:	d4 01 20 04 	l.sw 0x4(r1),r4
 4001604:	84 81 00 04 	l.lwz r4,0x4(r1)
 4001608:	bc a4 07 cf 	l.sfleui r4,0x7cf
 400160c:	13 ff ff fa 	l.bf 40015f4 <__isr_stack_s+0xffff95f4>
 4001610:	15 00 00 00 	l.nop 0x0
 4001614:	84 81 00 00 	l.lwz r4,0x0(r1)
 4001618:	9c 84 00 01 	l.addi r4,r4,0x1
 400161c:	d4 01 20 00 	l.sw 0x0(r1),r4
 4001620:	84 81 00 00 	l.lwz r4,0x0(r1)
 4001624:	e4 84 18 00 	l.sfltu r4,r3
 4001628:	13 ff ff ed 	l.bf 40015dc <__isr_stack_s+0xffff95dc>
 400162c:	15 00 00 00 	l.nop 0x0
 4001630:	9c 21 00 0c 	l.addi r1,r1,0xc
 4001634:	44 00 48 00 	l.jr r9
 4001638:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

0400163c <MemCpy>:
 400163c:	bc 05 00 00 	l.sfeqi r5,0x0
 4001640:	10 00 00 0a 	l.bf 4001668 <MemCpy+0x2c>
 4001644:	15 00 00 00 	l.nop 0x0
 4001648:	9c c0 00 00 	l.addi r6,r0,0x0
 400164c:	e1 04 30 00 	l.add r8,r4,r6
 4001650:	e0 e3 30 00 	l.add r7,r3,r6
 4001654:	8d 08 00 00 	l.lbz r8,0x0(r8)
 4001658:	9c c6 00 01 	l.addi r6,r6,0x1
 400165c:	e4 45 30 00 	l.sfgtu r5,r6
 4001660:	13 ff ff fb 	l.bf 400164c <__isr_stack_s+0xffff964c>
 4001664:	d8 07 40 00 	l.sb 0x0(r7),r8
 4001668:	44 00 48 00 	l.jr r9
 400166c:	15 00 00 00 	l.nop 0x0

04001670 <call>:
 4001670:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001674:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001678:	48 00 18 00 	l.jalr r3
 400167c:	15 00 00 00 	l.nop 0x0
 4001680:	9c 21 00 04 	l.addi r1,r1,0x4
 4001684:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001688:	44 00 48 00 	l.jr r9
 400168c:	15 00 00 00 	l.nop 0x0

04001690 <DmaMemCpy>:
 4001690:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001694:	19 00 f1 00 	l.movhi r8,0xf100
 4001698:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 400169c:	84 e8 00 00 	l.lwz r7,0x0(r8)
 40016a0:	a4 e7 00 01 	l.andi r7,r7,0x1
 40016a4:	bc 27 00 00 	l.sfnei r7,0x0
 40016a8:	13 ff ff fd 	l.bf 400169c <__isr_stack_s+0xffff969c>
 40016ac:	18 c0 f1 00 	l.movhi r6,0xf100
 40016b0:	a9 06 00 08 	l.ori r8,r6,0x8
 40016b4:	a8 e6 00 04 	l.ori r7,r6,0x4
 40016b8:	d4 08 18 00 	l.sw 0x0(r8),r3
 40016bc:	a8 66 00 0c 	l.ori r3,r6,0xc
 40016c0:	d4 07 20 00 	l.sw 0x0(r7),r4
 40016c4:	d4 03 28 00 	l.sw 0x0(r3),r5
 40016c8:	9c 40 ff cf 	l.addi r2,r0,0xffffffcf
 40016cc:	84 66 00 00 	l.lwz r3,0x0(r6)
 40016d0:	a8 86 00 00 	l.ori r4,r6,0x0
 40016d4:	e0 63 10 03 	l.and r3,r3,r2
 40016d8:	d4 06 18 00 	l.sw 0x0(r6),r3
 40016dc:	84 66 00 00 	l.lwz r3,0x0(r6)
 40016e0:	a8 63 00 01 	l.ori r3,r3,0x1
 40016e4:	d4 06 18 00 	l.sw 0x0(r6),r3
 40016e8:	84 64 00 00 	l.lwz r3,0x0(r4)
 40016ec:	a4 63 00 01 	l.andi r3,r3,0x1
 40016f0:	bc 23 00 00 	l.sfnei r3,0x0
 40016f4:	13 ff ff fd 	l.bf 40016e8 <__isr_stack_s+0xffff96e8>
 40016f8:	15 00 00 00 	l.nop 0x0
 40016fc:	9c 21 00 04 	l.addi r1,r1,0x4
 4001700:	44 00 48 00 	l.jr r9
 4001704:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001708 <DmaMemSet>:
 4001708:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 400170c:	a4 84 00 ff 	l.andi r4,r4,0xff
 4001710:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001714:	19 00 f1 00 	l.movhi r8,0xf100
 4001718:	84 e8 00 00 	l.lwz r7,0x0(r8)
 400171c:	a4 e7 00 01 	l.andi r7,r7,0x1
 4001720:	bc 27 00 00 	l.sfnei r7,0x0
 4001724:	13 ff ff fd 	l.bf 4001718 <__isr_stack_s+0xffff9718>
 4001728:	18 c0 f1 00 	l.movhi r6,0xf100
 400172c:	a9 06 00 08 	l.ori r8,r6,0x8
 4001730:	a8 e6 00 0c 	l.ori r7,r6,0xc
 4001734:	d4 08 18 00 	l.sw 0x0(r8),r3
 4001738:	d4 07 28 00 	l.sw 0x0(r7),r5
 400173c:	9c 40 ff cf 	l.addi r2,r0,0xffffffcf
 4001740:	84 66 00 00 	l.lwz r3,0x0(r6)
 4001744:	a8 a6 00 00 	l.ori r5,r6,0x0
 4001748:	e0 63 10 03 	l.and r3,r3,r2
 400174c:	a8 63 00 10 	l.ori r3,r3,0x10
 4001750:	d4 06 18 00 	l.sw 0x0(r6),r3
 4001754:	d8 06 20 02 	l.sb 0x2(r6),r4
 4001758:	84 66 00 00 	l.lwz r3,0x0(r6)
 400175c:	a8 63 00 01 	l.ori r3,r3,0x1
 4001760:	d4 06 18 00 	l.sw 0x0(r6),r3
 4001764:	84 65 00 00 	l.lwz r3,0x0(r5)
 4001768:	a4 63 00 01 	l.andi r3,r3,0x1
 400176c:	bc 23 00 00 	l.sfnei r3,0x0
 4001770:	13 ff ff fd 	l.bf 4001764 <__isr_stack_s+0xffff9764>
 4001774:	15 00 00 00 	l.nop 0x0
 4001778:	9c 21 00 04 	l.addi r1,r1,0x4
 400177c:	44 00 48 00 	l.jr r9
 4001780:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001784 <DmaChkSum>:
 4001784:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001788:	18 e0 f1 00 	l.movhi r7,0xf100
 400178c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001790:	84 c7 00 00 	l.lwz r6,0x0(r7)
 4001794:	a4 c6 00 01 	l.andi r6,r6,0x1
 4001798:	bc 26 00 00 	l.sfnei r6,0x0
 400179c:	13 ff ff fd 	l.bf 4001790 <__isr_stack_s+0xffff9790>
 40017a0:	18 a0 f1 00 	l.movhi r5,0xf100
 40017a4:	85 05 00 00 	l.lwz r8,0x0(r5)
 40017a8:	a8 e5 00 04 	l.ori r7,r5,0x4
 40017ac:	a9 08 00 40 	l.ori r8,r8,0x40
 40017b0:	a8 c5 00 0c 	l.ori r6,r5,0xc
 40017b4:	d4 05 40 00 	l.sw 0x0(r5),r8
 40017b8:	d4 07 18 00 	l.sw 0x0(r7),r3
 40017bc:	d4 06 20 00 	l.sw 0x0(r6),r4
 40017c0:	9c 40 ff cf 	l.addi r2,r0,0xffffffcf
 40017c4:	84 65 00 00 	l.lwz r3,0x0(r5)
 40017c8:	a8 85 00 00 	l.ori r4,r5,0x0
 40017cc:	e0 63 10 03 	l.and r3,r3,r2
 40017d0:	a8 63 00 20 	l.ori r3,r3,0x20
 40017d4:	d4 05 18 00 	l.sw 0x0(r5),r3
 40017d8:	84 65 00 00 	l.lwz r3,0x0(r5)
 40017dc:	a8 63 00 01 	l.ori r3,r3,0x1
 40017e0:	d4 05 18 00 	l.sw 0x0(r5),r3
 40017e4:	84 64 00 00 	l.lwz r3,0x0(r4)
 40017e8:	a4 63 00 01 	l.andi r3,r3,0x1
 40017ec:	bc 23 00 00 	l.sfnei r3,0x0
 40017f0:	13 ff ff fd 	l.bf 40017e4 <__isr_stack_s+0xffff97e4>
 40017f4:	18 60 f1 00 	l.movhi r3,0xf100
 40017f8:	a8 63 00 10 	l.ori r3,r3,0x10
 40017fc:	95 63 00 02 	l.lhz r11,0x2(r3)
 4001800:	9c 21 00 04 	l.addi r1,r1,0x4
 4001804:	44 00 48 00 	l.jr r9
 4001808:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

0400180c <IntInit>:
 400180c:	18 60 04 00 	l.movhi r3,0x400
 4001810:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001814:	a8 63 28 80 	l.ori r3,r3,0x2880
 4001818:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 400181c:	9c 40 00 00 	l.addi r2,r0,0x0
 4001820:	d4 03 10 00 	l.sw 0x0(r3),r2
 4001824:	d4 03 10 04 	l.sw 0x4(r3),r2
 4001828:	18 40 04 00 	l.movhi r2,0x400
 400182c:	9c 63 00 08 	l.addi r3,r3,0x8
 4001830:	a8 42 29 28 	l.ori r2,r2,0x2928
 4001834:	e4 23 10 00 	l.sfne r3,r2
 4001838:	13 ff ff f9 	l.bf 400181c <__isr_stack_s+0xffff981c>
 400183c:	9d 60 00 00 	l.addi r11,r0,0x0
 4001840:	9c 21 00 04 	l.addi r1,r1,0x4
 4001844:	44 00 48 00 	l.jr r9
 4001848:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

0400184c <IntAdd>:
 400184c:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001850:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
 4001854:	bc 43 00 14 	l.sfgtui r3,0x14
 4001858:	10 00 00 09 	l.bf 400187c <IntAdd+0x30>
 400185c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001860:	18 40 04 00 	l.movhi r2,0x400
 4001864:	b8 63 00 03 	l.slli r3,r3,0x3
 4001868:	a8 42 28 80 	l.ori r2,r2,0x2880
 400186c:	9d 60 00 00 	l.addi r11,r0,0x0
 4001870:	e0 63 10 00 	l.add r3,r3,r2
 4001874:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001878:	d4 03 28 04 	l.sw 0x4(r3),r5
 400187c:	9c 21 00 04 	l.addi r1,r1,0x4
 4001880:	44 00 48 00 	l.jr r9
 4001884:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001888 <IrqDisable>:
 4001888:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 400188c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001890:	a8 43 00 00 	l.ori r2,r3,0x0
 4001894:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4001898:	bc 43 00 14 	l.sfgtui r3,0x14
 400189c:	10 00 00 0b 	l.bf 40018c8 <IrqDisable+0x40>
 40018a0:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
 40018a4:	07 ff ff 23 	l.jal 4001530 <__isr_stack_s+0xffff9530>
 40018a8:	9c 60 48 00 	l.addi r3,r0,0x4800
 40018ac:	9c 80 00 01 	l.addi r4,r0,0x1
 40018b0:	9c 60 48 00 	l.addi r3,r0,0x4800
 40018b4:	e0 44 10 08 	l.sll r2,r4,r2
 40018b8:	ac 82 ff ff 	l.xori r4,r2,0xffffffff
 40018bc:	07 ff ff 1a 	l.jal 4001524 <__isr_stack_s+0xffff9524>
 40018c0:	e0 8b 20 03 	l.and r4,r11,r4
 40018c4:	9d 60 00 00 	l.addi r11,r0,0x0
 40018c8:	9c 21 00 08 	l.addi r1,r1,0x8
 40018cc:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40018d0:	44 00 48 00 	l.jr r9
 40018d4:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

040018d8 <IrqEnable>:
 40018d8:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 40018dc:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40018e0:	a8 43 00 00 	l.ori r2,r3,0x0
 40018e4:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 40018e8:	bc 43 00 14 	l.sfgtui r3,0x14
 40018ec:	10 00 00 0a 	l.bf 4001914 <IrqEnable+0x3c>
 40018f0:	9d 60 ff ff 	l.addi r11,r0,0xffffffff
 40018f4:	07 ff ff 0f 	l.jal 4001530 <__isr_stack_s+0xffff9530>
 40018f8:	9c 60 48 00 	l.addi r3,r0,0x4800
 40018fc:	9c 80 00 01 	l.addi r4,r0,0x1
 4001900:	9c 60 48 00 	l.addi r3,r0,0x4800
 4001904:	e0 44 10 08 	l.sll r2,r4,r2
 4001908:	07 ff ff 07 	l.jal 4001524 <__isr_stack_s+0xffff9524>
 400190c:	e0 8b 10 04 	l.or r4,r11,r2
 4001910:	9d 60 00 00 	l.addi r11,r0,0x0
 4001914:	9c 21 00 08 	l.addi r1,r1,0x8
 4001918:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 400191c:	44 00 48 00 	l.jr r9
 4001920:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

04001924 <XsrInt>:
 4001924:	d7 e1 17 e4 	l.sw 0xffffffe4(r1),r2
 4001928:	18 40 04 00 	l.movhi r2,0x400
 400192c:	d7 e1 a7 f4 	l.sw 0xfffffff4(r1),r20
 4001930:	a8 42 28 74 	l.ori r2,r2,0x2874
 4001934:	9e 80 00 01 	l.addi r20,r0,0x1
 4001938:	84 82 00 00 	l.lwz r4,0x0(r2)
 400193c:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001940:	e0 84 a0 00 	l.add r4,r4,r20
 4001944:	d7 e1 97 f0 	l.sw 0xfffffff0(r1),r18
 4001948:	d7 e1 b7 f8 	l.sw 0xfffffff8(r1),r22
 400194c:	d7 e1 77 e8 	l.sw 0xffffffe8(r1),r14
 4001950:	d7 e1 87 ec 	l.sw 0xffffffec(r1),r16
 4001954:	d4 02 20 00 	l.sw 0x0(r2),r4
 4001958:	9c 21 ff e4 	l.addi r1,r1,0xffffffe4
 400195c:	9c 60 00 11 	l.addi r3,r0,0x11
 4001960:	07 ff fe f4 	l.jal 4001530 <__isr_stack_s+0xffff9530>
 4001964:	9c 40 ff f9 	l.addi r2,r0,0xfffffff9
 4001968:	9c 60 00 11 	l.addi r3,r0,0x11
 400196c:	e0 8b 10 03 	l.and r4,r11,r2
 4001970:	07 ff fe ed 	l.jal 4001524 <__isr_stack_s+0xffff9524>
 4001974:	aa cb 00 00 	l.ori r22,r11,0x0
 4001978:	07 ff fe ee 	l.jal 4001530 <__isr_stack_s+0xffff9530>
 400197c:	9c 60 48 02 	l.addi r3,r0,0x4802
 4001980:	bc 0b 00 00 	l.sfeqi r11,0x0
 4001984:	10 00 00 1e 	l.bf 40019fc <XsrInt+0xd8>
 4001988:	aa 4b 00 00 	l.ori r18,r11,0x0
 400198c:	19 c0 04 00 	l.movhi r14,0x400
 4001990:	9c 40 00 00 	l.addi r2,r0,0x0
 4001994:	a9 ce 28 80 	l.ori r14,r14,0x2880
 4001998:	e2 14 10 08 	l.sll r16,r20,r2
 400199c:	e0 70 90 03 	l.and r3,r16,r18
 40019a0:	bc 03 00 00 	l.sfeqi r3,0x0
 40019a4:	10 00 00 0e 	l.bf 40019dc <XsrInt+0xb8>
 40019a8:	9c 42 00 01 	l.addi r2,r2,0x1
 40019ac:	84 ae 00 00 	l.lwz r5,0x0(r14)
 40019b0:	bc 05 00 00 	l.sfeqi r5,0x0
 40019b4:	10 00 00 0b 	l.bf 40019e0 <XsrInt+0xbc>
 40019b8:	bc 22 00 15 	l.sfnei r2,0x15
 40019bc:	84 6e 00 04 	l.lwz r3,0x4(r14)
 40019c0:	48 00 28 00 	l.jalr r5
 40019c4:	ae 10 ff ff 	l.xori r16,r16,0xffffffff
 40019c8:	07 ff fe da 	l.jal 4001530 <__isr_stack_s+0xffff9530>
 40019cc:	9c 60 48 02 	l.addi r3,r0,0x4802
 40019d0:	9c 60 48 02 	l.addi r3,r0,0x4802
 40019d4:	07 ff fe d4 	l.jal 4001524 <__isr_stack_s+0xffff9524>
 40019d8:	e0 8b 80 03 	l.and r4,r11,r16
 40019dc:	bc 22 00 15 	l.sfnei r2,0x15
 40019e0:	13 ff ff ee 	l.bf 4001998 <__isr_stack_s+0xffff9998>
 40019e4:	9d ce 00 08 	l.addi r14,r14,0x8
 40019e8:	07 ff fe d2 	l.jal 4001530 <__isr_stack_s+0xffff9530>
 40019ec:	9c 60 48 02 	l.addi r3,r0,0x4802
 40019f0:	bc 0b 00 00 	l.sfeqi r11,0x0
 40019f4:	0f ff ff e6 	l.bnf 400198c <__isr_stack_s+0xffff998c>
 40019f8:	aa 4b 00 00 	l.ori r18,r11,0x0
 40019fc:	9c 21 00 1c 	l.addi r1,r1,0x1c
 4001a00:	a8 96 00 00 	l.ori r4,r22,0x0
 4001a04:	9c 60 00 11 	l.addi r3,r0,0x11
 4001a08:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001a0c:	84 41 ff e4 	l.lwz r2,0xffffffe4(r1)
 4001a10:	85 c1 ff e8 	l.lwz r14,0xffffffe8(r1)
 4001a14:	86 01 ff ec 	l.lwz r16,0xffffffec(r1)
 4001a18:	86 41 ff f0 	l.lwz r18,0xfffffff0(r1)
 4001a1c:	86 81 ff f4 	l.lwz r20,0xfffffff4(r1)
 4001a20:	03 ff fe c1 	l.j 4001524 <__isr_stack_s+0xffff9524>
 4001a24:	86 c1 ff f8 	l.lwz r22,0xfffffff8(r1)

04001a28 <XsrBusErr>:
 4001a28:	00 00 00 00 	l.j 4001a28 <XsrBusErr>
 4001a2c:	15 00 00 00 	l.nop 0x0

04001a30 <XsrAlign>:
 4001a30:	00 00 00 00 	l.j 4001a30 <XsrAlign>
 4001a34:	15 00 00 00 	l.nop 0x0

04001a38 <XsrIllInsn>:
 4001a38:	00 00 00 00 	l.j 4001a38 <XsrIllInsn>
 4001a3c:	15 00 00 00 	l.nop 0x0

04001a40 <XsrFloatPoint>:
 4001a40:	00 00 00 00 	l.j 4001a40 <XsrFloatPoint>
 4001a44:	15 00 00 00 	l.nop 0x0

04001a48 <XsrSyscall>:
 4001a48:	00 00 00 00 	l.j 4001a48 <XsrSyscall>
 4001a4c:	15 00 00 00 	l.nop 0x0

04001a50 <XsrBreak>:
 4001a50:	00 00 00 00 	l.j 4001a50 <XsrBreak>
 4001a54:	15 00 00 00 	l.nop 0x0

04001a58 <XsrTrap>:
 4001a58:	00 00 00 00 	l.j 4001a58 <XsrTrap>
 4001a5c:	15 00 00 00 	l.nop 0x0

04001a60 <XsrDpFault>:
 4001a60:	00 00 00 00 	l.j 4001a60 <XsrDpFault>
 4001a64:	15 00 00 00 	l.nop 0x0

04001a68 <XsrIpFault>:
 4001a68:	00 00 00 00 	l.j 4001a68 <XsrIpFault>
 4001a6c:	15 00 00 00 	l.nop 0x0

04001a70 <XsrDtlbMiss>:
 4001a70:	00 00 00 00 	l.j 4001a70 <XsrDtlbMiss>
 4001a74:	15 00 00 00 	l.nop 0x0

04001a78 <XsrItlbMiss>:
 4001a78:	00 00 00 00 	l.j 4001a78 <XsrItlbMiss>
 4001a7c:	15 00 00 00 	l.nop 0x0

04001a80 <xsr_tick>:
 4001a80:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4001a84:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4001a88:	9c 60 00 11 	l.addi r3,r0,0x11
 4001a8c:	07 ff fe a9 	l.jal 4001530 <__isr_stack_s+0xffff9530>
 4001a90:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4001a94:	9c a0 ff f9 	l.addi r5,r0,0xfffffff9
 4001a98:	9c 60 00 11 	l.addi r3,r0,0x11
 4001a9c:	e0 8b 28 03 	l.and r4,r11,r5
 4001aa0:	07 ff fe a1 	l.jal 4001524 <__isr_stack_s+0xffff9524>
 4001aa4:	a8 4b 00 00 	l.ori r2,r11,0x0
 4001aa8:	18 a0 04 00 	l.movhi r5,0x400
 4001aac:	18 80 04 00 	l.movhi r4,0x400
 4001ab0:	a8 a5 28 78 	l.ori r5,r5,0x2878
 4001ab4:	a8 84 28 7c 	l.ori r4,r4,0x287c
 4001ab8:	84 c5 00 00 	l.lwz r6,0x0(r5)
 4001abc:	9c 60 50 00 	l.addi r3,r0,0x5000
 4001ac0:	9c c6 00 01 	l.addi r6,r6,0x1
 4001ac4:	d4 05 30 00 	l.sw 0x0(r5),r6
 4001ac8:	84 a4 00 00 	l.lwz r5,0x0(r4)
 4001acc:	9c a5 00 01 	l.addi r5,r5,0x1
 4001ad0:	d4 04 28 00 	l.sw 0x0(r4),r5
 4001ad4:	07 ff fe 97 	l.jal 4001530 <__isr_stack_s+0xffff9530>
 4001ad8:	15 00 00 00 	l.nop 0x0
 4001adc:	18 a0 ef ff 	l.movhi r5,0xefff
 4001ae0:	9c 60 50 00 	l.addi r3,r0,0x5000
 4001ae4:	a8 a5 ff ff 	l.ori r5,r5,0xffff
 4001ae8:	07 ff fe 8f 	l.jal 4001524 <__isr_stack_s+0xffff9524>
 4001aec:	e0 8b 28 03 	l.and r4,r11,r5
 4001af0:	9c 21 00 08 	l.addi r1,r1,0x8
 4001af4:	a8 82 00 00 	l.ori r4,r2,0x0
 4001af8:	9c 60 00 11 	l.addi r3,r0,0x11
 4001afc:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4001b00:	03 ff fe 89 	l.j 4001524 <__isr_stack_s+0xffff9524>
 4001b04:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

04001b08 <Uart_Init>:
 4001b08:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001b0c:	18 60 f8 00 	l.movhi r3,0xf800
 4001b10:	18 40 00 0f 	l.movhi r2,0xf
 4001b14:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001b18:	a8 42 ff ff 	l.ori r2,r2,0xffff
 4001b1c:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001b20:	e0 84 10 03 	l.and r4,r4,r2
 4001b24:	18 40 06 c0 	l.movhi r2,0x6c0
 4001b28:	e0 84 10 04 	l.or r4,r4,r2
 4001b2c:	9c 40 ef ff 	l.addi r2,r0,0xffffefff
 4001b30:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001b34:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001b38:	e0 84 10 03 	l.and r4,r4,r2
 4001b3c:	9c 40 f7 ff 	l.addi r2,r0,0xfffff7ff
 4001b40:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001b44:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001b48:	e0 84 10 03 	l.and r4,r4,r2
 4001b4c:	9c 40 ff f7 	l.addi r2,r0,0xfffffff7
 4001b50:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001b54:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001b58:	e0 84 10 03 	l.and r4,r4,r2
 4001b5c:	9c 40 fe ff 	l.addi r2,r0,0xfffffeff
 4001b60:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001b64:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001b68:	e0 84 10 03 	l.and r4,r4,r2
 4001b6c:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001b70:	84 83 00 00 	l.lwz r4,0x0(r3)
 4001b74:	a8 84 20 00 	l.ori r4,r4,0x2000
 4001b78:	d4 03 20 00 	l.sw 0x0(r3),r4
 4001b7c:	9c 21 00 04 	l.addi r1,r1,0x4
 4001b80:	44 00 48 00 	l.jr r9
 4001b84:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001b88 <Uart_Tx>:
 4001b88:	b8 63 00 18 	l.slli r3,r3,0x18
 4001b8c:	18 80 f8 00 	l.movhi r4,0xf800
 4001b90:	b8 a3 00 98 	l.srai r5,r3,0x18
 4001b94:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001b98:	a4 63 00 20 	l.andi r3,r3,0x20
 4001b9c:	bc 23 00 00 	l.sfnei r3,0x0
 4001ba0:	13 ff ff fd 	l.bf 4001b94 <__isr_stack_s+0xffff9b94>
 4001ba4:	a4 65 00 ff 	l.andi r3,r5,0xff
 4001ba8:	18 80 f8 00 	l.movhi r4,0xf800
 4001bac:	a8 84 00 04 	l.ori r4,r4,0x4
 4001bb0:	d8 04 18 02 	l.sb 0x2(r4),r3
 4001bb4:	44 00 48 00 	l.jr r9
 4001bb8:	15 00 00 00 	l.nop 0x0

04001bbc <Uart_Str>:
 4001bbc:	90 c3 00 00 	l.lbs r6,0x0(r3)
 4001bc0:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001bc4:	bc 06 00 00 	l.sfeqi r6,0x0
 4001bc8:	10 00 00 13 	l.bf 4001c14 <Uart_Str+0x58>
 4001bcc:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001bd0:	18 a0 f8 00 	l.movhi r5,0xf800
 4001bd4:	a8 e5 00 04 	l.ori r7,r5,0x4
 4001bd8:	bc 26 00 0a 	l.sfnei r6,0xa
 4001bdc:	0c 00 00 11 	l.bnf 4001c20 <Uart_Str+0x64>
 4001be0:	15 00 00 00 	l.nop 0x0
 4001be4:	9c 63 00 01 	l.addi r3,r3,0x1
 4001be8:	84 85 00 00 	l.lwz r4,0x0(r5)
 4001bec:	a4 84 00 20 	l.andi r4,r4,0x20
 4001bf0:	bc 24 00 00 	l.sfnei r4,0x0
 4001bf4:	13 ff ff fd 	l.bf 4001be8 <__isr_stack_s+0xffff9be8>
 4001bf8:	15 00 00 00 	l.nop 0x0
 4001bfc:	a4 c6 00 ff 	l.andi r6,r6,0xff
 4001c00:	d8 07 30 02 	l.sb 0x2(r7),r6
 4001c04:	90 c3 00 00 	l.lbs r6,0x0(r3)
 4001c08:	bc 26 00 00 	l.sfnei r6,0x0
 4001c0c:	13 ff ff f4 	l.bf 4001bdc <__isr_stack_s+0xffff9bdc>
 4001c10:	bc 26 00 0a 	l.sfnei r6,0xa
 4001c14:	9c 21 00 04 	l.addi r1,r1,0x4
 4001c18:	44 00 48 00 	l.jr r9
 4001c1c:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
 4001c20:	84 85 00 00 	l.lwz r4,0x0(r5)
 4001c24:	a4 84 00 20 	l.andi r4,r4,0x20
 4001c28:	bc 24 00 00 	l.sfnei r4,0x0
 4001c2c:	13 ff ff fd 	l.bf 4001c20 <__isr_stack_s+0xffff9c20>
 4001c30:	9c 40 00 0d 	l.addi r2,r0,0xd
 4001c34:	d8 07 10 02 	l.sb 0x2(r7),r2
 4001c38:	03 ff ff eb 	l.j 4001be4 <__isr_stack_s+0xffff9be4>
 4001c3c:	90 c3 00 00 	l.lbs r6,0x0(r3)

04001c40 <Uart_Strn>:
 4001c40:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001c44:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001c48:	91 03 00 00 	l.lbs r8,0x0(r3)
 4001c4c:	bc 08 00 00 	l.sfeqi r8,0x0
 4001c50:	10 00 00 12 	l.bf 4001c98 <Uart_Strn+0x58>
 4001c54:	a8 c8 00 00 	l.ori r6,r8,0x0
 4001c58:	18 e0 f8 00 	l.movhi r7,0xf800
 4001c5c:	9c c0 00 00 	l.addi r6,r0,0x0
 4001c60:	a9 67 00 04 	l.ori r11,r7,0x4
 4001c64:	84 a7 00 00 	l.lwz r5,0x0(r7)
 4001c68:	a4 a5 00 20 	l.andi r5,r5,0x20
 4001c6c:	bc 25 00 00 	l.sfnei r5,0x0
 4001c70:	13 ff ff fd 	l.bf 4001c64 <__isr_stack_s+0xffff9c64>
 4001c74:	15 00 00 00 	l.nop 0x0
 4001c78:	a5 08 00 ff 	l.andi r8,r8,0xff
 4001c7c:	9c c6 00 01 	l.addi r6,r6,0x1
 4001c80:	d8 0b 40 02 	l.sb 0x2(r11),r8
 4001c84:	e0 a3 30 00 	l.add r5,r3,r6
 4001c88:	91 05 00 00 	l.lbs r8,0x0(r5)
 4001c8c:	bc 28 00 00 	l.sfnei r8,0x0
 4001c90:	13 ff ff f5 	l.bf 4001c64 <__isr_stack_s+0xffff9c64>
 4001c94:	15 00 00 00 	l.nop 0x0
 4001c98:	e5 66 20 00 	l.sfges r6,r4
 4001c9c:	10 00 00 0e 	l.bf 4001cd4 <Uart_Strn+0x94>
 4001ca0:	15 00 00 00 	l.nop 0x0
 4001ca4:	18 a0 f8 00 	l.movhi r5,0xf800
 4001ca8:	a8 e5 00 04 	l.ori r7,r5,0x4
 4001cac:	84 65 00 00 	l.lwz r3,0x0(r5)
 4001cb0:	a4 63 00 20 	l.andi r3,r3,0x20
 4001cb4:	bc 23 00 00 	l.sfnei r3,0x0
 4001cb8:	13 ff ff fd 	l.bf 4001cac <__isr_stack_s+0xffff9cac>
 4001cbc:	9c 40 00 20 	l.addi r2,r0,0x20
 4001cc0:	9c c6 00 01 	l.addi r6,r6,0x1
 4001cc4:	d8 07 10 02 	l.sb 0x2(r7),r2
 4001cc8:	e5 44 30 00 	l.sfgts r4,r6
 4001ccc:	13 ff ff f8 	l.bf 4001cac <__isr_stack_s+0xffff9cac>
 4001cd0:	15 00 00 00 	l.nop 0x0
 4001cd4:	9c 21 00 04 	l.addi r1,r1,0x4
 4001cd8:	44 00 48 00 	l.jr r9
 4001cdc:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04001ce0 <Uart_Rx>:
 4001ce0:	18 a0 f8 00 	l.movhi r5,0xf800
 4001ce4:	84 85 00 00 	l.lwz r4,0x0(r5)
 4001ce8:	a4 84 00 02 	l.andi r4,r4,0x2
 4001cec:	bc 24 00 00 	l.sfnei r4,0x0
 4001cf0:	13 ff ff fd 	l.bf 4001ce4 <__isr_stack_s+0xffff9ce4>
 4001cf4:	18 80 f8 00 	l.movhi r4,0xf800
 4001cf8:	a8 84 00 04 	l.ori r4,r4,0x4
 4001cfc:	8c 84 00 03 	l.lbz r4,0x3(r4)
 4001d00:	44 00 48 00 	l.jr r9
 4001d04:	d8 03 20 00 	l.sb 0x0(r3),r4

04001d08 <Uart_Num>:
 4001d08:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 4001d0c:	a4 63 00 ff 	l.andi r3,r3,0xff
 4001d10:	bc 43 00 0f 	l.sfgtui r3,0xf
 4001d14:	10 00 00 12 	l.bf 4001d5c <Uart_Num+0x54>
 4001d18:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 4001d1c:	18 40 04 00 	l.movhi r2,0x400
 4001d20:	b8 63 00 02 	l.slli r3,r3,0x2
 4001d24:	a8 42 0f a0 	l.ori r2,r2,0xfa0
 4001d28:	e0 63 10 00 	l.add r3,r3,r2
 4001d2c:	84 63 00 00 	l.lwz r3,0x0(r3)
 4001d30:	44 00 18 00 	l.jr r3
 4001d34:	15 00 00 00 	l.nop 0x0
 4001d38:	18 80 f8 00 	l.movhi r4,0xf800
 4001d3c:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001d40:	a4 63 00 20 	l.andi r3,r3,0x20
 4001d44:	bc 23 00 00 	l.sfnei r3,0x0
 4001d48:	13 ff ff fd 	l.bf 4001d3c <__isr_stack_s+0xffff9d3c>
 4001d4c:	18 60 f8 00 	l.movhi r3,0xf800
 4001d50:	9c 40 00 46 	l.addi r2,r0,0x46
 4001d54:	a8 63 00 04 	l.ori r3,r3,0x4
 4001d58:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001d5c:	9c 21 00 04 	l.addi r1,r1,0x4
 4001d60:	44 00 48 00 	l.jr r9
 4001d64:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
 4001d68:	18 80 f8 00 	l.movhi r4,0xf800
 4001d6c:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001d70:	a4 63 00 20 	l.andi r3,r3,0x20
 4001d74:	bc 23 00 00 	l.sfnei r3,0x0
 4001d78:	13 ff ff fd 	l.bf 4001d6c <__isr_stack_s+0xffff9d6c>
 4001d7c:	18 60 f8 00 	l.movhi r3,0xf800
 4001d80:	9c 40 00 45 	l.addi r2,r0,0x45
 4001d84:	a8 63 00 04 	l.ori r3,r3,0x4
 4001d88:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001d8c:	03 ff ff f5 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001d90:	9c 21 00 04 	l.addi r1,r1,0x4
 4001d94:	18 80 f8 00 	l.movhi r4,0xf800
 4001d98:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001d9c:	a4 63 00 20 	l.andi r3,r3,0x20
 4001da0:	bc 23 00 00 	l.sfnei r3,0x0
 4001da4:	13 ff ff fd 	l.bf 4001d98 <__isr_stack_s+0xffff9d98>
 4001da8:	18 60 f8 00 	l.movhi r3,0xf800
 4001dac:	9c 40 00 30 	l.addi r2,r0,0x30
 4001db0:	a8 63 00 04 	l.ori r3,r3,0x4
 4001db4:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001db8:	03 ff ff ea 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001dbc:	9c 21 00 04 	l.addi r1,r1,0x4
 4001dc0:	18 80 f8 00 	l.movhi r4,0xf800
 4001dc4:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001dc8:	a4 63 00 20 	l.andi r3,r3,0x20
 4001dcc:	bc 23 00 00 	l.sfnei r3,0x0
 4001dd0:	13 ff ff fd 	l.bf 4001dc4 <__isr_stack_s+0xffff9dc4>
 4001dd4:	18 60 f8 00 	l.movhi r3,0xf800
 4001dd8:	9c 40 00 31 	l.addi r2,r0,0x31
 4001ddc:	a8 63 00 04 	l.ori r3,r3,0x4
 4001de0:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001de4:	03 ff ff df 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001de8:	9c 21 00 04 	l.addi r1,r1,0x4
 4001dec:	18 80 f8 00 	l.movhi r4,0xf800
 4001df0:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001df4:	a4 63 00 20 	l.andi r3,r3,0x20
 4001df8:	bc 23 00 00 	l.sfnei r3,0x0
 4001dfc:	13 ff ff fd 	l.bf 4001df0 <__isr_stack_s+0xffff9df0>
 4001e00:	18 60 f8 00 	l.movhi r3,0xf800
 4001e04:	9c 40 00 32 	l.addi r2,r0,0x32
 4001e08:	a8 63 00 04 	l.ori r3,r3,0x4
 4001e0c:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001e10:	03 ff ff d4 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001e14:	9c 21 00 04 	l.addi r1,r1,0x4
 4001e18:	18 80 f8 00 	l.movhi r4,0xf800
 4001e1c:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001e20:	a4 63 00 20 	l.andi r3,r3,0x20
 4001e24:	bc 23 00 00 	l.sfnei r3,0x0
 4001e28:	13 ff ff fd 	l.bf 4001e1c <__isr_stack_s+0xffff9e1c>
 4001e2c:	18 60 f8 00 	l.movhi r3,0xf800
 4001e30:	9c 40 00 33 	l.addi r2,r0,0x33
 4001e34:	a8 63 00 04 	l.ori r3,r3,0x4
 4001e38:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001e3c:	03 ff ff c9 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001e40:	9c 21 00 04 	l.addi r1,r1,0x4
 4001e44:	18 80 f8 00 	l.movhi r4,0xf800
 4001e48:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001e4c:	a4 63 00 20 	l.andi r3,r3,0x20
 4001e50:	bc 23 00 00 	l.sfnei r3,0x0
 4001e54:	13 ff ff fd 	l.bf 4001e48 <__isr_stack_s+0xffff9e48>
 4001e58:	18 60 f8 00 	l.movhi r3,0xf800
 4001e5c:	9c 40 00 34 	l.addi r2,r0,0x34
 4001e60:	a8 63 00 04 	l.ori r3,r3,0x4
 4001e64:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001e68:	03 ff ff be 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001e6c:	9c 21 00 04 	l.addi r1,r1,0x4
 4001e70:	18 80 f8 00 	l.movhi r4,0xf800
 4001e74:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001e78:	a4 63 00 20 	l.andi r3,r3,0x20
 4001e7c:	bc 23 00 00 	l.sfnei r3,0x0
 4001e80:	13 ff ff fd 	l.bf 4001e74 <__isr_stack_s+0xffff9e74>
 4001e84:	18 60 f8 00 	l.movhi r3,0xf800
 4001e88:	9c 40 00 35 	l.addi r2,r0,0x35
 4001e8c:	a8 63 00 04 	l.ori r3,r3,0x4
 4001e90:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001e94:	03 ff ff b3 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001e98:	9c 21 00 04 	l.addi r1,r1,0x4
 4001e9c:	18 80 f8 00 	l.movhi r4,0xf800
 4001ea0:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001ea4:	a4 63 00 20 	l.andi r3,r3,0x20
 4001ea8:	bc 23 00 00 	l.sfnei r3,0x0
 4001eac:	13 ff ff fd 	l.bf 4001ea0 <__isr_stack_s+0xffff9ea0>
 4001eb0:	18 60 f8 00 	l.movhi r3,0xf800
 4001eb4:	9c 40 00 36 	l.addi r2,r0,0x36
 4001eb8:	a8 63 00 04 	l.ori r3,r3,0x4
 4001ebc:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001ec0:	03 ff ff a8 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001ec4:	9c 21 00 04 	l.addi r1,r1,0x4
 4001ec8:	18 80 f8 00 	l.movhi r4,0xf800
 4001ecc:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001ed0:	a4 63 00 20 	l.andi r3,r3,0x20
 4001ed4:	bc 23 00 00 	l.sfnei r3,0x0
 4001ed8:	13 ff ff fd 	l.bf 4001ecc <__isr_stack_s+0xffff9ecc>
 4001edc:	18 60 f8 00 	l.movhi r3,0xf800
 4001ee0:	9c 40 00 37 	l.addi r2,r0,0x37
 4001ee4:	a8 63 00 04 	l.ori r3,r3,0x4
 4001ee8:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001eec:	03 ff ff 9d 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001ef0:	9c 21 00 04 	l.addi r1,r1,0x4
 4001ef4:	18 80 f8 00 	l.movhi r4,0xf800
 4001ef8:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001efc:	a4 63 00 20 	l.andi r3,r3,0x20
 4001f00:	bc 23 00 00 	l.sfnei r3,0x0
 4001f04:	13 ff ff fd 	l.bf 4001ef8 <__isr_stack_s+0xffff9ef8>
 4001f08:	18 60 f8 00 	l.movhi r3,0xf800
 4001f0c:	9c 40 00 38 	l.addi r2,r0,0x38
 4001f10:	a8 63 00 04 	l.ori r3,r3,0x4
 4001f14:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001f18:	03 ff ff 92 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001f1c:	9c 21 00 04 	l.addi r1,r1,0x4
 4001f20:	18 80 f8 00 	l.movhi r4,0xf800
 4001f24:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001f28:	a4 63 00 20 	l.andi r3,r3,0x20
 4001f2c:	bc 23 00 00 	l.sfnei r3,0x0
 4001f30:	13 ff ff fd 	l.bf 4001f24 <__isr_stack_s+0xffff9f24>
 4001f34:	18 60 f8 00 	l.movhi r3,0xf800
 4001f38:	9c 40 00 39 	l.addi r2,r0,0x39
 4001f3c:	a8 63 00 04 	l.ori r3,r3,0x4
 4001f40:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001f44:	03 ff ff 87 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001f48:	9c 21 00 04 	l.addi r1,r1,0x4
 4001f4c:	18 80 f8 00 	l.movhi r4,0xf800
 4001f50:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001f54:	a4 63 00 20 	l.andi r3,r3,0x20
 4001f58:	bc 23 00 00 	l.sfnei r3,0x0
 4001f5c:	13 ff ff fd 	l.bf 4001f50 <__isr_stack_s+0xffff9f50>
 4001f60:	18 60 f8 00 	l.movhi r3,0xf800
 4001f64:	9c 40 00 41 	l.addi r2,r0,0x41
 4001f68:	a8 63 00 04 	l.ori r3,r3,0x4
 4001f6c:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001f70:	03 ff ff 7c 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001f74:	9c 21 00 04 	l.addi r1,r1,0x4
 4001f78:	18 80 f8 00 	l.movhi r4,0xf800
 4001f7c:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001f80:	a4 63 00 20 	l.andi r3,r3,0x20
 4001f84:	bc 23 00 00 	l.sfnei r3,0x0
 4001f88:	13 ff ff fd 	l.bf 4001f7c <__isr_stack_s+0xffff9f7c>
 4001f8c:	18 60 f8 00 	l.movhi r3,0xf800
 4001f90:	9c 40 00 42 	l.addi r2,r0,0x42
 4001f94:	a8 63 00 04 	l.ori r3,r3,0x4
 4001f98:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001f9c:	03 ff ff 71 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001fa0:	9c 21 00 04 	l.addi r1,r1,0x4
 4001fa4:	18 80 f8 00 	l.movhi r4,0xf800
 4001fa8:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001fac:	a4 63 00 20 	l.andi r3,r3,0x20
 4001fb0:	bc 23 00 00 	l.sfnei r3,0x0
 4001fb4:	13 ff ff fd 	l.bf 4001fa8 <__isr_stack_s+0xffff9fa8>
 4001fb8:	18 60 f8 00 	l.movhi r3,0xf800
 4001fbc:	9c 40 00 43 	l.addi r2,r0,0x43
 4001fc0:	a8 63 00 04 	l.ori r3,r3,0x4
 4001fc4:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001fc8:	03 ff ff 66 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001fcc:	9c 21 00 04 	l.addi r1,r1,0x4
 4001fd0:	18 80 f8 00 	l.movhi r4,0xf800
 4001fd4:	84 64 00 00 	l.lwz r3,0x0(r4)
 4001fd8:	a4 63 00 20 	l.andi r3,r3,0x20
 4001fdc:	bc 23 00 00 	l.sfnei r3,0x0
 4001fe0:	13 ff ff fd 	l.bf 4001fd4 <__isr_stack_s+0xffff9fd4>
 4001fe4:	18 60 f8 00 	l.movhi r3,0xf800
 4001fe8:	9c 40 00 44 	l.addi r2,r0,0x44
 4001fec:	a8 63 00 04 	l.ori r3,r3,0x4
 4001ff0:	d8 03 10 02 	l.sb 0x2(r3),r2
 4001ff4:	03 ff ff 5b 	l.j 4001d60 <__isr_stack_s+0xffff9d60>
 4001ff8:	9c 21 00 04 	l.addi r1,r1,0x4

04001ffc <Uart_Byte>:
 4001ffc:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4002000:	a4 43 00 ff 	l.andi r2,r3,0xff
 4002004:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002008:	b8 62 00 44 	l.srli r3,r2,0x4
 400200c:	07 ff ff 3f 	l.jal 4001d08 <__isr_stack_s+0xffff9d08>
 4002010:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4002014:	9c 21 00 08 	l.addi r1,r1,0x8
 4002018:	a4 62 00 0f 	l.andi r3,r2,0xf
 400201c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002020:	03 ff ff 3a 	l.j 4001d08 <__isr_stack_s+0xffff9d08>
 4002024:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

04002028 <Uart_Hex>:
 4002028:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 400202c:	a8 43 00 00 	l.ori r2,r3,0x0
 4002030:	b8 63 00 5c 	l.srli r3,r3,0x1c
 4002034:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002038:	07 ff ff 34 	l.jal 4001d08 <__isr_stack_s+0xffff9d08>
 400203c:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4002040:	18 80 0f 00 	l.movhi r4,0xf00
 4002044:	e0 62 20 03 	l.and r3,r2,r4
 4002048:	07 ff ff 30 	l.jal 4001d08 <__isr_stack_s+0xffff9d08>
 400204c:	b8 63 00 58 	l.srli r3,r3,0x18
 4002050:	18 80 00 f0 	l.movhi r4,0xf0
 4002054:	e0 62 20 03 	l.and r3,r2,r4
 4002058:	07 ff ff 2c 	l.jal 4001d08 <__isr_stack_s+0xffff9d08>
 400205c:	b8 63 00 54 	l.srli r3,r3,0x14
 4002060:	18 80 00 0f 	l.movhi r4,0xf
 4002064:	e0 62 20 03 	l.and r3,r2,r4
 4002068:	07 ff ff 28 	l.jal 4001d08 <__isr_stack_s+0xffff9d08>
 400206c:	b8 63 00 50 	l.srli r3,r3,0x10
 4002070:	a4 62 f0 00 	l.andi r3,r2,0xf000
 4002074:	07 ff ff 25 	l.jal 4001d08 <__isr_stack_s+0xffff9d08>
 4002078:	b8 63 00 4c 	l.srli r3,r3,0xc
 400207c:	a4 62 0f 00 	l.andi r3,r2,0xf00
 4002080:	07 ff ff 22 	l.jal 4001d08 <__isr_stack_s+0xffff9d08>
 4002084:	b8 63 00 48 	l.srli r3,r3,0x8
 4002088:	a4 62 00 f0 	l.andi r3,r2,0xf0
 400208c:	07 ff ff 1f 	l.jal 4001d08 <__isr_stack_s+0xffff9d08>
 4002090:	b8 63 00 44 	l.srli r3,r3,0x4
 4002094:	9c 21 00 08 	l.addi r1,r1,0x8
 4002098:	a4 62 00 0f 	l.andi r3,r2,0xf
 400209c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40020a0:	03 ff ff 1a 	l.j 4001d08 <__isr_stack_s+0xffff9d08>
 40020a4:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

040020a8 <Uart_Dec>:
 40020a8:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
 40020ac:	a5 c3 00 ff 	l.andi r14,r3,0xff
 40020b0:	9c 60 00 64 	l.addi r3,r0,0x64
 40020b4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40020b8:	e0 6e 1b 0a 	l.divu r3,r14,r3
 40020bc:	b8 63 00 18 	l.slli r3,r3,0x18
 40020c0:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
 40020c4:	9c 21 ff f4 	l.addi r1,r1,0xfffffff4
 40020c8:	07 ff ff 10 	l.jal 4001d08 <__isr_stack_s+0xffff9d08>
 40020cc:	b8 63 00 98 	l.srai r3,r3,0x18
 40020d0:	9c 60 00 0a 	l.addi r3,r0,0xa
 40020d4:	e0 4e 1b 0a 	l.divu r2,r14,r3
 40020d8:	a4 82 00 ff 	l.andi r4,r2,0xff
 40020dc:	e0 64 1b 0a 	l.divu r3,r4,r3
 40020e0:	b8 a3 00 03 	l.slli r5,r3,0x3
 40020e4:	e0 63 18 00 	l.add r3,r3,r3
 40020e8:	e0 63 28 00 	l.add r3,r3,r5
 40020ec:	e0 64 18 02 	l.sub r3,r4,r3
 40020f0:	b8 63 00 18 	l.slli r3,r3,0x18
 40020f4:	07 ff ff 05 	l.jal 4001d08 <__isr_stack_s+0xffff9d08>
 40020f8:	b8 63 00 98 	l.srai r3,r3,0x18
 40020fc:	b8 62 00 03 	l.slli r3,r2,0x3
 4002100:	e0 42 10 00 	l.add r2,r2,r2
 4002104:	9c 21 00 0c 	l.addi r1,r1,0xc
 4002108:	e0 42 18 00 	l.add r2,r2,r3
 400210c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002110:	e1 ce 10 02 	l.sub r14,r14,r2
 4002114:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
 4002118:	b8 6e 00 18 	l.slli r3,r14,0x18
 400211c:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)
 4002120:	03 ff fe fa 	l.j 4001d08 <__isr_stack_s+0xffff9d08>
 4002124:	b8 63 00 98 	l.srai r3,r3,0x18

04002128 <Uart_Printf>:
 4002128:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 400212c:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4002130:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4002134:	07 ff fe a2 	l.jal 4001bbc <__isr_stack_s+0xffff9bbc>
 4002138:	a8 44 00 00 	l.ori r2,r4,0x0
 400213c:	07 ff ff bb 	l.jal 4002028 <__isr_stack_s+0xffffa028>
 4002140:	a8 62 00 00 	l.ori r3,r2,0x0
 4002144:	18 a0 f8 00 	l.movhi r5,0xf800
 4002148:	84 65 00 00 	l.lwz r3,0x0(r5)
 400214c:	a4 63 00 20 	l.andi r3,r3,0x20
 4002150:	bc 23 00 00 	l.sfnei r3,0x0
 4002154:	13 ff ff fd 	l.bf 4002148 <__isr_stack_s+0xffffa148>
 4002158:	18 80 f8 00 	l.movhi r4,0xf800
 400215c:	a8 64 00 04 	l.ori r3,r4,0x4
 4002160:	9c 40 00 0d 	l.addi r2,r0,0xd
 4002164:	d8 03 10 02 	l.sb 0x2(r3),r2
 4002168:	84 64 00 00 	l.lwz r3,0x0(r4)
 400216c:	a4 63 00 20 	l.andi r3,r3,0x20
 4002170:	bc 23 00 00 	l.sfnei r3,0x0
 4002174:	13 ff ff fd 	l.bf 4002168 <__isr_stack_s+0xffffa168>
 4002178:	18 60 f8 00 	l.movhi r3,0xf800
 400217c:	9c 40 00 0a 	l.addi r2,r0,0xa
 4002180:	a8 63 00 04 	l.ori r3,r3,0x4
 4002184:	d8 03 10 02 	l.sb 0x2(r3),r2
 4002188:	9c 21 00 08 	l.addi r1,r1,0x8
 400218c:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002190:	44 00 48 00 	l.jr r9
 4002194:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

04002198 <vsnprintf>:
 4002198:	d7 e1 17 d8 	l.sw 0xffffffd8(r1),r2
 400219c:	d7 e1 87 e0 	l.sw 0xffffffe0(r1),r16
 40021a0:	d7 e1 97 e4 	l.sw 0xffffffe4(r1),r18
 40021a4:	d7 e1 a7 e8 	l.sw 0xffffffe8(r1),r20
 40021a8:	d7 e1 b7 ec 	l.sw 0xffffffec(r1),r22
 40021ac:	d7 e1 c7 f0 	l.sw 0xfffffff0(r1),r24
 40021b0:	d7 e1 d7 f4 	l.sw 0xfffffff4(r1),r26
 40021b4:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40021b8:	d7 e1 77 dc 	l.sw 0xffffffdc(r1),r14
 40021bc:	d7 e1 e7 f8 	l.sw 0xfffffff8(r1),r28
 40021c0:	9e 80 00 01 	l.addi r20,r0,0x1
 40021c4:	9c 21 ff b8 	l.addi r1,r1,0xffffffb8
 40021c8:	ab 03 00 00 	l.ori r24,r3,0x0
 40021cc:	aa c4 00 00 	l.ori r22,r4,0x0
 40021d0:	a8 45 00 00 	l.ori r2,r5,0x0
 40021d4:	aa 46 00 00 	l.ori r18,r6,0x0
 40021d8:	aa 03 00 00 	l.ori r16,r3,0x0
 40021dc:	e2 94 18 02 	l.sub r20,r20,r3
 40021e0:	ab 41 00 00 	l.ori r26,r1,0x0
 40021e4:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40021e8:	bc 25 00 00 	l.sfnei r5,0x0
 40021ec:	0c 00 00 0d 	l.bnf 4002220 <vsnprintf+0x88>
 40021f0:	15 00 00 00 	l.nop 0x0
 40021f4:	e0 f0 a0 00 	l.add r7,r16,r20
 40021f8:	e4 67 b0 00 	l.sfgeu r7,r22
 40021fc:	10 00 00 09 	l.bf 4002220 <vsnprintf+0x88>
 4002200:	bc 05 00 25 	l.sfeqi r5,0x25
 4002204:	10 00 00 16 	l.bf 400225c <vsnprintf+0xc4>
 4002208:	9c 42 00 01 	l.addi r2,r2,0x1
 400220c:	d8 10 28 00 	l.sb 0x0(r16),r5
 4002210:	90 a2 00 00 	l.lbs r5,0x0(r2)
 4002214:	bc 25 00 00 	l.sfnei r5,0x0
 4002218:	13 ff ff f7 	l.bf 40021f4 <__isr_stack_s+0xffffa1f4>
 400221c:	9e 10 00 01 	l.addi r16,r16,0x1
 4002220:	9c 40 00 00 	l.addi r2,r0,0x0
 4002224:	e1 70 c0 02 	l.sub r11,r16,r24
 4002228:	d8 10 10 00 	l.sb 0x0(r16),r2
 400222c:	9c 21 00 48 	l.addi r1,r1,0x48
 4002230:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 4002234:	84 41 ff d8 	l.lwz r2,0xffffffd8(r1)
 4002238:	85 c1 ff dc 	l.lwz r14,0xffffffdc(r1)
 400223c:	86 01 ff e0 	l.lwz r16,0xffffffe0(r1)
 4002240:	86 41 ff e4 	l.lwz r18,0xffffffe4(r1)
 4002244:	86 81 ff e8 	l.lwz r20,0xffffffe8(r1)
 4002248:	86 c1 ff ec 	l.lwz r22,0xffffffec(r1)
 400224c:	87 01 ff f0 	l.lwz r24,0xfffffff0(r1)
 4002250:	87 41 ff f4 	l.lwz r26,0xfffffff4(r1)
 4002254:	44 00 48 00 	l.jr r9
 4002258:	87 81 ff f8 	l.lwz r28,0xfffffff8(r1)
 400225c:	90 a2 00 00 	l.lbs r5,0x0(r2)
 4002260:	bc 25 00 25 	l.sfnei r5,0x25
 4002264:	0c 00 00 62 	l.bnf 40023ec <vsnprintf+0x254>
 4002268:	9c 42 00 01 	l.addi r2,r2,0x1
 400226c:	bc 25 00 30 	l.sfnei r5,0x30
 4002270:	0c 00 00 5b 	l.bnf 40023dc <vsnprintf+0x244>
 4002274:	9c e0 00 20 	l.addi r7,r0,0x20
 4002278:	9d 05 ff d0 	l.addi r8,r5,0xffffffd0
 400227c:	bc 48 00 09 	l.sfgtui r8,0x9
 4002280:	10 00 00 0b 	l.bf 40022ac <vsnprintf+0x114>
 4002284:	9d c0 00 00 	l.addi r14,r0,0x0
 4002288:	b9 8e 00 03 	l.slli r12,r14,0x3
 400228c:	e1 ce 70 00 	l.add r14,r14,r14
 4002290:	90 a2 00 00 	l.lbs r5,0x0(r2)
 4002294:	e1 ce 60 00 	l.add r14,r14,r12
 4002298:	e1 ce 40 00 	l.add r14,r14,r8
 400229c:	9d 05 ff d0 	l.addi r8,r5,0xffffffd0
 40022a0:	bc a8 00 09 	l.sfleui r8,0x9
 40022a4:	13 ff ff f9 	l.bf 4002288 <__isr_stack_s+0xffffa288>
 40022a8:	9c 42 00 01 	l.addi r2,r2,0x1
 40022ac:	bc 25 00 2e 	l.sfnei r5,0x2e
 40022b0:	0c 00 00 3f 	l.bnf 40023ac <vsnprintf+0x214>
 40022b4:	15 00 00 00 	l.nop 0x0
 40022b8:	9c c5 ff a8 	l.addi r6,r5,0xffffffa8
 40022bc:	a4 c6 00 ff 	l.andi r6,r6,0xff
 40022c0:	bc 46 00 20 	l.sfgtui r6,0x20
 40022c4:	13 ff ff d2 	l.bf 400220c <__isr_stack_s+0xffffa20c>
 40022c8:	18 60 04 00 	l.movhi r3,0x400
 40022cc:	b8 c6 00 02 	l.slli r6,r6,0x2
 40022d0:	a8 63 0f e0 	l.ori r3,r3,0xfe0
 40022d4:	e0 c6 18 00 	l.add r6,r6,r3
 40022d8:	84 66 00 00 	l.lwz r3,0x0(r6)
 40022dc:	44 00 18 00 	l.jr r3
 40022e0:	15 00 00 00 	l.nop 0x0
 40022e4:	87 92 00 00 	l.lwz r28,0x0(r18)
 40022e8:	9e 52 00 04 	l.addi r18,r18,0x4
 40022ec:	04 00 00 a2 	l.jal 4002574 <strlen_>
 40022f0:	a8 7c 00 00 	l.ori r3,r28,0x0
 40022f4:	e1 ce 58 02 	l.sub r14,r14,r11
 40022f8:	bd ae 00 00 	l.sflesi r14,0x0
 40022fc:	10 00 00 0b 	l.bf 4002328 <vsnprintf+0x190>
 4002300:	a8 70 00 00 	l.ori r3,r16,0x0
 4002304:	9c a0 00 00 	l.addi r5,r0,0x0
 4002308:	e0 d0 28 00 	l.add r6,r16,r5
 400230c:	9c 60 00 20 	l.addi r3,r0,0x20
 4002310:	9c a5 00 01 	l.addi r5,r5,0x1
 4002314:	e4 25 70 00 	l.sfne r5,r14
 4002318:	13 ff ff fc 	l.bf 4002308 <__isr_stack_s+0xffffa308>
 400231c:	d8 06 18 00 	l.sb 0x0(r6),r3
 4002320:	e2 10 28 00 	l.add r16,r16,r5
 4002324:	a8 70 00 00 	l.ori r3,r16,0x0
 4002328:	a8 9c 00 00 	l.ori r4,r28,0x0
 400232c:	04 00 00 72 	l.jal 40024f4 <strcpy_>
 4002330:	e2 10 58 00 	l.add r16,r16,r11
 4002334:	03 ff ff ad 	l.j 40021e8 <__isr_stack_s+0xffffa1e8>
 4002338:	90 a2 00 00 	l.lbs r5,0x0(r2)
 400233c:	84 72 00 00 	l.lwz r3,0x0(r18)
 4002340:	9e 52 00 04 	l.addi r18,r18,0x4
 4002344:	d8 10 18 00 	l.sb 0x0(r16),r3
 4002348:	03 ff ff a7 	l.j 40021e4 <__isr_stack_s+0xffffa1e4>
 400234c:	9e 10 00 01 	l.addi r16,r16,0x1
 4002350:	ac 65 00 64 	l.xori r3,r5,0x64
 4002354:	a4 63 00 ff 	l.andi r3,r3,0xff
 4002358:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
 400235c:	bd 83 00 00 	l.sfltsi r3,0x0
 4002360:	0c 00 00 28 	l.bnf 4002400 <vsnprintf+0x268>
 4002364:	ac 65 00 75 	l.xori r3,r5,0x75
 4002368:	84 72 00 00 	l.lwz r3,0x0(r18)
 400236c:	9c a0 00 0a 	l.addi r5,r0,0xa
 4002370:	bd 63 00 00 	l.sfgesi r3,0x0
 4002374:	0c 00 00 2f 	l.bnf 4002430 <vsnprintf+0x298>
 4002378:	9e 52 00 04 	l.addi r18,r18,0x4
 400237c:	bd ae 00 1f 	l.sflesi r14,0x1f
 4002380:	10 00 00 03 	l.bf 400238c <vsnprintf+0x1f4>
 4002384:	a8 ce 00 00 	l.ori r6,r14,0x0
 4002388:	9c c0 00 1f 	l.addi r6,r0,0x1f
 400238c:	04 00 00 dd 	l.jal 4002700 <uitoan>
 4002390:	a8 9a 00 00 	l.ori r4,r26,0x0
 4002394:	a8 70 00 00 	l.ori r3,r16,0x0
 4002398:	a8 81 00 00 	l.ori r4,r1,0x0
 400239c:	04 00 00 56 	l.jal 40024f4 <strcpy_>
 40023a0:	e2 10 58 00 	l.add r16,r16,r11
 40023a4:	03 ff ff 91 	l.j 40021e8 <__isr_stack_s+0xffffa1e8>
 40023a8:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40023ac:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40023b0:	9c 65 ff d0 	l.addi r3,r5,0xffffffd0
 40023b4:	bc 43 00 09 	l.sfgtui r3,0x9
 40023b8:	13 ff ff c0 	l.bf 40022b8 <__isr_stack_s+0xffffa2b8>
 40023bc:	9c 42 00 01 	l.addi r2,r2,0x1
 40023c0:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40023c4:	9d 05 ff d0 	l.addi r8,r5,0xffffffd0
 40023c8:	bc a8 00 09 	l.sfleui r8,0x9
 40023cc:	13 ff ff fd 	l.bf 40023c0 <__isr_stack_s+0xffffa3c0>
 40023d0:	9c 42 00 01 	l.addi r2,r2,0x1
 40023d4:	03 ff ff ba 	l.j 40022bc <__isr_stack_s+0xffffa2bc>
 40023d8:	9c c5 ff a8 	l.addi r6,r5,0xffffffa8
 40023dc:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40023e0:	9c e0 00 30 	l.addi r7,r0,0x30
 40023e4:	03 ff ff a5 	l.j 4002278 <__isr_stack_s+0xffffa278>
 40023e8:	9c 42 00 01 	l.addi r2,r2,0x1
 40023ec:	d8 10 28 00 	l.sb 0x0(r16),r5
 40023f0:	9e 10 00 01 	l.addi r16,r16,0x1
 40023f4:	90 a2 00 00 	l.lbs r5,0x0(r2)
 40023f8:	03 ff ff 9d 	l.j 400226c <__isr_stack_s+0xffffa26c>
 40023fc:	9c 42 00 01 	l.addi r2,r2,0x1
 4002400:	a4 63 00 ff 	l.andi r3,r3,0xff
 4002404:	9c 63 ff ff 	l.addi r3,r3,0xffffffff
 4002408:	bd 63 00 00 	l.sfgesi r3,0x0
 400240c:	0c 00 00 05 	l.bnf 4002420 <vsnprintf+0x288>
 4002410:	9c a0 00 10 	l.addi r5,r0,0x10
 4002414:	84 72 00 00 	l.lwz r3,0x0(r18)
 4002418:	03 ff ff d9 	l.j 400237c <__isr_stack_s+0xffffa37c>
 400241c:	9e 52 00 04 	l.addi r18,r18,0x4
 4002420:	84 72 00 00 	l.lwz r3,0x0(r18)
 4002424:	9c a0 00 0a 	l.addi r5,r0,0xa
 4002428:	03 ff ff d5 	l.j 400237c <__isr_stack_s+0xffffa37c>
 400242c:	9e 52 00 04 	l.addi r18,r18,0x4
 4002430:	a8 ce 00 00 	l.ori r6,r14,0x0
 4002434:	bd ae 00 1f 	l.sflesi r14,0x1f
 4002438:	0c 00 00 09 	l.bnf 400245c <vsnprintf+0x2c4>
 400243c:	e0 60 18 02 	l.sub r3,r0,r3
 4002440:	a8 9a 00 00 	l.ori r4,r26,0x0
 4002444:	04 00 00 af 	l.jal 4002700 <uitoan>
 4002448:	9c a0 00 0a 	l.addi r5,r0,0xa
 400244c:	9c 60 00 2d 	l.addi r3,r0,0x2d
 4002450:	d8 10 18 00 	l.sb 0x0(r16),r3
 4002454:	03 ff ff d0 	l.j 4002394 <__isr_stack_s+0xffffa394>
 4002458:	9e 10 00 01 	l.addi r16,r16,0x1
 400245c:	03 ff ff f9 	l.j 4002440 <__isr_stack_s+0xffffa440>
 4002460:	9c c0 00 1f 	l.addi r6,r0,0x1f

04002464 <snprintf>:
 4002464:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002468:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 400246c:	07 ff ff 4b 	l.jal 4002198 <__isr_stack_s+0xffffa198>
 4002470:	9c c1 00 04 	l.addi r6,r1,0x4
 4002474:	9c 21 00 04 	l.addi r1,r1,0x4
 4002478:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 400247c:	44 00 48 00 	l.jr r9
 4002480:	15 00 00 00 	l.nop 0x0

04002484 <sprintf>:
 4002484:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002488:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 400248c:	a8 a4 00 00 	l.ori r5,r4,0x0
 4002490:	9c c1 00 04 	l.addi r6,r1,0x4
 4002494:	07 ff ff 41 	l.jal 4002198 <__isr_stack_s+0xffffa198>
 4002498:	9c 80 04 00 	l.addi r4,r0,0x400
 400249c:	9c 21 00 04 	l.addi r1,r1,0x4
 40024a0:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40024a4:	44 00 48 00 	l.jr r9
 40024a8:	15 00 00 00 	l.nop 0x0

040024ac <printf>:
 40024ac:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 40024b0:	d7 e1 17 f4 	l.sw 0xfffffff4(r1),r2
 40024b4:	d7 e1 77 f8 	l.sw 0xfffffff8(r1),r14
 40024b8:	9c 21 fd f4 	l.addi r1,r1,0xfffffdf4
 40024bc:	a8 a3 00 00 	l.ori r5,r3,0x0
 40024c0:	9c c1 02 0c 	l.addi r6,r1,0x20c
 40024c4:	a8 61 00 00 	l.ori r3,r1,0x0
 40024c8:	07 ff ff 34 	l.jal 4002198 <__isr_stack_s+0xffffa198>
 40024cc:	9c 80 02 00 	l.addi r4,r0,0x200
 40024d0:	a8 61 00 00 	l.ori r3,r1,0x0
 40024d4:	07 ff fd ba 	l.jal 4001bbc <__isr_stack_s+0xffff9bbc>
 40024d8:	a8 4b 00 00 	l.ori r2,r11,0x0
 40024dc:	9c 21 02 0c 	l.addi r1,r1,0x20c
 40024e0:	a9 62 00 00 	l.ori r11,r2,0x0
 40024e4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40024e8:	84 41 ff f4 	l.lwz r2,0xfffffff4(r1)
 40024ec:	44 00 48 00 	l.jr r9
 40024f0:	85 c1 ff f8 	l.lwz r14,0xfffffff8(r1)

040024f4 <strcpy_>:
 40024f4:	e0 a0 20 02 	l.sub r5,r0,r4
 40024f8:	d7 e1 17 fc 	l.sw 0xfffffffc(r1),r2
 40024fc:	e0 a4 28 04 	l.or r5,r4,r5
 4002500:	bd 65 00 00 	l.sfgesi r5,0x0
 4002504:	10 00 00 17 	l.bf 4002560 <strcpy_+0x6c>
 4002508:	9c 21 ff fc 	l.addi r1,r1,0xfffffffc
 400250c:	e0 a0 18 02 	l.sub r5,r0,r3
 4002510:	e0 a3 28 04 	l.or r5,r3,r5
 4002514:	bd 65 00 00 	l.sfgesi r5,0x0
 4002518:	10 00 00 12 	l.bf 4002560 <strcpy_+0x6c>
 400251c:	15 00 00 00 	l.nop 0x0
 4002520:	90 c4 00 00 	l.lbs r6,0x0(r4)
 4002524:	bc 06 00 00 	l.sfeqi r6,0x0
 4002528:	10 00 00 08 	l.bf 4002548 <strcpy_+0x54>
 400252c:	a8 a3 00 00 	l.ori r5,r3,0x0
 4002530:	d8 05 30 00 	l.sb 0x0(r5),r6
 4002534:	9c 84 00 01 	l.addi r4,r4,0x1
 4002538:	90 c4 00 00 	l.lbs r6,0x0(r4)
 400253c:	bc 26 00 00 	l.sfnei r6,0x0
 4002540:	13 ff ff fc 	l.bf 4002530 <__isr_stack_s+0xffffa530>
 4002544:	9c a5 00 01 	l.addi r5,r5,0x1
 4002548:	9c 40 00 00 	l.addi r2,r0,0x0
 400254c:	a9 63 00 00 	l.ori r11,r3,0x0
 4002550:	d8 05 10 00 	l.sb 0x0(r5),r2
 4002554:	9c 21 00 04 	l.addi r1,r1,0x4
 4002558:	44 00 48 00 	l.jr r9
 400255c:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)
 4002560:	9c 60 00 00 	l.addi r3,r0,0x0
 4002564:	9c 21 00 04 	l.addi r1,r1,0x4
 4002568:	a9 63 00 00 	l.ori r11,r3,0x0
 400256c:	44 00 48 00 	l.jr r9
 4002570:	84 41 ff fc 	l.lwz r2,0xfffffffc(r1)

04002574 <strlen_>:
 4002574:	91 63 00 00 	l.lbs r11,0x0(r3)
 4002578:	bc 0b 00 00 	l.sfeqi r11,0x0
 400257c:	10 00 00 0a 	l.bf 40025a4 <strlen_+0x30>
 4002580:	15 00 00 00 	l.nop 0x0
 4002584:	9d 60 00 00 	l.addi r11,r0,0x0
 4002588:	9d 6b 00 01 	l.addi r11,r11,0x1
 400258c:	e0 83 58 00 	l.add r4,r3,r11
 4002590:	90 84 00 00 	l.lbs r4,0x0(r4)
 4002594:	bc 24 00 00 	l.sfnei r4,0x0
 4002598:	13 ff ff fd 	l.bf 400258c <__isr_stack_s+0xffffa58c>
 400259c:	9d 6b 00 01 	l.addi r11,r11,0x1
 40025a0:	9d 6b ff ff 	l.addi r11,r11,0xffffffff
 40025a4:	44 00 48 00 	l.jr r9
 40025a8:	15 00 00 00 	l.nop 0x0

040025ac <strrev>:
 40025ac:	90 c3 00 00 	l.lbs r6,0x0(r3)
 40025b0:	bc 06 00 00 	l.sfeqi r6,0x0
 40025b4:	10 00 00 0b 	l.bf 40025e0 <strrev+0x34>
 40025b8:	9c 80 ff ff 	l.addi r4,r0,0xffffffff
 40025bc:	9c 80 00 00 	l.addi r4,r0,0x0
 40025c0:	9c 84 00 01 	l.addi r4,r4,0x1
 40025c4:	e0 a3 20 00 	l.add r5,r3,r4
 40025c8:	90 a5 00 00 	l.lbs r5,0x0(r5)
 40025cc:	bc 25 00 00 	l.sfnei r5,0x0
 40025d0:	13 ff ff fd 	l.bf 40025c4 <__isr_stack_s+0xffffa5c4>
 40025d4:	9c 84 00 01 	l.addi r4,r4,0x1
 40025d8:	9c 84 ff ff 	l.addi r4,r4,0xffffffff
 40025dc:	9c 84 ff ff 	l.addi r4,r4,0xffffffff
 40025e0:	e0 83 20 00 	l.add r4,r3,r4
 40025e4:	e4 63 20 00 	l.sfgeu r3,r4
 40025e8:	10 00 00 0d 	l.bf 400261c <strrev+0x70>
 40025ec:	15 00 00 00 	l.nop 0x0
 40025f0:	00 00 00 03 	l.j 40025fc <strrev+0x50>
 40025f4:	a8 a3 00 00 	l.ori r5,r3,0x0
 40025f8:	90 c5 00 00 	l.lbs r6,0x0(r5)
 40025fc:	90 e4 00 00 	l.lbs r7,0x0(r4)
 4002600:	d8 04 30 00 	l.sb 0x0(r4),r6
 4002604:	d8 05 38 00 	l.sb 0x0(r5),r7
 4002608:	9c 84 ff ff 	l.addi r4,r4,0xffffffff
 400260c:	9c a5 00 01 	l.addi r5,r5,0x1
 4002610:	e4 a4 28 00 	l.sfleu r4,r5
 4002614:	0f ff ff f9 	l.bnf 40025f8 <__isr_stack_s+0xffffa5f8>
 4002618:	15 00 00 00 	l.nop 0x0
 400261c:	44 00 48 00 	l.jr r9
 4002620:	a9 63 00 00 	l.ori r11,r3,0x0

04002624 <itoa>:
 4002624:	d7 e1 17 f0 	l.sw 0xfffffff0(r1),r2
 4002628:	d7 e1 77 f4 	l.sw 0xfffffff4(r1),r14
 400262c:	d7 e1 87 f8 	l.sw 0xfffffff8(r1),r16
 4002630:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 4002634:	9c 45 ff fe 	l.addi r2,r5,0xfffffffe
 4002638:	9c 21 ff f0 	l.addi r1,r1,0xfffffff0
 400263c:	a9 c4 00 00 	l.ori r14,r4,0x0
 4002640:	bc a2 00 0e 	l.sfleui r2,0xe
 4002644:	0c 00 00 25 	l.bnf 40026d8 <itoa+0xb4>
 4002648:	aa 06 00 00 	l.ori r16,r6,0x0
 400264c:	b8 83 00 9f 	l.srai r4,r3,0x1f
 4002650:	a8 4e 00 00 	l.ori r2,r14,0x0
 4002654:	e0 e4 18 05 	l.xor r7,r4,r3
 4002658:	e0 e7 20 02 	l.sub r7,r7,r4
 400265c:	e1 07 2b 09 	l.div r8,r7,r5
 4002660:	e1 88 2b 06 	l.mul r12,r8,r5
 4002664:	18 80 04 00 	l.movhi r4,0x400
 4002668:	e1 87 60 02 	l.sub r12,r7,r12
 400266c:	a8 84 28 60 	l.ori r4,r4,0x2860
 4002670:	a8 e8 00 00 	l.ori r7,r8,0x0
 4002674:	e1 0c 20 00 	l.add r8,r12,r4
 4002678:	bc 27 00 00 	l.sfnei r7,0x0
 400267c:	8d 08 00 00 	l.lbz r8,0x0(r8)
 4002680:	d8 02 40 00 	l.sb 0x0(r2),r8
 4002684:	13 ff ff f6 	l.bf 400265c <__isr_stack_s+0xffffa65c>
 4002688:	9c 42 00 01 	l.addi r2,r2,0x1
 400268c:	bd 63 00 00 	l.sfgesi r3,0x0
 4002690:	0c 00 00 0f 	l.bnf 40026cc <itoa+0xa8>
 4002694:	9c 60 00 2d 	l.addi r3,r0,0x2d
 4002698:	9c 80 00 00 	l.addi r4,r0,0x0
 400269c:	a8 6e 00 00 	l.ori r3,r14,0x0
 40026a0:	d8 02 20 00 	l.sb 0x0(r2),r4
 40026a4:	07 ff ff c2 	l.jal 40025ac <__isr_stack_s+0xffffa5ac>
 40026a8:	e0 42 70 02 	l.sub r2,r2,r14
 40026ac:	d4 10 10 00 	l.sw 0x0(r16),r2
 40026b0:	9c 21 00 10 	l.addi r1,r1,0x10
 40026b4:	a9 6e 00 00 	l.ori r11,r14,0x0
 40026b8:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40026bc:	84 41 ff f0 	l.lwz r2,0xfffffff0(r1)
 40026c0:	85 c1 ff f4 	l.lwz r14,0xfffffff4(r1)
 40026c4:	44 00 48 00 	l.jr r9
 40026c8:	86 01 ff f8 	l.lwz r16,0xfffffff8(r1)
 40026cc:	d8 02 18 00 	l.sb 0x0(r2),r3
 40026d0:	03 ff ff f2 	l.j 4002698 <__isr_stack_s+0xffffa698>
 40026d4:	9c 42 00 01 	l.addi r2,r2,0x1
 40026d8:	9c 40 00 00 	l.addi r2,r0,0x0
 40026dc:	9d c0 00 00 	l.addi r14,r0,0x0
 40026e0:	d8 04 10 00 	l.sb 0x0(r4),r2
 40026e4:	9c 21 00 10 	l.addi r1,r1,0x10
 40026e8:	a9 6e 00 00 	l.ori r11,r14,0x0
 40026ec:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40026f0:	84 41 ff f0 	l.lwz r2,0xfffffff0(r1)
 40026f4:	85 c1 ff f4 	l.lwz r14,0xfffffff4(r1)
 40026f8:	44 00 48 00 	l.jr r9
 40026fc:	86 01 ff f8 	l.lwz r16,0xfffffff8(r1)

04002700 <uitoan>:
 4002700:	b8 e7 00 18 	l.slli r7,r7,0x18
 4002704:	d7 e1 17 f8 	l.sw 0xfffffff8(r1),r2
 4002708:	d7 e1 4f fc 	l.sw 0xfffffffc(r1),r9
 400270c:	9c 45 ff fe 	l.addi r2,r5,0xfffffffe
 4002710:	b9 67 00 98 	l.srai r11,r7,0x18
 4002714:	9c 21 ff f8 	l.addi r1,r1,0xfffffff8
 4002718:	bc a2 00 0e 	l.sfleui r2,0xe
 400271c:	0c 00 00 25 	l.bnf 40027b0 <uitoan+0xb0>
 4002720:	a8 e4 00 00 	l.ori r7,r4,0x0
 4002724:	e0 43 2b 0a 	l.divu r2,r3,r5
 4002728:	e1 02 2b 06 	l.mul r8,r2,r5
 400272c:	19 80 04 00 	l.movhi r12,0x400
 4002730:	e1 03 40 02 	l.sub r8,r3,r8
 4002734:	a9 8c 28 60 	l.ori r12,r12,0x2860
 4002738:	a8 62 00 00 	l.ori r3,r2,0x0
 400273c:	e0 48 60 00 	l.add r2,r8,r12
 4002740:	bc 23 00 00 	l.sfnei r3,0x0
 4002744:	8c 42 00 00 	l.lbz r2,0x0(r2)
 4002748:	d8 07 10 00 	l.sb 0x0(r7),r2
 400274c:	13 ff ff f6 	l.bf 4002724 <__isr_stack_s+0xffffa724>
 4002750:	9c e7 00 01 	l.addi r7,r7,0x1
 4002754:	e0 47 20 02 	l.sub r2,r7,r4
 4002758:	e5 62 30 00 	l.sfges r2,r6
 400275c:	10 00 00 0c 	l.bf 400278c <uitoan+0x8c>
 4002760:	a8 a3 00 00 	l.ori r5,r3,0x0
 4002764:	e1 07 28 00 	l.add r8,r7,r5
 4002768:	9c a5 00 01 	l.addi r5,r5,0x1
 400276c:	d8 08 58 00 	l.sb 0x0(r8),r11
 4002770:	e1 05 10 00 	l.add r8,r5,r2
 4002774:	e5 46 40 00 	l.sfgts r6,r8
 4002778:	13 ff ff fc 	l.bf 4002768 <__isr_stack_s+0xffffa768>
 400277c:	e1 07 28 00 	l.add r8,r7,r5
 4002780:	e0 46 10 02 	l.sub r2,r6,r2
 4002784:	e0 e7 10 00 	l.add r7,r7,r2
 4002788:	e0 47 20 02 	l.sub r2,r7,r4
 400278c:	9c 60 00 00 	l.addi r3,r0,0x0
 4002790:	d8 07 18 00 	l.sb 0x0(r7),r3
 4002794:	07 ff ff 86 	l.jal 40025ac <__isr_stack_s+0xffffa5ac>
 4002798:	a8 64 00 00 	l.ori r3,r4,0x0
 400279c:	9c 21 00 08 	l.addi r1,r1,0x8
 40027a0:	a9 62 00 00 	l.ori r11,r2,0x0
 40027a4:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40027a8:	44 00 48 00 	l.jr r9
 40027ac:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)
 40027b0:	9c 40 00 00 	l.addi r2,r0,0x0
 40027b4:	9c 21 00 08 	l.addi r1,r1,0x8
 40027b8:	d8 04 10 00 	l.sb 0x0(r4),r2
 40027bc:	85 21 ff fc 	l.lwz r9,0xfffffffc(r1)
 40027c0:	9c 40 00 00 	l.addi r2,r0,0x0
 40027c4:	a9 62 00 00 	l.ori r11,r2,0x0
 40027c8:	44 00 48 00 	l.jr r9
 40027cc:	84 41 ff f8 	l.lwz r2,0xfffffff8(r1)

040027d0 <_text_dummy_code>:
 40027d0:	15 00 00 00 	l.nop 0x0
 40027d4:	15 00 00 00 	l.nop 0x0
 40027d8:	15 00 00 00 	l.nop 0x0
 40027dc:	15 00 00 00 	l.nop 0x0
 40027e0:	15 00 00 00 	l.nop 0x0
 40027e4:	15 00 00 00 	l.nop 0x0
 40027e8:	15 00 00 00 	l.nop 0x0
 40027ec:	15 00 00 00 	l.nop 0x0
 40027f0:	15 00 00 00 	l.nop 0x0
 40027f4:	15 00 00 00 	l.nop 0x0
 40027f8:	15 00 00 00 	l.nop 0x0
 40027fc:	15 00 00 00 	l.nop 0x0
 4002800:	15 00 00 00 	l.nop 0x0
 4002804:	15 00 00 00 	l.nop 0x0
 4002808:	15 00 00 00 	l.nop 0x0
 400280c:	15 00 00 00 	l.nop 0x0

Disassembly of section .ispm_text:

04002810 <__ispm_data_e-0x10>:
	...

Disassembly of section .data:

04002820 <A>:
 4002820:	00 00 00 00 	l.j 4002820 <A>
 4002824:	00 00 00 01 	l.j 4002828 <A+0x8>
 4002828:	00 00 00 02 	l.j 4002830 <A+0x10>
 400282c:	00 00 00 03 	l.j 4002838 <A+0x18>
 4002830:	00 00 00 04 	l.j 4002840 <B>
 4002834:	00 00 00 05 	l.j 4002848 <B+0x8>
 4002838:	00 00 00 06 	l.j 4002850 <B+0x10>
 400283c:	00 00 00 07 	l.j 4002858 <B+0x18>

04002840 <B>:
 4002840:	00 00 00 0a 	l.j 4002868 <gNumcode+0x8>
 4002844:	00 00 00 0b 	l.j 4002870 <gNumcode+0x10>
 4002848:	00 00 00 0c 	l.j 4002878 <xsr_tick_on>
 400284c:	00 00 00 0d 	l.j 4002880 <tIntHandlers>
 4002850:	00 00 00 0e 	l.j 4002888 <tIntHandlers+0x8>
 4002854:	00 00 00 0f 	l.j 4002890 <tIntHandlers+0x10>
 4002858:	00 00 00 10 	l.j 4002898 <__data_lma_e+0x4>
 400285c:	00 00 00 11 	l.j 40028a0 <__data_lma_e+0xc>

04002860 <gNumcode>:
 4002860:	30 31 32 33 	.word 0x30313233
 4002864:	34 35 36 37 	.word 0x34353637
 4002868:	38 39 41 42 	.word 0x38394142
 400286c:	43 44 45 46 	.word 0x43444546
 4002870:	00 00 00 00 	l.j 4002870 <gNumcode+0x10>

Disassembly of section .bss:

04002874 <__bss_s>:
 4002874:	00 00 00 00 	l.j 4002874 <__bss_s>

04002878 <xsr_tick_on>:
 4002878:	00 00 00 00 	l.j 4002878 <xsr_tick_on>

0400287c <gnIsrTick>:
 400287c:	00 00 00 00 	l.j 400287c <gnIsrTick>

04002880 <tIntHandlers>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	47 43 43 3a 	l.jr r8
   4:	20 28 4f 70 	.word 0x20284f70
   8:	65 6e 52 49 	.word 0x656e5249
   c:	53 43 20 33 	.word 0x53432033
  10:	32 2d 62 69 	.word 0x322d6269
  14:	74 20 74 6f 	l.cust2 
  18:	6f 6c 63 68 	.word 0x6f6c6368
  1c:	61 69 6e 20 	.word 0x61696e20
  20:	66 6f 72 20 	.word 0x666f7220
  24:	6f 72 33 32 	.word 0x6f723332
  28:	2d 65 6c 66 	.word 0x2d656c66
  2c:	20 28 62 75 	.word 0x20286275
  30:	69 6c 74 20 	.word 0x696c7420
  34:	32 30 31 31 	.word 0x32303131
  38:	30 34 31 30 	.word 0x30343130
  3c:	29 29 20 34 	lv.addu.b r9,r9,r4
  40:	2e 35 2e 31 	.word 0x2e352e31
  44:	2d 6f 72 33 	.word 0x2d6f7233
  48:	32 2d 31 2e 	.word 0x322d312e
  4c:	30 72 63 34 	.word 0x30726334
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00 00 00 1c 	l.j 70 <__lma_start+0x70>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d764>
   8:	00 00 04 00 	l.j 1008 <except_stack_size+0xc08>
   c:	00 00 00 00 	l.j c <__lma_start+0xc>
  10:	04 00 11 00 	l.jal 4410 <__lma_size+0x1b70>
  14:	00 00 01 58 	l.j 574 <except_stack_size+0x174>
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
   0:	00 00 00 7f 	l.j 1fc <heap_size+0xfc>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d764>
   8:	00 00 00 00 	l.j 8 <__lma_start+0x8>
   c:	01 5e 00 00 	l.j 578000c <__isr_stack_s+0x177800c>
  10:	00 7d 65 6e 	l.j 1f595c8 <__lma_size+0x1f56d28>
  14:	61 62 6c 65 	.word 0x61626c65
  18:	5f 6a 74 61 	.word 0x5f6a7461
  1c:	67 5f 63 74 	.word 0x675f6374
  20:	72 6c 5f 65 	l.cust1 
  24:	78 63 65 70 	l.cust3 
  28:	74 69 6f 6e 	l.cust2 
  2c:	00 00 00 00 	l.j 2c <__lma_start+0x2c>
  30:	92 64 69 73 	l.lbs r19,0x6973(r4)
  34:	61 62 6c 65 	.word 0x61626c65
  38:	5f 6a 74 61 	.word 0x5f6a7461
  3c:	67 5f 63 74 	.word 0x675f6374
  40:	72 6c 5f 65 	l.cust1 
  44:	78 63 65 70 	l.cust3 
  48:	74 69 6f 6e 	l.cust2 
  4c:	00 00 00 00 	l.j 4c <__lma_start+0x4c>
  50:	a7 73 79 73 	l.andi r27,r19,0x7973
  54:	63 61 6c 6c 	.word 0x63616c6c
  58:	5f 41 00 00 	.word 0x5f410000
  5c:	00 00 d6 74 	l.j 35a2c <__lma_size+0x3318c>
  60:	72 61 70 63 	l.cust1 
  64:	61 6c 6c 5f 	.word 0x616c6c5f
  68:	41 00 00 00 	.word 0x41000000
  6c:	00 ea 6d 61 	l.j 3a9b5f0 <__lma_size+0x3a98d50>
  70:	69 6e 00 00 	.word 0x696e0000
  74:	00 01 3d 41 	l.j 4f578 <__lma_size+0x4ccd8>
  78:	00 00 00 01 	l.j 7c <__lma_start+0x7c>
  7c:	4d 42 00 00 	l.maci r2,0x0
  80:	Address 0x0000000000000080 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00 00 01 5a 	l.j 568 <except_stack_size+0x168>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d764>
   8:	00 00 04 01 	l.j 100c <except_stack_size+0xc0c>
   c:	00 00 00 ca 	l.j 334 <heap_size+0x234>
  10:	01 00 00 00 	l.j 4000010 <_text_lma_s>
  14:	44 00 00 00 	l.jr r0
  18:	7e 04 00 11 	l.cust4 
  1c:	00 04 00 12 	l.j 100064 <__lma_size+0xfd7c4>
  20:	58 00 00 00 	.word 0x58000000
  24:	00 02 04 05 	l.j 81038 <__lma_size+0x7e798>
  28:	69 6e 74 00 	.word 0x696e7400
  2c:	03 00 00 00 	l.j fc00002c <__isr_stack_s+0xf7ff802c>
  30:	28 02 35 00 	.word 0x28023500
  34:	00 00 37 04 	l.j dc44 <__lma_size+0xb3a4>
  38:	04 07 00 00 	l.jal 1c0038 <__lma_size+0x1bd798>
  3c:	00 37 04 01 	l.j dc1040 <__lma_size+0xdbe7a0>
  40:	06 00 00 00 	l.jal f8000040 <__isr_stack_s+0xf3ff8040>
  44:	58 04 01 08 	.word 0x58040108
  48:	00 00 00 4f 	l.j 184 <heap_size+0x84>
  4c:	04 01 06 00 	l.jal 4184c <__lma_size+0x3efac>
  50:	00 00 51 04 	l.j 14460 <__lma_size+0x11bc0>
  54:	02 05 00 00 	l.j f8140054 <__isr_stack_s+0xf4138054>
  58:	00 c0 04 02 	l.j 3001060 <__lma_size+0x2ffe7c0>
  5c:	07 00 00 00 	l.jal fc00005c <__isr_stack_s+0xf7ff805c>
  60:	ad 04 04 05 	l.xori r8,r4,0x405
  64:	00 00 00 05 	l.j 78 <__lma_start+0x78>
  68:	04 04 07 00 	l.jal 101c68 <__lma_size+0xff3c8>
  6c:	00 00 32 04 	l.j c87c <__lma_size+0x9fdc>
  70:	08 05 00 00 	.word 0x08050000
  74:	00 00 04 08 	l.j 1094 <except_stack_size+0xc94>
  78:	07 00 00 00 	l.jal fc000078 <__isr_stack_s+0xf7ff8078>
  7c:	2d 05 01 00 	.word 0x2d050100
  80:	00 00 92 01 	l.j 24884 <__lma_size+0x21fe4>
  84:	2b 01 04 00 	.word 0x2b010400
  88:	11 00 04 00 	l.bf 4001088 <__reset_lma_e+0xe8>
  8c:	11 1c 00 00 	l.bf 470008c <__isr_stack_s+0x6f808c>
  90:	00 00 05 01 	l.j 1494 <except_stack_size+0x1094>
  94:	00 00 00 5d 	l.j 208 <heap_size+0x108>
  98:	01 40 01 04 	l.j 50004a8 <__isr_stack_s+0xff84a8>
  9c:	00 11 1c 04 	l.j 4470ac <__lma_size+0x44480c>
  a0:	00 11 38 00 	l.j 44e0a0 <__lma_size+0x44b800>
  a4:	00 00 20 06 	l.j 80bc <__lma_size+0x581c>
  a8:	01 00 00 00 	l.j 40000a8 <_stack_e+0x34>
  ac:	19 01 45 01 	.word 0x19014501
  b0:	04 00 11 38 	l.jal 4590 <__lma_size+0x1cf0>
  b4:	04 00 11 dc 	l.jal 4824 <__lma_size+0x1f84>
  b8:	00 00 00 40 	l.j 1b8 <heap_size+0xb8>
  bc:	00 00 00 d0 	l.j 3fc <heap_size+0x2fc>
  c0:	07 00 00 00 	l.jal fc0000c0 <__isr_stack_s+0xf7ff80c0>
  c4:	23 01 47 00 	.word 0x23014700
  c8:	00 00 d0 00 	l.j 340c8 <__lma_size+0x31828>
  cc:	00 00 60 00 	l.j 180cc <__lma_size+0x1582c>
  d0:	08 04 00 00 	.word 0x08040000
  d4:	00 2c 09 01 	l.j b024d8 <__lma_size+0xaffc38>
  d8:	00 00 00 0e 	l.j 110 <heap_size+0x10>
  dc:	01 53 01 04 	l.j 54c04ec <__isr_stack_s+0x14b84ec>
  e0:	00 11 dc 04 	l.j 4770f0 <__lma_size+0x474850>
  e4:	00 11 e4 02 	l.j 4790ec <__lma_size+0x47684c>
  e8:	71 00 0a 01 	l.cust1 
  ec:	00 00 00 79 	l.j 2d0 <heap_size+0x1d0>
  f0:	01 5d 01 00 	l.j 57404f0 <__isr_stack_s+0x17384f0>
  f4:	00 00 25 04 	l.j 9504 <__lma_size+0x6c64>
  f8:	00 11 e4 04 	l.j 479108 <__lma_size+0x476868>
  fc:	00 12 58 00 	l.j 4960fc <__lma_size+0x49385c>
 100:	00 00 a9 00 	l.j 2a500 <__lma_size+0x27c60>
 104:	00 01 17 0b 	l.j 45d30 <__lma_size+0x43490>
 108:	73 75 6d 00 	l.cust1 
 10c:	01 69 00 00 	l.j 5a4010c <__isr_stack_s+0x1a3810c>
 110:	00 25 00 00 	l.j 940110 <__lma_size+0x93d870>
 114:	00 c9 00 0c 	l.j 3240144 <__lma_size+0x323d8a4>
 118:	00 00 00 25 	l.j 1ac <heap_size+0xac>
 11c:	00 00 01 27 	l.j 5b8 <except_stack_size+0x1b8>
 120:	0d 00 00 00 	l.bnf 4000120 <_reset+0x20>
 124:	68 07 00 0e 	.word 0x6807000e
 128:	41 00 01 59 	.word 0x41000159
 12c:	00 00 01 17 	l.j 588 <except_stack_size+0x188>
 130:	01 01 0e 42 	l.j 4043a38 <__isr_stack_s+0x3ba38>
 134:	00 01 5a 00 	l.j 56934 <__lma_size+0x54094>
 138:	00 01 17 01 	l.j 45d3c <__lma_size+0x4349c>
 13c:	01 0f 41 00 	l.j 43d053c <__isr_stack_s+0x3c853c>
 140:	01 59 00 00 	l.j 5640140 <__isr_stack_s+0x1638140>
 144:	01 17 01 05 	l.j 45c0558 <__isr_stack_s+0x5b8558>
 148:	03 04 00 28 	l.j fc1001e8 <__isr_stack_s+0xf80f81e8>
 14c:	20 0f 42 00 	.word 0x200f4200
 150:	01 5a 00 00 	l.j 5680150 <__isr_stack_s+0x1678150>
 154:	01 17 01 05 	l.j 45c0568 <__isr_stack_s+0x5b8568>
 158:	03 04 00 28 	l.j fc1001f8 <__isr_stack_s+0xf80f81f8>
 15c:	Address 0x000000000000015c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	01 11 01 25 	l.j 4440494 <__isr_stack_s+0x438494>
   4:	0e 13 0b 03 	l.bnf f84c2c10 <__isr_stack_s+0xf44bac10>
   8:	0e 1b 0e 11 	l.bnf f86c384c <__isr_stack_s+0xf46bb84c>
   c:	01 12 01 10 	l.j 448044c <__isr_stack_s+0x47844c>
  10:	06 00 00 02 	l.jal f8000018 <__isr_stack_s+0xf3ff8018>
  14:	24 00 0b 0b 	l.rfe 
  18:	3e 0b 03 08 	.word 0x3e0b0308
  1c:	00 00 03 16 	l.j c74 <except_stack_size+0x874>
  20:	00 03 0e 3a 	l.j c3908 <__lma_size+0xc1068>
  24:	0b 3b 0b 49 	.word 0x0b3b0b49
  28:	13 00 00 04 	l.bf fc000038 <__isr_stack_s+0xf7ff8038>
  2c:	24 00 0b 0b 	l.rfe 
  30:	3e 0b 03 0e 	.word 0x3e0b030e
  34:	00 00 05 2e 	l.j 14ec <except_stack_size+0x10ec>
  38:	00 3f 0c 03 	l.j fc3044 <__lma_size+0xfc07a4>
  3c:	0e 3a 0b 3b 	l.bnf f8e82d28 <__isr_stack_s+0xf4e7ad28>
  40:	0b 27 0c 11 	.word 0x0b270c11
  44:	01 12 01 40 	l.j 4480544 <__isr_stack_s+0x478544>
  48:	06 00 00 06 	l.jal f8000060 <__isr_stack_s+0xf3ff8060>
  4c:	2e 01 3f 0c 	.word 0x2e013f0c
  50:	03 0e 3a 0b 	l.j fc38e87c <__isr_stack_s+0xf838687c>
  54:	3b 0b 27 0c 	.word 0x3b0b270c
  58:	11 01 12 01 	l.bf 404485c <__isr_stack_s+0x3c85c>
  5c:	40 06 01 13 	.word 0x40060113
  60:	00 00 07 34 	l.j 1d30 <except_stack_size+0x1930>
  64:	00 03 0e 3a 	l.j c394c <__lma_size+0xc10ac>
  68:	0b 3b 0b 49 	.word 0x0b3b0b49
  6c:	13 02 06 00 	l.bf fc08186c <__isr_stack_s+0xf807986c>
  70:	00 08 0f 00 	l.j 203c70 <__lma_size+0x2013d0>
  74:	0b 0b 49 13 	.word 0x0b0b4913
  78:	00 00 09 2e 	l.j 2530 <except_stack_size+0x2130>
  7c:	00 3f 0c 03 	l.j fc3088 <__lma_size+0xfc07e8>
  80:	0e 3a 0b 3b 	l.bnf f8e82d6c <__isr_stack_s+0xf4e7ad6c>
  84:	0b 27 0c 11 	.word 0x0b270c11
  88:	01 12 01 40 	l.j 4480588 <__isr_stack_s+0x478588>
  8c:	0a 00 00 0a 	.word 0x0a00000a
  90:	2e 01 3f 0c 	.word 0x2e013f0c
  94:	03 0e 3a 0b 	l.j fc38e8c0 <__isr_stack_s+0xf83868c0>
  98:	3b 0b 27 0c 	.word 0x3b0b270c
  9c:	49 13 11 01 	l.jalr r2
  a0:	12 01 40 06 	l.bf f80500b8 <__isr_stack_s+0xf40480b8>
  a4:	01 13 00 00 	l.j 44c00a4 <__isr_stack_s+0x4b80a4>
  a8:	0b 34 00 03 	.word 0x0b340003
  ac:	08 3a 0b 3b 	.word 0x083a0b3b
  b0:	0b 49 13 02 	.word 0x0b491302
  b4:	06 00 00 0c 	l.jal f80000e4 <__isr_stack_s+0xf3ff80e4>
  b8:	01 01 49 13 	l.j 4052504 <__isr_stack_s+0x4a504>
  bc:	01 13 00 00 	l.j 44c00bc <__isr_stack_s+0x4b80bc>
  c0:	0d 21 00 49 	l.bnf 48401e4 <__isr_stack_s+0x8381e4>
  c4:	13 2f 0b 00 	l.bf fcbc2cc4 <__isr_stack_s+0xf8bbacc4>
  c8:	00 0e 34 00 	l.j 38d0c8 <__lma_size+0x38a828>
  cc:	03 08 3a 0b 	l.j fc20e8f8 <__isr_stack_s+0xf82068f8>
  d0:	3b 0b 49 13 	.word 0x3b0b4913
  d4:	3f 0c 3c 0c 	.word 0x3f0c3c0c
  d8:	00 00 0f 34 	l.j 3da8 <__lma_size+0x1508>
  dc:	00 03 08 3a 	l.j c21c4 <__lma_size+0xbf924>
  e0:	0b 3b 0b 49 	.word 0x0b3b0b49
  e4:	13 3f 0c 02 	l.bf fcfc30ec <__isr_stack_s+0xf8fbb0ec>
  e8:	0a 00 00 00 	.word 0x0a000000

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00 00 01 a5 	l.j 694 <except_stack_size+0x294>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d764>
   8:	00 4b 01 01 	l.j 12c040c <__lma_size+0x12bdb6c>
   c:	f6 f5 0a 00 	l.cust6 
  10:	01 01 01 01 	l.j 4040414 <__isr_stack_s+0x38414>
  14:	00 00 00 01 	l.j 18 <__lma_start+0x18>
  18:	2f 6f 70 74 	.word 0x2f6f7074
  1c:	2f 53 57 5f 	.word 0x2f53575f
  20:	4e 45 57 2f 	l.maci r5,0x572f
  24:	53 57 2f 62 	.word 0x53572f62
  28:	6f 6f 74 2f 	.word 0x6f6f742f
  2c:	73 72 63 2f 	l.cust1 
  30:	68 65 61 64 	.word 0x68656164
  34:	65 72 00 73 	.word 0x65720073
  38:	72 63 00 00 	l.cust1 
  3c:	6d 61 69 6e 	.word 0x6d61696e
  40:	2e 63 00 02 	.word 0x2e630002
  44:	00 00 62 6f 	l.j 18a00 <__lma_size+0x16160>
  48:	6f 74 5f 64 	.word 0x6f745f64
  4c:	65 76 2e 68 	.word 0x65762e68
  50:	00 01 00 00 	l.j 40050 <__lma_size+0x3d7b0>
  54:	00 00 05 02 	l.j 145c <except_stack_size+0x105c>
  58:	04 00 11 00 	l.jal 4458 <__lma_size+0x1bb8>
  5c:	3f 00 05 02 	.word 0x3f000502
  60:	04 00 11 08 	l.jal 4480 <__lma_size+0x1be0>
  64:	15 00 05 02 	l.nop 0x502
  68:	04 00 11 0c 	l.jal 4498 <__lma_size+0x1bf8>
  6c:	25 00 05 02 	l.rfe 
  70:	04 00 11 14 	l.jal 44c0 <__lma_size+0x1c20>
  74:	03 6f 01 00 	l.j fdbc0474 <__isr_stack_s+0xf9bb8474>
  78:	05 02 04 00 	l.jal 4081078 <__isr_stack_s+0x79078>
  7c:	11 1c 28 00 	l.bf 470a07c <__isr_stack_s+0x70207c>
  80:	05 02 04 00 	l.jal 4081080 <__isr_stack_s+0x79080>
  84:	11 24 15 00 	l.bf 4905484 <__isr_stack_s+0x8fd484>
  88:	05 02 04 00 	l.jal 4081088 <__isr_stack_s+0x79088>
  8c:	11 28 15 00 	l.bf 4a0548c <__isr_stack_s+0x9fd48c>
  90:	05 02 04 00 	l.jal 4081090 <__isr_stack_s+0x79090>
  94:	11 30 13 00 	l.bf 4c04c94 <__isr_stack_s+0xbfcc94>
  98:	05 02 04 00 	l.jal 4081098 <__isr_stack_s+0x79098>
  9c:	11 38 18 00 	l.bf 4e0609c <__isr_stack_s+0xdfe09c>
  a0:	05 02 04 00 	l.jal 40810a0 <__isr_stack_s+0x790a0>
  a4:	11 3c 15 00 	l.bf 4f054a4 <__isr_stack_s+0xefd4a4>
  a8:	05 02 04 00 	l.jal 40810a8 <__isr_stack_s+0x790a8>
  ac:	11 40 01 00 	l.bf 50004ac <__isr_stack_s+0xff84ac>
  b0:	05 02 04 00 	l.jal 40810b0 <__isr_stack_s+0x790b0>
  b4:	11 48 17 00 	l.bf 5205cb4 <__isr_stack_s+0x11fdcb4>
  b8:	05 02 04 00 	l.jal 40810b8 <__isr_stack_s+0x790b8>
  bc:	11 74 18 00 	l.bf 5d060bc <__isr_stack_s+0x1cfe0bc>
  c0:	05 02 04 00 	l.jal 40810c0 <__isr_stack_s+0x790c0>
  c4:	11 78 17 00 	l.bf 5e05cc4 <__isr_stack_s+0x1dfdcc4>
  c8:	05 02 04 00 	l.jal 40810c8 <__isr_stack_s+0x790c8>
  cc:	11 80 11 00 	l.bf 60044cc <__isr_stack_s+0x1ffc4cc>
  d0:	05 02 04 00 	l.jal 40810d0 <__isr_stack_s+0x790d0>
  d4:	11 88 10 00 	l.bf 62040d4 <__isr_stack_s+0x21fc0d4>
  d8:	05 02 04 00 	l.jal 40810d8 <__isr_stack_s+0x790d8>
  dc:	11 90 1b 00 	l.bf 6406cdc <__isr_stack_s+0x23fecdc>
  e0:	05 02 04 00 	l.jal 40810e0 <__isr_stack_s+0x790e0>
  e4:	11 98 12 00 	l.bf 66048e4 <__isr_stack_s+0x25fc8e4>
  e8:	05 02 04 00 	l.jal 40810e8 <__isr_stack_s+0x790e8>
  ec:	11 a0 12 00 	l.bf 68048ec <__isr_stack_s+0x27fc8ec>
  f0:	05 02 04 00 	l.jal 40810f0 <__isr_stack_s+0x790f0>
  f4:	11 a4 18 00 	l.bf 69060f4 <__isr_stack_s+0x28fe0f4>
  f8:	05 02 04 00 	l.jal 40810f8 <__isr_stack_s+0x790f8>
  fc:	11 ac 10 00 	l.bf 6b040fc <__isr_stack_s+0x2afc0fc>
 100:	05 02 04 00 	l.jal 4081100 <__isr_stack_s+0x79100>
 104:	11 b4 13 00 	l.bf 6d04d04 <__isr_stack_s+0x2cfcd04>
 108:	05 02 04 00 	l.jal 4081108 <__isr_stack_s+0x79108>
 10c:	11 b8 19 00 	l.bf 6e0650c <__isr_stack_s+0x2dfe50c>
 110:	05 02 04 00 	l.jal 4081110 <__isr_stack_s+0x79110>
 114:	11 c0 0f 00 	l.bf 7003d14 <__isr_stack_s+0x2ffbd14>
 118:	05 02 04 00 	l.jal 4081118 <__isr_stack_s+0x79118>
 11c:	11 c8 13 00 	l.bf 7204d1c <__isr_stack_s+0x31fcd1c>
 120:	05 02 04 00 	l.jal 4081120 <__isr_stack_s+0x79120>
 124:	11 cc 1a 00 	l.bf 7306924 <__isr_stack_s+0x32fe924>
 128:	05 02 04 00 	l.jal 4081128 <__isr_stack_s+0x79128>
 12c:	11 d4 0e 00 	l.bf 750392c <__isr_stack_s+0x34fb92c>
 130:	05 02 04 00 	l.jal 4081130 <__isr_stack_s+0x79130>
 134:	11 dc 1d 00 	l.bf 7707534 <__isr_stack_s+0x36ff534>
 138:	05 02 04 00 	l.jal 4081138 <__isr_stack_s+0x79138>
 13c:	11 dc 18 00 	l.bf 770613c <__isr_stack_s+0x36fe13c>
 140:	05 02 04 00 	l.jal 4081140 <__isr_stack_s+0x79140>
 144:	11 e4 1a 00 	l.bf 7906944 <__isr_stack_s+0x38fe944>
 148:	05 02 04 00 	l.jal 4081148 <__isr_stack_s+0x79148>
 14c:	11 e8 15 00 	l.bf 7a0554c <__isr_stack_s+0x39fd54c>
 150:	05 02 04 00 	l.jal 4081150 <__isr_stack_s+0x79150>
 154:	11 ec 13 00 	l.bf 7b04d54 <__isr_stack_s+0x3afcd54>
 158:	05 02 04 00 	l.jal 4081158 <__isr_stack_s+0x79158>
 15c:	11 f0 15 00 	l.bf 7c0555c <__isr_stack_s+0x3bfd55c>
 160:	05 02 04 00 	l.jal 4081160 <__isr_stack_s+0x79160>
 164:	11 f8 17 00 	l.bf 7e05d64 <__isr_stack_s+0x3dfdd64>
 168:	05 02 04 00 	l.jal 4081168 <__isr_stack_s+0x79168>
 16c:	12 00 15 00 	l.bf f800556c <__isr_stack_s+0xf3ffd56c>
 170:	05 02 04 00 	l.jal 4081170 <__isr_stack_s+0x79170>
 174:	12 08 16 00 	l.bf f8205974 <__isr_stack_s+0xf41fd974>
 178:	05 02 04 00 	l.jal 4081178 <__isr_stack_s+0x79178>
 17c:	12 14 17 00 	l.bf f8505d7c <__isr_stack_s+0xf44fdd7c>
 180:	05 02 04 00 	l.jal 4081180 <__isr_stack_s+0x79180>
 184:	12 20 15 00 	l.bf f8805584 <__isr_stack_s+0xf47fd584>
 188:	05 02 04 00 	l.jal 4081188 <__isr_stack_s+0x79188>
 18c:	12 34 15 00 	l.bf f8d0558c <__isr_stack_s+0xf4cfd58c>
 190:	05 02 04 00 	l.jal 4081190 <__isr_stack_s+0x79190>
 194:	12 38 16 00 	l.bf f8e05994 <__isr_stack_s+0xf4dfd994>
 198:	05 02 04 00 	l.jal 4081198 <__isr_stack_s+0x79198>
 19c:	12 48 17 00 	l.bf f9205d9c <__isr_stack_s+0xf51fdd9c>
 1a0:	05 02 04 00 	l.jal 40811a0 <__isr_stack_s+0x791a0>
 1a4:	12 58 00 01 	l.bf f96001a8 <__isr_stack_s+0xf55f81a8>
 1a8:	01 00 00 00 	l.j 40001a8 <_reset+0xa8>
 1ac:	19 00 02 00 	l.movhi r8,0x200
 1b0:	00 00 13 01 	l.j 4db4 <__lma_size+0x2514>
 1b4:	01 fb 0e 0d 	l.j 7ec39e8 <__isr_stack_s+0x3ebb9e8>
 1b8:	00 01 01 01 	l.j 405bc <__lma_size+0x3dd1c>
 1bc:	01 00 00 00 	l.j 40001bc <_reset+0xbc>
 1c0:	01 00 00 01 	l.j 40001c4 <_reset+0xc4>
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	00 00 00 10 	l.j 40 <__lma_start+0x40>
   4:	ff ff ff ff 	l.cust8 
   8:	01 00 01 7c 	l.j 40005f8 <_lpint_vector+0xf8>
   c:	23 0c 01 00 	.word 0x230c0100
  10:	09 23 09 00 	.word 0x09230900
  14:	00 00 00 14 	l.j 64 <__lma_start+0x64>
  18:	00 00 00 00 	l.j 18 <__lma_start+0x18>
  1c:	04 00 11 00 	l.jal 441c <__lma_size+0x1b7c>
  20:	00 00 00 1c 	l.j 90 <__lma_start+0x90>
  24:	48 0e 04 89 	l.jalr r0
  28:	01 00 00 00 	l.j 4000028 <_rodata_lma_s>
  2c:	00 00 00 14 	l.j 7c <__lma_start+0x7c>
  30:	00 00 00 00 	l.j 30 <__lma_start+0x30>
  34:	04 00 11 1c 	l.jal 44a4 <__lma_size+0x1c04>
  38:	00 00 00 1c 	l.j a8 <__lma_start+0xa8>
  3c:	48 0e 04 89 	l.jalr r0
  40:	01 00 00 00 	l.j 4000040 <_text_s>
  44:	00 00 00 14 	l.j 94 <__lma_start+0x94>
  48:	00 00 00 00 	l.j 48 <__lma_start+0x48>
  4c:	04 00 11 38 	l.jal 452c <__lma_size+0x1c8c>
  50:	00 00 00 a4 	l.j 2e0 <heap_size+0x1e0>
  54:	48 0e 04 89 	l.jalr r0
  58:	01 00 00 00 	l.j 4000058 <_rodata_s>
  5c:	00 00 00 0c 	l.j 8c <__lma_start+0x8c>
  60:	00 00 00 00 	l.j 60 <__lma_start+0x60>
  64:	04 00 11 dc 	l.jal 47d4 <__lma_size+0x1f34>
  68:	00 00 00 08 	l.j 88 <__lma_start+0x88>
  6c:	00 00 00 14 	l.j bc <__lma_start+0xbc>
  70:	00 00 00 00 	l.j 70 <__lma_start+0x70>
  74:	04 00 11 e4 	l.jal 4804 <__lma_size+0x1f64>
  78:	00 00 00 74 	l.j 248 <heap_size+0x148>
  7c:	4c 0e 08 89 	l.maci r14,0x889
  80:	01 00 00 00 	l.j 4000080 <_stack_e+0xc>
  84:	00 00 00 10 	l.j c4 <__lma_start+0xc4>
  88:	ff ff ff ff 	l.cust8 
  8c:	01 00 01 7c 	l.j 400067c <_align_vector+0x7c>
  90:	23 0c 01 00 	.word 0x230c0100
  94:	09 23 09 00 	.word 0x09230900
  98:	00 00 00 14 	l.j e8 <__lma_start+0xe8>
  9c:	00 00 00 84 	l.j 2ac <heap_size+0x1ac>
  a0:	04 00 14 94 	l.jal 52f0 <__lma_size+0x2a50>
  a4:	00 00 00 3c 	l.j 194 <heap_size+0x94>
  a8:	58 0e 04 89 	.word 0x580e0489
  ac:	01 00 00 00 	l.j 40000ac <_stack_e+0x38>
  b0:	00 00 00 14 	l.j 100 <heap_size>
  b4:	00 00 00 84 	l.j 2c4 <heap_size+0x1c4>
  b8:	04 00 14 d0 	l.jal 53f8 <__lma_size+0x2b58>
  bc:	00 00 00 54 	l.j 20c <heap_size+0x10c>
  c0:	64 0e 04 82 	.word 0x640e0482
  c4:	01 00 00 00 	l.j 40000c4 <_stack_e+0x50>
  c8:	00 00 00 0c 	l.j f8 <__lma_start+0xf8>
  cc:	00 00 00 84 	l.j 2dc <heap_size+0x1dc>
  d0:	04 00 15 24 	l.jal 5560 <__lma_size+0x2cc0>
  d4:	00 00 00 0c 	l.j 104 <heap_size+0x4>
  d8:	00 00 00 0c 	l.j 108 <heap_size+0x8>
  dc:	00 00 00 84 	l.j 2ec <heap_size+0x1ec>
  e0:	04 00 15 30 	l.jal 55a0 <__lma_size+0x2d00>
  e4:	00 00 00 0c 	l.j 114 <heap_size+0x14>
  e8:	00 00 00 14 	l.j 138 <heap_size+0x38>
  ec:	00 00 00 84 	l.j 2fc <heap_size+0x1fc>
  f0:	04 00 15 3c 	l.jal 55e0 <__lma_size+0x2d40>
  f4:	00 00 00 80 	l.j 2f4 <heap_size+0x1f4>
  f8:	48 0e 0c 82 	l.jalr r1
  fc:	01 00 00 00 	l.j 40000fc <_stack_e+0x88>
 100:	00 00 00 14 	l.j 150 <heap_size+0x50>
 104:	00 00 00 84 	l.j 314 <heap_size+0x214>
 108:	04 00 15 bc 	l.jal 57f8 <__lma_size+0x2f58>
 10c:	00 00 00 80 	l.j 30c <heap_size+0x20c>
 110:	48 0e 0c 82 	l.jalr r1
 114:	01 00 00 00 	l.j 4000114 <_reset+0x14>
 118:	00 00 00 0c 	l.j 148 <heap_size+0x48>
 11c:	00 00 00 84 	l.j 32c <heap_size+0x22c>
 120:	04 00 16 3c 	l.jal 5a10 <__lma_size+0x3170>
 124:	00 00 00 34 	l.j 1f4 <heap_size+0xf4>
 128:	00 00 00 14 	l.j 178 <heap_size+0x78>
 12c:	00 00 00 84 	l.j 33c <heap_size+0x23c>
 130:	04 00 16 70 	l.jal 5af0 <__lma_size+0x3250>
 134:	00 00 00 20 	l.j 1b4 <heap_size+0xb4>
 138:	48 0e 04 89 	l.jalr r0
 13c:	01 00 00 00 	l.j 400013c <_reset+0x3c>
 140:	00 00 00 10 	l.j 180 <heap_size+0x80>
 144:	ff ff ff ff 	l.cust8 
 148:	01 00 01 7c 	l.j 4000738 <_illinsn_vector+0x38>
 14c:	23 0c 01 00 	.word 0x230c0100
 150:	09 23 09 00 	.word 0x09230900
 154:	00 00 00 14 	l.j 1a4 <heap_size+0xa4>
 158:	00 00 01 40 	l.j 658 <except_stack_size+0x258>
 15c:	04 00 16 90 	l.jal 5b9c <__lma_size+0x32fc>
 160:	00 00 00 78 	l.j 340 <heap_size+0x240>
 164:	4c 0e 04 82 	l.maci r14,0x482
 168:	01 00 00 00 	l.j 4000168 <_reset+0x68>
 16c:	00 00 00 14 	l.j 1bc <heap_size+0xbc>
 170:	00 00 01 40 	l.j 670 <except_stack_size+0x270>
 174:	04 00 17 08 	l.jal 5d94 <__lma_size+0x34f4>
 178:	00 00 00 7c 	l.j 368 <heap_size+0x268>
 17c:	4c 0e 04 82 	l.maci r14,0x482
 180:	01 00 00 00 	l.j 4000180 <_reset+0x80>
 184:	00 00 00 14 	l.j 1d4 <heap_size+0xd4>
 188:	00 00 01 40 	l.j 688 <except_stack_size+0x288>
 18c:	04 00 17 84 	l.jal 5f9c <__lma_size+0x36fc>
 190:	00 00 00 88 	l.j 3b0 <heap_size+0x2b0>
 194:	4c 0e 04 82 	l.maci r14,0x482
 198:	01 00 00 00 	l.j 4000198 <_reset+0x98>
 19c:	00 00 00 10 	l.j 1dc <heap_size+0xdc>
 1a0:	ff ff ff ff 	l.cust8 
 1a4:	01 00 01 7c 	l.j 4000794 <_illinsn_vector+0x94>
 1a8:	23 0c 01 00 	.word 0x230c0100
 1ac:	09 23 09 00 	.word 0x09230900
 1b0:	00 00 00 14 	l.j 200 <heap_size+0x100>
 1b4:	00 00 01 9c 	l.j 824 <except_stack_size+0x424>
 1b8:	04 00 18 0c 	l.jal 61e8 <__lma_size+0x3948>
 1bc:	00 00 00 40 	l.j 2bc <heap_size+0x1bc>
 1c0:	50 0e 04 82 	.word 0x500e0482
 1c4:	01 00 00 00 	l.j 40001c4 <_reset+0xc4>
 1c8:	00 00 00 14 	l.j 218 <heap_size+0x118>
 1cc:	00 00 01 9c 	l.j 83c <except_stack_size+0x43c>
 1d0:	04 00 18 4c 	l.jal 6300 <__lma_size+0x3a60>
 1d4:	00 00 00 3c 	l.j 2c4 <heap_size+0x1c4>
 1d8:	4c 0e 04 82 	l.maci r14,0x482
 1dc:	01 00 00 00 	l.j 40001dc <_reset+0xdc>
 1e0:	00 00 00 14 	l.j 230 <heap_size+0x130>
 1e4:	00 00 01 9c 	l.j 854 <except_stack_size+0x454>
 1e8:	04 00 18 88 	l.jal 6408 <__lma_size+0x3b68>
 1ec:	00 00 00 50 	l.j 32c <heap_size+0x22c>
 1f0:	48 89 01 82 	l.jalr r0
 1f4:	02 48 0e 08 	l.j f9203a14 <__isr_stack_s+0xf51fba14>
 1f8:	00 00 00 14 	l.j 248 <heap_size+0x148>
 1fc:	00 00 01 9c 	l.j 86c <except_stack_size+0x46c>
 200:	04 00 18 d8 	l.jal 6560 <__lma_size+0x3cc0>
 204:	00 00 00 4c 	l.j 334 <heap_size+0x234>
 208:	48 89 01 82 	l.jalr r0
 20c:	02 48 0e 08 	l.j f9203a2c <__isr_stack_s+0xf51fba2c>
 210:	00 00 00 20 	l.j 290 <heap_size+0x190>
 214:	00 00 01 9c 	l.j 884 <except_stack_size+0x484>
 218:	04 00 19 24 	l.jal 66a8 <__lma_size+0x3e08>
 21c:	00 00 01 04 	l.j 62c <except_stack_size+0x22c>
 220:	44 82 07 48 	l.jr r0
 224:	94 03 6c 0e 	l.lhz r0,0x6c0e(r3)
 228:	1c 90 05 8e 	.word 0x1c90058e
 22c:	06 96 02 92 	l.jal fa580c74 <__isr_stack_s+0xf6578c74>
 230:	04 89 01 00 	l.jal 2240630 <__lma_size+0x223dd90>
 234:	00 00 00 0c 	l.j 264 <heap_size+0x164>
 238:	00 00 01 9c 	l.j 8a8 <except_stack_size+0x4a8>
 23c:	04 00 1a 28 	l.jal 6adc <__lma_size+0x423c>
 240:	00 00 00 08 	l.j 260 <heap_size+0x160>
 244:	00 00 00 0c 	l.j 274 <heap_size+0x174>
 248:	00 00 01 9c 	l.j 8b8 <except_stack_size+0x4b8>
 24c:	04 00 1a 30 	l.jal 6b0c <__lma_size+0x426c>
 250:	00 00 00 08 	l.j 270 <heap_size+0x170>
 254:	00 00 00 0c 	l.j 284 <heap_size+0x184>
 258:	00 00 01 9c 	l.j 8c8 <except_stack_size+0x4c8>
 25c:	04 00 1a 38 	l.jal 6b3c <__lma_size+0x429c>
 260:	00 00 00 08 	l.j 280 <heap_size+0x180>
 264:	00 00 00 0c 	l.j 294 <heap_size+0x194>
 268:	00 00 01 9c 	l.j 8d8 <except_stack_size+0x4d8>
 26c:	04 00 1a 40 	l.jal 6b6c <__lma_size+0x42cc>
 270:	00 00 00 08 	l.j 290 <heap_size+0x190>
 274:	00 00 00 0c 	l.j 2a4 <heap_size+0x1a4>
 278:	00 00 01 9c 	l.j 8e8 <except_stack_size+0x4e8>
 27c:	04 00 1a 48 	l.jal 6b9c <__lma_size+0x42fc>
 280:	00 00 00 08 	l.j 2a0 <heap_size+0x1a0>
 284:	00 00 00 0c 	l.j 2b4 <heap_size+0x1b4>
 288:	00 00 01 9c 	l.j 8f8 <except_stack_size+0x4f8>
 28c:	04 00 1a 50 	l.jal 6bcc <__lma_size+0x432c>
 290:	00 00 00 08 	l.j 2b0 <heap_size+0x1b0>
 294:	00 00 00 0c 	l.j 2c4 <heap_size+0x1c4>
 298:	00 00 01 9c 	l.j 908 <except_stack_size+0x508>
 29c:	04 00 1a 58 	l.jal 6bfc <__lma_size+0x435c>
 2a0:	00 00 00 08 	l.j 2c0 <heap_size+0x1c0>
 2a4:	00 00 00 0c 	l.j 2d4 <heap_size+0x1d4>
 2a8:	00 00 01 9c 	l.j 918 <except_stack_size+0x518>
 2ac:	04 00 1a 60 	l.jal 6c2c <__lma_size+0x438c>
 2b0:	00 00 00 08 	l.j 2d0 <heap_size+0x1d0>
 2b4:	00 00 00 0c 	l.j 2e4 <heap_size+0x1e4>
 2b8:	00 00 01 9c 	l.j 928 <except_stack_size+0x528>
 2bc:	04 00 1a 68 	l.jal 6c5c <__lma_size+0x43bc>
 2c0:	00 00 00 08 	l.j 2e0 <heap_size+0x1e0>
 2c4:	00 00 00 0c 	l.j 2f4 <heap_size+0x1f4>
 2c8:	00 00 01 9c 	l.j 938 <except_stack_size+0x538>
 2cc:	04 00 1a 70 	l.jal 6c8c <__lma_size+0x43ec>
 2d0:	00 00 00 08 	l.j 2f0 <heap_size+0x1f0>
 2d4:	00 00 00 0c 	l.j 304 <heap_size+0x204>
 2d8:	00 00 01 9c 	l.j 948 <except_stack_size+0x548>
 2dc:	04 00 1a 78 	l.jal 6cbc <__lma_size+0x441c>
 2e0:	00 00 00 08 	l.j 300 <heap_size+0x200>
 2e4:	00 00 00 14 	l.j 334 <heap_size+0x234>
 2e8:	00 00 01 9c 	l.j 958 <except_stack_size+0x558>
 2ec:	04 00 1a 80 	l.jal 6cec <__lma_size+0x444c>
 2f0:	00 00 00 88 	l.j 510 <except_stack_size+0x110>
 2f4:	4c 0e 08 82 	l.maci r14,0x882
 2f8:	02 89 01 00 	l.j fa2406f8 <__isr_stack_s+0xf62386f8>
 2fc:	00 00 00 10 	l.j 33c <heap_size+0x23c>
 300:	ff ff ff ff 	l.cust8 
 304:	01 00 01 7c 	l.j 40008f4 <_hpint_vector+0xf4>
 308:	23 0c 01 00 	.word 0x230c0100
 30c:	09 23 09 00 	.word 0x09230900
 310:	00 00 00 14 	l.j 360 <heap_size+0x260>
 314:	00 00 02 fc 	l.j f04 <except_stack_size+0xb04>
 318:	04 00 1b 08 	l.jal 6f38 <__lma_size+0x4698>
 31c:	00 00 00 80 	l.j 51c <except_stack_size+0x11c>
 320:	44 82 01 54 	l.jr r0
 324:	0e 04 00 00 	l.bnf f8100324 <__isr_stack_s+0xf40f8324>
 328:	00 00 00 0c 	l.j 358 <heap_size+0x258>
 32c:	00 00 02 fc 	l.j f1c <except_stack_size+0xb1c>
 330:	04 00 1b 88 	l.jal 7150 <__lma_size+0x48b0>
 334:	00 00 00 34 	l.j 404 <except_stack_size+0x4>
 338:	00 00 00 14 	l.j 388 <heap_size+0x288>
 33c:	00 00 02 fc 	l.j f2c <except_stack_size+0xb2c>
 340:	04 00 1b bc 	l.jal 7230 <__lma_size+0x4990>
 344:	00 00 00 84 	l.j 554 <except_stack_size+0x154>
 348:	4c 0e 04 82 	l.maci r14,0x482
 34c:	01 00 00 00 	l.j 400034c <_dpfault_vector+0x4c>
 350:	00 00 00 14 	l.j 3a0 <heap_size+0x2a0>
 354:	00 00 02 fc 	l.j f44 <except_stack_size+0xb44>
 358:	04 00 1c 40 	l.jal 7458 <__lma_size+0x4bb8>
 35c:	00 00 00 a0 	l.j 5dc <except_stack_size+0x1dc>
 360:	48 0e 04 82 	l.jalr r0
 364:	01 00 00 00 	l.j 4000364 <_dpfault_vector+0x64>
 368:	00 00 00 0c 	l.j 398 <heap_size+0x298>
 36c:	00 00 02 fc 	l.j f5c <except_stack_size+0xb5c>
 370:	04 00 1c e0 	l.jal 76f0 <__lma_size+0x4e50>
 374:	00 00 00 28 	l.j 414 <except_stack_size+0x14>
 378:	00 00 00 14 	l.j 3c8 <heap_size+0x2c8>
 37c:	00 00 02 fc 	l.j f6c <except_stack_size+0xb6c>
 380:	04 00 1d 08 	l.jal 77a0 <__lma_size+0x4f00>
 384:	00 00 02 f4 	l.j f54 <except_stack_size+0xb54>
 388:	4c 0e 04 82 	l.maci r14,0x482
 38c:	01 00 00 00 	l.j 400038c <_dpfault_vector+0x8c>
 390:	00 00 00 14 	l.j 3e0 <heap_size+0x2e0>
 394:	00 00 02 fc 	l.j f84 <except_stack_size+0xb84>
 398:	04 00 1f fc 	l.jal 8388 <__lma_size+0x5ae8>
 39c:	00 00 00 2c 	l.j 44c <except_stack_size+0x4c>
 3a0:	44 82 02 4c 	l.jr r0
 3a4:	0e 08 89 01 	l.bnf f82227a8 <__isr_stack_s+0xf421a7a8>
 3a8:	00 00 00 14 	l.j 3f8 <heap_size+0x2f8>
 3ac:	00 00 02 fc 	l.j f9c <except_stack_size+0xb9c>
 3b0:	04 00 20 28 	l.jal 8450 <__lma_size+0x5bb0>
 3b4:	00 00 00 80 	l.j 5b4 <except_stack_size+0x1b4>
 3b8:	44 82 02 4c 	l.jr r0
 3bc:	0e 08 89 01 	l.bnf f82227c0 <__isr_stack_s+0xf421a7c0>
 3c0:	00 00 00 18 	l.j 420 <except_stack_size+0x20>
 3c4:	00 00 02 fc 	l.j fb4 <except_stack_size+0xbb4>
 3c8:	04 00 20 a8 	l.jal 8668 <__lma_size+0x5dc8>
 3cc:	00 00 00 80 	l.j 5cc <except_stack_size+0x1cc>
 3d0:	44 8e 02 5c 	l.jr r0
 3d4:	0e 0c 82 03 	l.bnf f8320be0 <__isr_stack_s+0xf4318be0>
 3d8:	89 01 00 00 	l.lws r8,0x0(r1)
 3dc:	00 00 00 14 	l.j 42c <except_stack_size+0x2c>
 3e0:	00 00 02 fc 	l.j fd0 <except_stack_size+0xbd0>
 3e4:	04 00 21 28 	l.jal 8884 <__lma_size+0x5fe4>
 3e8:	00 00 00 70 	l.j 5a8 <except_stack_size+0x1a8>
 3ec:	4c 0e 08 82 	l.maci r14,0x882
 3f0:	02 89 01 00 	l.j fa2407f0 <__isr_stack_s+0xf62387f0>
 3f4:	00 00 00 10 	l.j 434 <except_stack_size+0x34>
 3f8:	ff ff ff ff 	l.cust8 
 3fc:	01 00 01 7c 	l.j 40009ec <_dtlbmiss_vector+0xec>
 400:	23 0c 01 00 	.word 0x230c0100
 404:	09 23 09 00 	.word 0x09230900
 408:	00 00 00 24 	l.j 498 <except_stack_size+0x98>
 40c:	00 00 03 f4 	l.j 13dc <except_stack_size+0xfdc>
 410:	04 00 21 98 	l.jal 8a70 <__lma_size+0x61d0>
 414:	00 00 02 cc 	l.j f44 <except_stack_size+0xb44>
 418:	68 9c 02 8e 	.word 0x689c028e
 41c:	09 89 01 9a 	.word 0x0989019a
 420:	03 98 04 96 	l.j fe601678 <__isr_stack_s+0xfa5f9678>
 424:	05 94 06 92 	l.jal 6501e6c <__isr_stack_s+0x24f9e6c>
 428:	07 90 08 82 	l.jal fe402630 <__isr_stack_s+0xfa3fa630>
 42c:	0a 48 0e 48 	.word 0x0a480e48
 430:	00 00 00 14 	l.j 480 <except_stack_size+0x80>
 434:	00 00 03 f4 	l.j 1404 <except_stack_size+0x1004>
 438:	04 00 24 64 	l.jal 95c8 <__lma_size+0x6d28>
 43c:	00 00 00 20 	l.j 4bc <except_stack_size+0xbc>
 440:	48 0e 04 89 	l.jalr r0
 444:	01 00 00 00 	l.j 4000444 <_ipfault_vector+0x44>
 448:	00 00 00 14 	l.j 498 <except_stack_size+0x98>
 44c:	00 00 03 f4 	l.j 141c <except_stack_size+0x101c>
 450:	04 00 24 84 	l.jal 9660 <__lma_size+0x6dc0>
 454:	00 00 00 28 	l.j 4f4 <except_stack_size+0xf4>
 458:	48 0e 04 89 	l.jalr r0
 45c:	01 00 00 00 	l.j 400045c <_ipfault_vector+0x5c>
 460:	00 00 00 18 	l.j 4c0 <except_stack_size+0xc0>
 464:	00 00 03 f4 	l.j 1434 <except_stack_size+0x1034>
 468:	04 00 24 ac 	l.jal 9718 <__lma_size+0x6e78>
 46c:	00 00 00 48 	l.j 58c <except_stack_size+0x18c>
 470:	50 0e 8c 04 	.word 0x500e8c04
 474:	8e 02 82 03 	l.lbz r16,0xffff8203(r2)
 478:	89 01 00 00 	l.lws r8,0x0(r1)
 47c:	00 00 00 10 	l.j 4bc <except_stack_size+0xbc>
 480:	ff ff ff ff 	l.cust8 
 484:	01 00 01 7c 	l.j 4000a74 <_itlbmiss_vector+0x74>
 488:	23 0c 01 00 	.word 0x230c0100
 48c:	09 23 09 00 	.word 0x09230900
 490:	00 00 00 14 	l.j 4e0 <except_stack_size+0xe0>
 494:	00 00 04 7c 	l.j 1684 <except_stack_size+0x1284>
 498:	04 00 24 f4 	l.jal 9868 <__lma_size+0x6fc8>
 49c:	00 00 00 80 	l.j 69c <except_stack_size+0x29c>
 4a0:	50 0e 04 82 	.word 0x500e0482
 4a4:	01 00 00 00 	l.j 40004a4 <_ipfault_vector+0xa4>
 4a8:	00 00 00 0c 	l.j 4d8 <except_stack_size+0xd8>
 4ac:	00 00 04 7c 	l.j 169c <except_stack_size+0x129c>
 4b0:	04 00 25 74 	l.jal 9a80 <__lma_size+0x71e0>
 4b4:	00 00 00 38 	l.j 594 <except_stack_size+0x194>
 4b8:	00 00 00 0c 	l.j 4e8 <except_stack_size+0xe8>
 4bc:	00 00 04 7c 	l.j 16ac <except_stack_size+0x12ac>
 4c0:	04 00 25 ac 	l.jal 9b70 <__lma_size+0x72d0>
 4c4:	00 00 00 78 	l.j 6a4 <except_stack_size+0x2a4>
 4c8:	00 00 00 18 	l.j 528 <except_stack_size+0x128>
 4cc:	00 00 04 7c 	l.j 16bc <except_stack_size+0x12bc>
 4d0:	04 00 26 24 	l.jal 9d60 <__lma_size+0x74c0>
 4d4:	00 00 00 dc 	l.j 844 <except_stack_size+0x444>
 4d8:	50 89 01 90 	.word 0x50890190
 4dc:	02 8e 03 82 	l.j fa3812e4 <__isr_stack_s+0xf63792e4>
 4e0:	04 48 0e 10 	l.jal 1203d20 <__lma_size+0x1201480>
 4e4:	00 00 00 14 	l.j 534 <except_stack_size+0x134>
 4e8:	00 00 04 7c 	l.j 16d8 <except_stack_size+0x12d8>
 4ec:	04 00 27 00 	l.jal a0ec <__lma_size+0x784c>
 4f0:	00 00 00 d0 	l.j 830 <except_stack_size+0x430>
 4f4:	4c 89 01 82 	l.maci r9,0x182
 4f8:	02 4c 0e 08 	l.j f9303d18 <__isr_stack_s+0xf52fbd18>

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6c 6f 6e 67 	.word 0x6c6f6e67
   4:	20 6c 6f 6e 	.word 0x206c6f6e
   8:	67 20 69 6e 	.word 0x6720696e
   c:	74 00 74 72 	l.cust2 
  10:	61 70 63 61 	.word 0x61706361
  14:	6c 6c 5f 41 	.word 0x6c6c5f41
  18:	00 73 79 73 	l.j 1cde5e4 <__lma_size+0x1cdbd44>
  1c:	63 61 6c 6c 	.word 0x63616c6c
  20:	5f 41 00 65 	.word 0x5f410065
  24:	70 63 72 00 	l.cust1 
  28:	55 49 4e 54 	.word 0x55494e54
  2c:	00 6c 6f 6e 	l.j 1b1bde4 <__lma_size+0x1b19544>
  30:	67 20 6c 6f 	.word 0x67206c6f
  34:	6e 67 20 75 	.word 0x6e672075
  38:	6e 73 69 67 	.word 0x6e736967
  3c:	6e 65 64 20 	.word 0x6e656420
  40:	69 6e 74 00 	.word 0x696e7400
  44:	73 72 63 2f 	l.cust1 
  48:	6d 61 69 6e 	.word 0x6d61696e
  4c:	2e 63 00 75 	.word 0x2e630075
  50:	6e 73 69 67 	.word 0x6e736967
  54:	6e 65 64 20 	.word 0x6e656420
  58:	63 68 61 72 	.word 0x63686172
  5c:	00 64 69 73 	l.j 191a628 <__lma_size+0x1917d88>
  60:	61 62 6c 65 	.word 0x61626c65
  64:	5f 6a 74 61 	.word 0x5f6a7461
  68:	67 5f 63 74 	.word 0x675f6374
  6c:	72 6c 5f 65 	l.cust1 
  70:	78 63 65 70 	l.cust3 
  74:	74 69 6f 6e 	l.cust2 
  78:	00 6d 61 69 	l.j 1b5861c <__lma_size+0x1b55d7c>
  7c:	6e 00 2f 6f 	.word 0x6e002f6f
  80:	70 74 2f 53 	l.cust1 
  84:	57 5f 4e 45 	.word 0x575f4e45
  88:	57 2f 53 57 	.word 0x572f5357
  8c:	2f 62 6f 6f 	.word 0x2f626f6f
  90:	74 00 65 6e 	l.cust2 
  94:	61 62 6c 65 	.word 0x61626c65
  98:	5f 6a 74 61 	.word 0x5f6a7461
  9c:	67 5f 63 74 	.word 0x675f6374
  a0:	72 6c 5f 65 	l.cust1 
  a4:	78 63 65 70 	l.cust3 
  a8:	74 69 6f 6e 	l.cust2 
  ac:	00 73 68 6f 	l.j 1cda268 <__lma_size+0x1cd79c8>
  b0:	72 74 20 75 	l.cust1 
  b4:	6e 73 69 67 	.word 0x6e736967
  b8:	6e 65 64 20 	.word 0x6e656420
  bc:	69 6e 74 00 	.word 0x696e7400
  c0:	73 68 6f 72 	l.cust1 
  c4:	74 20 69 6e 	l.cust2 
  c8:	74 00 47 4e 	l.cust2 
  cc:	55 20 43 20 	.word 0x55204320
  d0:	34 2e 35 2e 	.word 0x342e352e
  d4:	31 2d 6f 72 	.word 0x312d6f72
  d8:	33 32 2d 31 	.word 0x33322d31
  dc:	2e 30 72 63 	.word 0x2e307263
  e0:	Address 0x00000000000000e0 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00 00 00 00 	l.j 0 <__lma_start>
   4:	00 00 00 08 	l.j 24 <__lma_start+0x24>
   8:	00 02 71 00 	l.j 9c408 <__lma_size+0x99b68>
   c:	00 00 00 08 	l.j 2c <__lma_start+0x2c>
  10:	00 00 00 1c 	l.j 80 <__lma_start+0x80>
  14:	00 02 71 04 	l.j 9c424 <__lma_size+0x99b84>
	...
  20:	00 00 00 1c 	l.j 90 <__lma_start+0x90>
  24:	00 00 00 24 	l.j b4 <__lma_start+0xb4>
  28:	00 02 71 00 	l.j 9c428 <__lma_size+0x99b88>
  2c:	00 00 00 24 	l.j bc <__lma_start+0xbc>
  30:	00 00 00 38 	l.j 110 <heap_size+0x10>
  34:	00 02 71 04 	l.j 9c444 <__lma_size+0x99ba4>
	...
  40:	00 00 00 38 	l.j 120 <heap_size+0x20>
  44:	00 00 00 40 	l.j 144 <heap_size+0x44>
  48:	00 02 71 00 	l.j 9c448 <__lma_size+0x99ba8>
  4c:	00 00 00 40 	l.j 14c <heap_size+0x4c>
  50:	00 00 00 dc 	l.j 3c0 <heap_size+0x2c0>
  54:	00 02 71 04 	l.j 9c464 <__lma_size+0x99bc4>
	...
  60:	00 00 00 48 	l.j 180 <heap_size+0x80>
  64:	00 00 00 87 	l.j 280 <heap_size+0x180>
  68:	00 03 7b 7c 	l.j dee58 <__lma_size+0xdc5b8>
  6c:	9f 00 00 00 	l.addi r24,r0,0x0
  70:	88 00 00 00 	l.lws r0,0x0(r0)
  74:	9f 00 03 7b 	l.addi r24,r0,0x37b
  78:	7c 9f 00 00 	l.cust4 
  7c:	00 a0 00 00 	l.j 280007c <__lma_size+0x27fd7dc>
  80:	00 b3 00 03 	l.j 2cc008c <__lma_size+0x2cbd7ec>
  84:	7b 7c 9f 00 	l.cust3 
  88:	00 00 b4 00 	l.j 2d088 <__lma_size+0x2a7e8>
  8c:	00 00 c7 00 	l.j 31c8c <__lma_size+0x2f3ec>
  90:	03 7b 7c 9f 	l.j fdedf30c <__isr_stack_s+0xf9ed730c>
  94:	00 00 00 c8 	l.j 3b4 <heap_size+0x2b4>
  98:	00 00 00 dc 	l.j 408 <except_stack_size+0x8>
  9c:	00 03 7b 7c 	l.j dee8c <__lma_size+0xdc5ec>
  a0:	9f 00 00 00 	l.addi r24,r0,0x0
	...
  ac:	e4 00 00 00 	l.sfeq r0,r0
  b0:	f0 00 02 71 	l.cust5 r0,r0,r0,0x13,0x11
  b4:	00 00 00 00 	l.j b4 <__lma_start+0xb4>
  b8:	f0 00 00 01 	l.cust5 r0,r0,r0,0x0,0x1
  bc:	58 00 02 71 	.word 0x58000271
  c0:	08 00 00 00 	.word 0x08000000
  c4:	00 00 00 00 	l.j c4 <__lma_start+0xc4>
  c8:	00 00 00 01 	l.j cc <__lma_start+0xcc>
  cc:	34 00 00 01 	.word 0x34000001
  d0:	47 00 01 5b 	l.jr r0
	...

Disassembly of section .debug_pubtypes:

00000000 <.debug_pubtypes>:
   0:	00 00 00 17 	l.j 5c <__lma_start+0x5c>
   4:	00 02 00 00 	l.j 80004 <__lma_size+0x7d764>
   8:	00 00 00 00 	l.j 8 <__lma_start+0x8>
   c:	01 5e 00 00 	l.j 578000c <__isr_stack_s+0x177800c>
  10:	00 2c 55 49 	l.j b15534 <__lma_size+0xb12c94>
  14:	4e 54 00 00 	l.maci r20,0x0
  18:	Address 0x0000000000000018 is out of bounds.

