# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_key_led_time_synth.v" \
"../../../../../key_led.srcs/sim_1/new/tb_key_led.v" \

# Do not sort compile order
nosort
