# mips
a simple mips cpu design using verilog

![Uploading 数据通路.jpg…]()
