{"files":[{"patch":"@@ -257,3 +257,3 @@\n-  \/\/ ----------------------------\n-  \/\/ Vector-Scalar Registers\n-  \/\/ ----------------------------\n+\/\/ ----------------------------\n+\/\/ Vector-Scalar Registers\n+\/\/ ----------------------------\n@@ -275,18 +275,18 @@\n-  reg_def VSR14 ( SOC, SOC, Op_VecX, 14, VMRegImpl::Bad());\n-  reg_def VSR15 ( SOC, SOC, Op_VecX, 15, VMRegImpl::Bad());\n-  reg_def VSR16 ( SOC, SOC, Op_VecX, 16, VMRegImpl::Bad());\n-  reg_def VSR17 ( SOC, SOC, Op_VecX, 17, VMRegImpl::Bad());\n-  reg_def VSR18 ( SOC, SOC, Op_VecX, 18, VMRegImpl::Bad());\n-  reg_def VSR19 ( SOC, SOC, Op_VecX, 19, VMRegImpl::Bad());\n-  reg_def VSR20 ( SOC, SOC, Op_VecX, 20, VMRegImpl::Bad());\n-  reg_def VSR21 ( SOC, SOC, Op_VecX, 21, VMRegImpl::Bad());\n-  reg_def VSR22 ( SOC, SOC, Op_VecX, 22, VMRegImpl::Bad());\n-  reg_def VSR23 ( SOC, SOC, Op_VecX, 23, VMRegImpl::Bad());\n-  reg_def VSR24 ( SOC, SOC, Op_VecX, 24, VMRegImpl::Bad());\n-  reg_def VSR25 ( SOC, SOC, Op_VecX, 25, VMRegImpl::Bad());\n-  reg_def VSR26 ( SOC, SOC, Op_VecX, 26, VMRegImpl::Bad());\n-  reg_def VSR27 ( SOC, SOC, Op_VecX, 27, VMRegImpl::Bad());\n-  reg_def VSR28 ( SOC, SOC, Op_VecX, 28, VMRegImpl::Bad());\n-  reg_def VSR29 ( SOC, SOC, Op_VecX, 29, VMRegImpl::Bad());\n-  reg_def VSR30 ( SOC, SOC, Op_VecX, 30, VMRegImpl::Bad());\n-  reg_def VSR31 ( SOC, SOC, Op_VecX, 31, VMRegImpl::Bad());\n+  reg_def VSR14 ( SOC, SOE, Op_VecX, 14, VMRegImpl::Bad());\n+  reg_def VSR15 ( SOC, SOE, Op_VecX, 15, VMRegImpl::Bad());\n+  reg_def VSR16 ( SOC, SOE, Op_VecX, 16, VMRegImpl::Bad());\n+  reg_def VSR17 ( SOC, SOE, Op_VecX, 17, VMRegImpl::Bad());\n+  reg_def VSR18 ( SOC, SOE, Op_VecX, 18, VMRegImpl::Bad());\n+  reg_def VSR19 ( SOC, SOE, Op_VecX, 19, VMRegImpl::Bad());\n+  reg_def VSR20 ( SOC, SOE, Op_VecX, 20, VMRegImpl::Bad());\n+  reg_def VSR21 ( SOC, SOE, Op_VecX, 21, VMRegImpl::Bad());\n+  reg_def VSR22 ( SOC, SOE, Op_VecX, 22, VMRegImpl::Bad());\n+  reg_def VSR23 ( SOC, SOE, Op_VecX, 23, VMRegImpl::Bad());\n+  reg_def VSR24 ( SOC, SOE, Op_VecX, 24, VMRegImpl::Bad());\n+  reg_def VSR25 ( SOC, SOE, Op_VecX, 25, VMRegImpl::Bad());\n+  reg_def VSR26 ( SOC, SOE, Op_VecX, 26, VMRegImpl::Bad());\n+  reg_def VSR27 ( SOC, SOE, Op_VecX, 27, VMRegImpl::Bad());\n+  reg_def VSR28 ( SOC, SOE, Op_VecX, 28, VMRegImpl::Bad());\n+  reg_def VSR29 ( SOC, SOE, Op_VecX, 29, VMRegImpl::Bad());\n+  reg_def VSR30 ( SOC, SOE, Op_VecX, 30, VMRegImpl::Bad());\n+  reg_def VSR31 ( SOC, SOE, Op_VecX, 31, VMRegImpl::Bad());\n@@ -314,12 +314,12 @@\n-  reg_def VSR52 ( SOC, SOC, Op_VecX, 52, VSR52->as_VMReg());\n-  reg_def VSR53 ( SOC, SOC, Op_VecX, 53, VSR53->as_VMReg());\n-  reg_def VSR54 ( SOC, SOC, Op_VecX, 54, VSR54->as_VMReg());\n-  reg_def VSR55 ( SOC, SOC, Op_VecX, 55, VSR55->as_VMReg());\n-  reg_def VSR56 ( SOC, SOC, Op_VecX, 56, VSR56->as_VMReg());\n-  reg_def VSR57 ( SOC, SOC, Op_VecX, 57, VSR57->as_VMReg());\n-  reg_def VSR58 ( SOC, SOC, Op_VecX, 58, VSR58->as_VMReg());\n-  reg_def VSR59 ( SOC, SOC, Op_VecX, 59, VSR59->as_VMReg());\n-  reg_def VSR60 ( SOC, SOC, Op_VecX, 60, VSR60->as_VMReg());\n-  reg_def VSR61 ( SOC, SOC, Op_VecX, 61, VSR61->as_VMReg());\n-  reg_def VSR62 ( SOC, SOC, Op_VecX, 62, VSR62->as_VMReg());\n-  reg_def VSR63 ( SOC, SOC, Op_VecX, 63, VSR63->as_VMReg());\n+  reg_def VSR52 ( SOC, SOE, Op_VecX, 52, VSR52->as_VMReg());\n+  reg_def VSR53 ( SOC, SOE, Op_VecX, 53, VSR53->as_VMReg());\n+  reg_def VSR54 ( SOC, SOE, Op_VecX, 54, VSR54->as_VMReg());\n+  reg_def VSR55 ( SOC, SOE, Op_VecX, 55, VSR55->as_VMReg());\n+  reg_def VSR56 ( SOC, SOE, Op_VecX, 56, VSR56->as_VMReg());\n+  reg_def VSR57 ( SOC, SOE, Op_VecX, 57, VSR57->as_VMReg());\n+  reg_def VSR58 ( SOC, SOE, Op_VecX, 58, VSR58->as_VMReg());\n+  reg_def VSR59 ( SOC, SOE, Op_VecX, 59, VSR59->as_VMReg());\n+  reg_def VSR60 ( SOC, SOE, Op_VecX, 60, VSR60->as_VMReg());\n+  reg_def VSR61 ( SOC, SOE, Op_VecX, 61, VSR61->as_VMReg());\n+  reg_def VSR62 ( SOC, SOE, Op_VecX, 62, VSR62->as_VMReg());\n+  reg_def VSR63 ( SOC, SOE, Op_VecX, 63, VSR63->as_VMReg());\n","filename":"src\/hotspot\/cpu\/ppc\/ppc.ad","additions":33,"deletions":33,"binary":false,"changes":66,"status":"modified"},{"patch":"@@ -2,2 +2,2 @@\n- * Copyright (c) 2000, 2019, Oracle and\/or its affiliates. All rights reserved.\n- * Copyright (c) 2012, 2018 SAP SE. All rights reserved.\n+ * Copyright (c) 2000, 2022, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 2012, 2022 SAP SE. All rights reserved.\n@@ -72,1 +72,5 @@\n-\n+\/\/\n+\/\/  ----------------------------------------------\n+\/\/  On processors with VSX feature:\n+\/\/  vs0-31    Alias for f0-f31 (64 bit, see above)\n+\/\/  vs32-63   Alias for v0-31 (128 bit, see above)\n","filename":"src\/hotspot\/cpu\/ppc\/register_ppc.hpp","additions":7,"deletions":3,"binary":false,"changes":10,"status":"modified"}]}