set init_gnd_net VSS
set init_lef_file {omni_directional_tech.lef omni_directional_sc_single.lef omni_directional_sc.lef}
set init_pwr_net VDD
set init_verilog ${verilog_file}
init_design
