
vvvf.elf:     file format elf32-littlearm


Disassembly of section .program_ptr:

00000000 <prog_ptr>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .init_fun:

00000004 <init>:
   4:	b573      	push	{r0, r1, r4, r5, r6, lr}
   6:	4b23      	ldr	r3, [pc, #140]	; (94 <init+0x90>)
   8:	4c21      	ldr	r4, [pc, #132]	; (90 <init+0x8c>)
   a:	4605      	mov	r5, r0
   c:	4822      	ldr	r0, [pc, #136]	; (98 <init+0x94>)
   e:	447b      	add	r3, pc
  10:	4478      	add	r0, pc
  12:	681b      	ldr	r3, [r3, #0]
  14:	9001      	str	r0, [sp, #4]
  16:	f001 fb79 	bl	170c <InitializeConfiguration>
  1a:	9801      	ldr	r0, [sp, #4]
  1c:	f001 fc32 	bl	1884 <PrintInverterConfig>
  20:	4b1e      	ldr	r3, [pc, #120]	; (9c <init+0x98>)
  22:	491f      	ldr	r1, [pc, #124]	; (a0 <init+0x9c>)
  24:	481f      	ldr	r0, [pc, #124]	; (a4 <init+0xa0>)
  26:	447b      	add	r3, pc
  28:	2600      	movs	r6, #0
  2a:	711e      	strb	r6, [r3, #4]
  2c:	4b1e      	ldr	r3, [pc, #120]	; (a8 <init+0xa4>)
  2e:	447b      	add	r3, pc
  30:	4479      	add	r1, pc
  32:	711e      	strb	r6, [r3, #4]
  34:	4478      	add	r0, pc
  36:	6823      	ldr	r3, [r4, #0]
  38:	4798      	blx	r3
  3a:	491c      	ldr	r1, [pc, #112]	; (ac <init+0xa8>)
  3c:	481c      	ldr	r0, [pc, #112]	; (b0 <init+0xac>)
  3e:	6823      	ldr	r3, [r4, #0]
  40:	4479      	add	r1, pc
  42:	4478      	add	r0, pc
  44:	4798      	blx	r3
  46:	491b      	ldr	r1, [pc, #108]	; (b4 <init+0xb0>)
  48:	481b      	ldr	r0, [pc, #108]	; (b8 <init+0xb4>)
  4a:	6823      	ldr	r3, [r4, #0]
  4c:	4479      	add	r1, pc
  4e:	4478      	add	r0, pc
  50:	4798      	blx	r3
  52:	491a      	ldr	r1, [pc, #104]	; (bc <init+0xb8>)
  54:	481a      	ldr	r0, [pc, #104]	; (c0 <init+0xbc>)
  56:	6823      	ldr	r3, [r4, #0]
  58:	4479      	add	r1, pc
  5a:	4478      	add	r0, pc
  5c:	4798      	blx	r3
  5e:	4919      	ldr	r1, [pc, #100]	; (c4 <init+0xc0>)
  60:	4819      	ldr	r0, [pc, #100]	; (c8 <init+0xc4>)
  62:	6823      	ldr	r3, [r4, #0]
  64:	4479      	add	r1, pc
  66:	4478      	add	r0, pc
  68:	4798      	blx	r3
  6a:	4918      	ldr	r1, [pc, #96]	; (cc <init+0xc8>)
  6c:	4818      	ldr	r0, [pc, #96]	; (d0 <init+0xcc>)
  6e:	6823      	ldr	r3, [r4, #0]
  70:	4479      	add	r1, pc
  72:	4478      	add	r0, pc
  74:	4798      	blx	r3
  76:	4b17      	ldr	r3, [pc, #92]	; (d4 <init+0xd0>)
  78:	4817      	ldr	r0, [pc, #92]	; (d8 <init+0xd4>)
  7a:	447b      	add	r3, pc
  7c:	e9c5 3600 	strd	r3, r6, [r5]
  80:	4478      	add	r0, pc
  82:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
  86:	4798      	blx	r3
  88:	2001      	movs	r0, #1
  8a:	b002      	add	sp, #8
  8c:	bd70      	pop	{r4, r5, r6, pc}
  8e:	bf00      	nop
  90:	1000f800 	andne	pc, r0, r0, lsl #16
  94:	ffffffee 			; <UNDEFINED> instruction: 0xffffffee
  98:	000000e4 	andeq	r0, r0, r4, ror #1
  9c:	000002be 			; <UNDEFINED> instruction: 0x000002be
  a0:	00000f25 	andeq	r0, r0, r5, lsr #30
  a4:	00000a58 	andeq	r0, r0, r8, asr sl
  a8:	00000302 	andeq	r0, r0, r2, lsl #6
  ac:	00000ff1 	strdeq	r0, [r0], -r1
  b0:	00000a5f 	andeq	r0, r0, pc, asr sl
  b4:	00001061 	andeq	r1, r0, r1, rrx
  b8:	00000a67 	andeq	r0, r0, r7, ror #20
  bc:	000014b9 			; <UNDEFINED> instruction: 0x000014b9
  c0:	00000a69 	andeq	r0, r0, r9, ror #20
  c4:	00001531 	andeq	r1, r0, r1, lsr r5
  c8:	00000a73 	andeq	r0, r0, r3, ror sl
  cc:	000015a9 	andeq	r1, r0, r9, lsr #11
  d0:	00000a78 	andeq	r0, r0, r8, ror sl
  d4:	00001303 	andeq	r1, r0, r3, lsl #6
  d8:	00000a7e 	andeq	r0, r0, lr, ror sl

Disassembly of section .data.lfsr:

000000dc <lfsr>:
  dc:	Address 0x00000000000000dc is out of bounds.


Disassembly of section .bss.ActiveSpeedRange:

000000e0 <ActiveSpeedRange>:
	...

Disassembly of section .bss.Conf:

000000f8 <Conf>:
	...

Disassembly of section .bss.active_current_index:

00000288 <active_current_index>:
 288:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.active_hz_index:

0000028c <active_hz_index>:
 28c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.amplitude:

00000290 <amplitude>:
 290:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.buffer_ready_for_consumption:

00000294 <buffer_ready_for_consumption>:
 294:	Address 0x0000000000000294 is out of bounds.


Disassembly of section .bss.buffers:

00000298 <buffers>:
	...

Disassembly of section .bss.consumer_index:

000002a4 <consumer_index>:
 2a4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.current_samples:

000002a8 <current_samples>:
	...

Disassembly of section .bss.generator:

000002d0 <generator>:
	...

Disassembly of section .bss.generator_thread_data:

000002e8 <generator_thread_data>:
	...

Disassembly of section .bss.hz_samples:

000002f0 <hz_samples>:
	...

Disassembly of section .bss.inverter_current:

00000318 <inverter_current>:
 318:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.inverter_enabled:

0000031c <inverter_enabled>:
 31c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.inverter_hz:

00000320 <inverter_hz>:
 320:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_samples_comsumed:

00000324 <last_samples_comsumed>:
 324:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_samples_generated:

00000328 <last_samples_generated>:
 328:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_time:

0000032c <last_time>:
 32c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.motor_poles:

00000330 <motor_poles>:
 330:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.playback_thread_data:

00000334 <playback_thread_data>:
	...

Disassembly of section .bss.producer_index:

0000033c <producer_index>:
 33c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.samples_consumed:

00000340 <samples_consumed>:
 340:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.samples_generated:

00000344 <samples_generated>:
 344:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.lookup_index:

00000348 <lookup_index>:
	...

Disassembly of section .text:

00000350 <__aeabi_drsub>:
 350:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 354:	e002      	b.n	35c <__adddf3>
 356:	bf00      	nop

00000358 <__aeabi_dsub>:
 358:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000035c <__adddf3>:
 35c:	b530      	push	{r4, r5, lr}
 35e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 362:	ea4f 0543 	mov.w	r5, r3, lsl #1
 366:	ea94 0f05 	teq	r4, r5
 36a:	bf08      	it	eq
 36c:	ea90 0f02 	teqeq	r0, r2
 370:	bf1f      	itttt	ne
 372:	ea54 0c00 	orrsne.w	ip, r4, r0
 376:	ea55 0c02 	orrsne.w	ip, r5, r2
 37a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 37e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 382:	f000 80e2 	beq.w	54a <__adddf3+0x1ee>
 386:	ea4f 5454 	mov.w	r4, r4, lsr #21
 38a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 38e:	bfb8      	it	lt
 390:	426d      	neglt	r5, r5
 392:	dd0c      	ble.n	3ae <__adddf3+0x52>
 394:	442c      	add	r4, r5
 396:	ea80 0202 	eor.w	r2, r0, r2
 39a:	ea81 0303 	eor.w	r3, r1, r3
 39e:	ea82 0000 	eor.w	r0, r2, r0
 3a2:	ea83 0101 	eor.w	r1, r3, r1
 3a6:	ea80 0202 	eor.w	r2, r0, r2
 3aa:	ea81 0303 	eor.w	r3, r1, r3
 3ae:	2d36      	cmp	r5, #54	; 0x36
 3b0:	bf88      	it	hi
 3b2:	bd30      	pophi	{r4, r5, pc}
 3b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 3b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 3bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 3c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 3c4:	d002      	beq.n	3cc <__adddf3+0x70>
 3c6:	4240      	negs	r0, r0
 3c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 3cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 3d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 3d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 3d8:	d002      	beq.n	3e0 <__adddf3+0x84>
 3da:	4252      	negs	r2, r2
 3dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 3e0:	ea94 0f05 	teq	r4, r5
 3e4:	f000 80a7 	beq.w	536 <__adddf3+0x1da>
 3e8:	f1a4 0401 	sub.w	r4, r4, #1
 3ec:	f1d5 0e20 	rsbs	lr, r5, #32
 3f0:	db0d      	blt.n	40e <__adddf3+0xb2>
 3f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 3f6:	fa22 f205 	lsr.w	r2, r2, r5
 3fa:	1880      	adds	r0, r0, r2
 3fc:	f141 0100 	adc.w	r1, r1, #0
 400:	fa03 f20e 	lsl.w	r2, r3, lr
 404:	1880      	adds	r0, r0, r2
 406:	fa43 f305 	asr.w	r3, r3, r5
 40a:	4159      	adcs	r1, r3
 40c:	e00e      	b.n	42c <__adddf3+0xd0>
 40e:	f1a5 0520 	sub.w	r5, r5, #32
 412:	f10e 0e20 	add.w	lr, lr, #32
 416:	2a01      	cmp	r2, #1
 418:	fa03 fc0e 	lsl.w	ip, r3, lr
 41c:	bf28      	it	cs
 41e:	f04c 0c02 	orrcs.w	ip, ip, #2
 422:	fa43 f305 	asr.w	r3, r3, r5
 426:	18c0      	adds	r0, r0, r3
 428:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 42c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 430:	d507      	bpl.n	442 <__adddf3+0xe6>
 432:	f04f 0e00 	mov.w	lr, #0
 436:	f1dc 0c00 	rsbs	ip, ip, #0
 43a:	eb7e 0000 	sbcs.w	r0, lr, r0
 43e:	eb6e 0101 	sbc.w	r1, lr, r1
 442:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 446:	d31b      	bcc.n	480 <__adddf3+0x124>
 448:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 44c:	d30c      	bcc.n	468 <__adddf3+0x10c>
 44e:	0849      	lsrs	r1, r1, #1
 450:	ea5f 0030 	movs.w	r0, r0, rrx
 454:	ea4f 0c3c 	mov.w	ip, ip, rrx
 458:	f104 0401 	add.w	r4, r4, #1
 45c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 460:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 464:	f080 809a 	bcs.w	59c <__adddf3+0x240>
 468:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 46c:	bf08      	it	eq
 46e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 472:	f150 0000 	adcs.w	r0, r0, #0
 476:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 47a:	ea41 0105 	orr.w	r1, r1, r5
 47e:	bd30      	pop	{r4, r5, pc}
 480:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 484:	4140      	adcs	r0, r0
 486:	eb41 0101 	adc.w	r1, r1, r1
 48a:	3c01      	subs	r4, #1
 48c:	bf28      	it	cs
 48e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 492:	d2e9      	bcs.n	468 <__adddf3+0x10c>
 494:	f091 0f00 	teq	r1, #0
 498:	bf04      	itt	eq
 49a:	4601      	moveq	r1, r0
 49c:	2000      	moveq	r0, #0
 49e:	fab1 f381 	clz	r3, r1
 4a2:	bf08      	it	eq
 4a4:	3320      	addeq	r3, #32
 4a6:	f1a3 030b 	sub.w	r3, r3, #11
 4aa:	f1b3 0220 	subs.w	r2, r3, #32
 4ae:	da0c      	bge.n	4ca <__adddf3+0x16e>
 4b0:	320c      	adds	r2, #12
 4b2:	dd08      	ble.n	4c6 <__adddf3+0x16a>
 4b4:	f102 0c14 	add.w	ip, r2, #20
 4b8:	f1c2 020c 	rsb	r2, r2, #12
 4bc:	fa01 f00c 	lsl.w	r0, r1, ip
 4c0:	fa21 f102 	lsr.w	r1, r1, r2
 4c4:	e00c      	b.n	4e0 <__adddf3+0x184>
 4c6:	f102 0214 	add.w	r2, r2, #20
 4ca:	bfd8      	it	le
 4cc:	f1c2 0c20 	rsble	ip, r2, #32
 4d0:	fa01 f102 	lsl.w	r1, r1, r2
 4d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 4d8:	bfdc      	itt	le
 4da:	ea41 010c 	orrle.w	r1, r1, ip
 4de:	4090      	lslle	r0, r2
 4e0:	1ae4      	subs	r4, r4, r3
 4e2:	bfa2      	ittt	ge
 4e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 4e8:	4329      	orrge	r1, r5
 4ea:	bd30      	popge	{r4, r5, pc}
 4ec:	ea6f 0404 	mvn.w	r4, r4
 4f0:	3c1f      	subs	r4, #31
 4f2:	da1c      	bge.n	52e <__adddf3+0x1d2>
 4f4:	340c      	adds	r4, #12
 4f6:	dc0e      	bgt.n	516 <__adddf3+0x1ba>
 4f8:	f104 0414 	add.w	r4, r4, #20
 4fc:	f1c4 0220 	rsb	r2, r4, #32
 500:	fa20 f004 	lsr.w	r0, r0, r4
 504:	fa01 f302 	lsl.w	r3, r1, r2
 508:	ea40 0003 	orr.w	r0, r0, r3
 50c:	fa21 f304 	lsr.w	r3, r1, r4
 510:	ea45 0103 	orr.w	r1, r5, r3
 514:	bd30      	pop	{r4, r5, pc}
 516:	f1c4 040c 	rsb	r4, r4, #12
 51a:	f1c4 0220 	rsb	r2, r4, #32
 51e:	fa20 f002 	lsr.w	r0, r0, r2
 522:	fa01 f304 	lsl.w	r3, r1, r4
 526:	ea40 0003 	orr.w	r0, r0, r3
 52a:	4629      	mov	r1, r5
 52c:	bd30      	pop	{r4, r5, pc}
 52e:	fa21 f004 	lsr.w	r0, r1, r4
 532:	4629      	mov	r1, r5
 534:	bd30      	pop	{r4, r5, pc}
 536:	f094 0f00 	teq	r4, #0
 53a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 53e:	bf06      	itte	eq
 540:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 544:	3401      	addeq	r4, #1
 546:	3d01      	subne	r5, #1
 548:	e74e      	b.n	3e8 <__adddf3+0x8c>
 54a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 54e:	bf18      	it	ne
 550:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 554:	d029      	beq.n	5aa <__adddf3+0x24e>
 556:	ea94 0f05 	teq	r4, r5
 55a:	bf08      	it	eq
 55c:	ea90 0f02 	teqeq	r0, r2
 560:	d005      	beq.n	56e <__adddf3+0x212>
 562:	ea54 0c00 	orrs.w	ip, r4, r0
 566:	bf04      	itt	eq
 568:	4619      	moveq	r1, r3
 56a:	4610      	moveq	r0, r2
 56c:	bd30      	pop	{r4, r5, pc}
 56e:	ea91 0f03 	teq	r1, r3
 572:	bf1e      	ittt	ne
 574:	2100      	movne	r1, #0
 576:	2000      	movne	r0, #0
 578:	bd30      	popne	{r4, r5, pc}
 57a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 57e:	d105      	bne.n	58c <__adddf3+0x230>
 580:	0040      	lsls	r0, r0, #1
 582:	4149      	adcs	r1, r1
 584:	bf28      	it	cs
 586:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 58a:	bd30      	pop	{r4, r5, pc}
 58c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 590:	bf3c      	itt	cc
 592:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 596:	bd30      	popcc	{r4, r5, pc}
 598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 59c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 5a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 5a4:	f04f 0000 	mov.w	r0, #0
 5a8:	bd30      	pop	{r4, r5, pc}
 5aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 5ae:	bf1a      	itte	ne
 5b0:	4619      	movne	r1, r3
 5b2:	4610      	movne	r0, r2
 5b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 5b8:	bf1c      	itt	ne
 5ba:	460b      	movne	r3, r1
 5bc:	4602      	movne	r2, r0
 5be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 5c2:	bf06      	itte	eq
 5c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 5c8:	ea91 0f03 	teqeq	r1, r3
 5cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 5d0:	bd30      	pop	{r4, r5, pc}
 5d2:	bf00      	nop

000005d4 <__aeabi_ui2d>:
 5d4:	f090 0f00 	teq	r0, #0
 5d8:	bf04      	itt	eq
 5da:	2100      	moveq	r1, #0
 5dc:	4770      	bxeq	lr
 5de:	b530      	push	{r4, r5, lr}
 5e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 5e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 5e8:	f04f 0500 	mov.w	r5, #0
 5ec:	f04f 0100 	mov.w	r1, #0
 5f0:	e750      	b.n	494 <__adddf3+0x138>
 5f2:	bf00      	nop

000005f4 <__aeabi_i2d>:
 5f4:	f090 0f00 	teq	r0, #0
 5f8:	bf04      	itt	eq
 5fa:	2100      	moveq	r1, #0
 5fc:	4770      	bxeq	lr
 5fe:	b530      	push	{r4, r5, lr}
 600:	f44f 6480 	mov.w	r4, #1024	; 0x400
 604:	f104 0432 	add.w	r4, r4, #50	; 0x32
 608:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 60c:	bf48      	it	mi
 60e:	4240      	negmi	r0, r0
 610:	f04f 0100 	mov.w	r1, #0
 614:	e73e      	b.n	494 <__adddf3+0x138>
 616:	bf00      	nop

00000618 <__aeabi_f2d>:
 618:	0042      	lsls	r2, r0, #1
 61a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 61e:	ea4f 0131 	mov.w	r1, r1, rrx
 622:	ea4f 7002 	mov.w	r0, r2, lsl #28
 626:	bf1f      	itttt	ne
 628:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 62c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 630:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 634:	4770      	bxne	lr
 636:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 63a:	bf08      	it	eq
 63c:	4770      	bxeq	lr
 63e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 642:	bf04      	itt	eq
 644:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 648:	4770      	bxeq	lr
 64a:	b530      	push	{r4, r5, lr}
 64c:	f44f 7460 	mov.w	r4, #896	; 0x380
 650:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 654:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 658:	e71c      	b.n	494 <__adddf3+0x138>
 65a:	bf00      	nop

0000065c <__aeabi_ul2d>:
 65c:	ea50 0201 	orrs.w	r2, r0, r1
 660:	bf08      	it	eq
 662:	4770      	bxeq	lr
 664:	b530      	push	{r4, r5, lr}
 666:	f04f 0500 	mov.w	r5, #0
 66a:	e00a      	b.n	682 <__aeabi_l2d+0x16>

0000066c <__aeabi_l2d>:
 66c:	ea50 0201 	orrs.w	r2, r0, r1
 670:	bf08      	it	eq
 672:	4770      	bxeq	lr
 674:	b530      	push	{r4, r5, lr}
 676:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 67a:	d502      	bpl.n	682 <__aeabi_l2d+0x16>
 67c:	4240      	negs	r0, r0
 67e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 682:	f44f 6480 	mov.w	r4, #1024	; 0x400
 686:	f104 0432 	add.w	r4, r4, #50	; 0x32
 68a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 68e:	f43f aed8 	beq.w	442 <__adddf3+0xe6>
 692:	f04f 0203 	mov.w	r2, #3
 696:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 69a:	bf18      	it	ne
 69c:	3203      	addne	r2, #3
 69e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 6a2:	bf18      	it	ne
 6a4:	3203      	addne	r2, #3
 6a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 6aa:	f1c2 0320 	rsb	r3, r2, #32
 6ae:	fa00 fc03 	lsl.w	ip, r0, r3
 6b2:	fa20 f002 	lsr.w	r0, r0, r2
 6b6:	fa01 fe03 	lsl.w	lr, r1, r3
 6ba:	ea40 000e 	orr.w	r0, r0, lr
 6be:	fa21 f102 	lsr.w	r1, r1, r2
 6c2:	4414      	add	r4, r2
 6c4:	e6bd      	b.n	442 <__adddf3+0xe6>
 6c6:	bf00      	nop
	...

000006d0 <memset>:
 6d0:	0783      	lsls	r3, r0, #30
 6d2:	b530      	push	{r4, r5, lr}
 6d4:	d048      	beq.n	768 <memset+0x98>
 6d6:	1e54      	subs	r4, r2, #1
 6d8:	2a00      	cmp	r2, #0
 6da:	d03f      	beq.n	75c <memset+0x8c>
 6dc:	b2ca      	uxtb	r2, r1
 6de:	4603      	mov	r3, r0
 6e0:	e001      	b.n	6e6 <memset+0x16>
 6e2:	3c01      	subs	r4, #1
 6e4:	d33a      	bcc.n	75c <memset+0x8c>
 6e6:	f803 2b01 	strb.w	r2, [r3], #1
 6ea:	079d      	lsls	r5, r3, #30
 6ec:	d1f9      	bne.n	6e2 <memset+0x12>
 6ee:	2c03      	cmp	r4, #3
 6f0:	d92d      	bls.n	74e <memset+0x7e>
 6f2:	b2cd      	uxtb	r5, r1
 6f4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 6f8:	2c0f      	cmp	r4, #15
 6fa:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 6fe:	d936      	bls.n	76e <memset+0x9e>
 700:	f1a4 0210 	sub.w	r2, r4, #16
 704:	f022 0c0f 	bic.w	ip, r2, #15
 708:	f103 0e20 	add.w	lr, r3, #32
 70c:	44e6      	add	lr, ip
 70e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 712:	f103 0210 	add.w	r2, r3, #16
 716:	e942 5504 	strd	r5, r5, [r2, #-16]
 71a:	e942 5502 	strd	r5, r5, [r2, #-8]
 71e:	3210      	adds	r2, #16
 720:	4572      	cmp	r2, lr
 722:	d1f8      	bne.n	716 <memset+0x46>
 724:	f10c 0201 	add.w	r2, ip, #1
 728:	f014 0f0c 	tst.w	r4, #12
 72c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 730:	f004 0c0f 	and.w	ip, r4, #15
 734:	d013      	beq.n	75e <memset+0x8e>
 736:	f1ac 0304 	sub.w	r3, ip, #4
 73a:	f023 0303 	bic.w	r3, r3, #3
 73e:	3304      	adds	r3, #4
 740:	4413      	add	r3, r2
 742:	f842 5b04 	str.w	r5, [r2], #4
 746:	4293      	cmp	r3, r2
 748:	d1fb      	bne.n	742 <memset+0x72>
 74a:	f00c 0403 	and.w	r4, ip, #3
 74e:	b12c      	cbz	r4, 75c <memset+0x8c>
 750:	b2ca      	uxtb	r2, r1
 752:	441c      	add	r4, r3
 754:	f803 2b01 	strb.w	r2, [r3], #1
 758:	429c      	cmp	r4, r3
 75a:	d1fb      	bne.n	754 <memset+0x84>
 75c:	bd30      	pop	{r4, r5, pc}
 75e:	4664      	mov	r4, ip
 760:	4613      	mov	r3, r2
 762:	2c00      	cmp	r4, #0
 764:	d1f4      	bne.n	750 <memset+0x80>
 766:	e7f9      	b.n	75c <memset+0x8c>
 768:	4603      	mov	r3, r0
 76a:	4614      	mov	r4, r2
 76c:	e7bf      	b.n	6ee <memset+0x1e>
 76e:	461a      	mov	r2, r3
 770:	46a4      	mov	ip, r4
 772:	e7e0      	b.n	736 <memset+0x66>
	...
 780:	5252455b 	subspl	r4, r2, #381681664	; 0x16c00000
 784:	205d524f 	subscs	r5, sp, pc, asr #4
 788:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
 78c:	6b636162 	blvs	18d8d1c <SPWMGenerator_GenerateSamples+0x18d7274>
 790:	72685420 	rsbvc	r5, r8, #32, 8	; 0x20000000
 794:	20646165 	rsbcs	r6, r4, r5, ror #2
 798:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
 79c:	20646576 	rsbcs	r6, r4, r6, ror r5
 7a0:	20726f46 	rsbscs	r6, r2, r6, asr #30
 7a4:	706d6153 	rsbvc	r6, sp, r3, asr r1
 7a8:	4220656c 	eormi	r6, r0, #108, 10	; 0x1b000000
 7ac:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 7b0:	0a217372 	beq	85d580 <SPWMGenerator_GenerateSamples+0x85bad8>
 7b4:	616c5000 	cmnvs	ip, r0
 7b8:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
 7bc:	6f6c206b 	svcvs	0x006c206b
 7c0:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
 7c4:	61657268 	cmnvs	r5, r8, ror #4
 7c8:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
 7cc:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
 7d0:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
 7d4:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
 7e0:	6c696146 	stfvse	f6, [r9], #-280	; 0xfffffee8
 7e4:	74206465 	strtvc	r6, [r0], #-1125	; 0xfffffb9b
 7e8:	6c61206f 	stclvs	0, cr2, [r1], #-444	; 0xfffffe44
 7ec:	61636f6c 	cmnvs	r3, ip, ror #30
 7f0:	62206574 	eorvs	r6, r0, #116, 10	; 0x1d000000
 7f4:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 7f8:	64252072 	strtvs	r2, [r5], #-114	; 0xffffff8e
 7fc:	6567000a 	strbvs	r0, [r7, #-10]!
 800:	6172656e 	cmnvs	r2, lr, ror #10
 804:	5f726f74 	svcpl	0x00726f74
 808:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 80c:	616c7000 	cmnvs	ip, r0
 810:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
 814:	6f6c5f6b 	svcvs	0x006c5f6b
 818:	4700706f 	strmi	r7, [r0, -pc, rrx]
 81c:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
 820:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
 824:	646e6120 	strbtvs	r6, [lr], #-288	; 0xfffffee0
 828:	616c7020 	cmnvs	ip, r0, lsr #32
 82c:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
 830:	6874206b 	ldmdavs	r4!, {r0, r1, r3, r5, r6, sp}^
 834:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 838:	74732073 	ldrbtvc	r2, [r3], #-115	; 0xffffff8d
 83c:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 840:	000a2e64 	andeq	r2, sl, r4, ror #28
 844:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 848:	6f746172 	svcvs	0x00746172
 84c:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
 850:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
 854:	61627961 	cmnvs	r2, r1, ror #18
 858:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
 85c:	61657268 	cmnvs	r5, r8, ror #4
 860:	61207364 			; <UNDEFINED> instruction: 0x61207364
 864:	61206572 			; <UNDEFINED> instruction: 0x61206572
 868:	6165726c 	cmnvs	r5, ip, ror #4
 86c:	72207964 	eorvc	r7, r0, #100, 18	; 0x190000
 870:	696e6e75 	stmdbvs	lr!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 874:	0a2e676e 	beq	b9a634 <SPWMGenerator_GenerateSamples+0xb98b8c>
	...
 880:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 884:	6f746172 	svcvs	0x00746172
 888:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
 88c:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
 890:	61627961 	cmnvs	r2, r1, ror #18
 894:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
 898:	61657268 	cmnvs	r5, r8, ror #4
 89c:	73207364 			; <UNDEFINED> instruction: 0x73207364
 8a0:	70706f74 	rsbsvc	r6, r0, r4, ror pc
 8a4:	0a2e6465 	beq	b99a40 <SPWMGenerator_GenerateSamples+0xb97f98>
 8a8:	6e654700 	cdpvs	7, 6, cr4, cr5, cr0, {0}
 8ac:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
 8b0:	6120726f 			; <UNDEFINED> instruction: 0x6120726f
 8b4:	7020646e 	eorvc	r6, r0, lr, ror #8
 8b8:	6279616c 	rsbsvs	r6, r9, #108, 2
 8bc:	206b6361 	rsbcs	r6, fp, r1, ror #6
 8c0:	65726874 	ldrbvs	r6, [r2, #-2164]!	; 0xfffff78c
 8c4:	20736461 	rsbscs	r6, r3, r1, ror #8
 8c8:	20657261 	rsbcs	r7, r5, r1, ror #4
 8cc:	20746f6e 	rsbscs	r6, r4, lr, ror #30
 8d0:	6e6e7572 	mcrvs	5, 3, r7, cr14, cr2, {3}
 8d4:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
 8d8:	0000000a 	andeq	r0, r0, sl
 8dc:	00000000 	andeq	r0, r0, r0
 8e0:	61736944 	cmnvs	r3, r4, asr #18
 8e4:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
 8e8:	6b6e5500 	blvs	1b95cf0 <SPWMGenerator_GenerateSamples+0x1b94248>
 8ec:	6e776f6e 	cdpvs	15, 7, cr6, cr7, cr14, {3}
 8f0:	6d615200 	sfmvs	f5, 2, [r1, #-0]
 8f4:	73412070 	movtvc	r2, #4208	; 0x1070
 8f8:	00636e79 	rsbeq	r6, r3, r9, ror lr
 8fc:	646e6152 	strbtvs	r6, [lr], #-338	; 0xfffffeae
 900:	53206d6f 			; <UNDEFINED> instruction: 0x53206d6f
 904:	004d5750 	subeq	r5, sp, r0, asr r7
 908:	636e7953 	cmnvs	lr, #1359872	; 0x14c000
 90c:	6e6f7268 	cdpvs	2, 6, cr7, cr15, cr8, {3}
 910:	0073756f 	rsbseq	r7, r3, pc, ror #10
 914:	65786946 	ldrbvs	r6, [r8, #-2374]!	; 0xfffff6ba
 918:	73412064 	movtvc	r2, #4196	; 0x1064
 91c:	00636e79 	rsbeq	r6, r3, r9, ror lr
 920:	4e524157 	mrcmi	1, 2, r4, cr2, cr7, {2}
 924:	3a474e49 	bcc	11d4250 <SPWMGenerator_GenerateSamples+0x11d27a8>
 928:	6d615320 	stclvs	3, cr5, [r1, #-128]!	; 0xffffff80
 92c:	20656c70 	rsbcs	r6, r5, r0, ror ip
 930:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
 934:	6f6f7420 	svcvs	0x006f7420
 938:	67696820 	strbvs	r6, [r9, -r0, lsr #16]!
 93c:	41202168 			; <UNDEFINED> instruction: 0x41202168
 940:	61757463 	cmnvs	r5, r3, ror #8
 944:	25203a6c 	strcs	r3, [r0, #-2668]!	; 0xfffff594
 948:	2c66312e 	stfcse	f3, [r6], #-184	; 0xffffff48
 94c:	70784520 	rsbsvc	r4, r8, r0, lsr #10
 950:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
 954:	25203a64 	strcs	r3, [r0, #-2660]!	; 0xfffff59c
 958:	0a66312e 	beq	198ce18 <SPWMGenerator_GenerateSamples+0x198b370>
 95c:	65472800 	strbvs	r2, [r7, #-2048]	; 0xfffff800
 960:	6172656e 	cmnvs	r2, lr, ror #10
 964:	20646574 	rsbcs	r6, r4, r4, ror r5
 968:	706d6173 	rsbvc	r6, sp, r3, ror r1
 96c:	2f73656c 	svccs	0x0073656c
 970:	25203a73 	strcs	r3, [r0, #-2675]!	; 0xfffff58d
 974:	2966312e 	stmdbcs	r6!, {r1, r2, r3, r5, r8, ip, sp}^
 978:	6f432820 	svcvs	0x00432820
 97c:	6d75736e 	ldclvs	3, cr7, [r5, #-440]!	; 0xfffffe48
 980:	73206465 			; <UNDEFINED> instruction: 0x73206465
 984:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
 988:	732f7365 			; <UNDEFINED> instruction: 0x732f7365
 98c:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
 990:	0a296631 	beq	a5a25c <SPWMGenerator_GenerateSamples+0xa587b4>
 994:	72754300 	rsbsvc	r4, r5, #0, 6
 998:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
 99c:	65705320 	ldrbvs	r5, [r0, #-800]!	; 0xfffffce0
 9a0:	203a6465 	eorscs	r6, sl, r5, ror #8
 9a4:	66312e25 	ldrtvs	r2, [r1], -r5, lsr #28
 9a8:	2f6d6b20 	svccs	0x006d6b20
 9ac:	41000a68 	tstmi	r0, r8, ror #20
 9b0:	76697463 	strbtvc	r7, [r9], -r3, ror #8
 9b4:	70532065 	subsvc	r2, r3, r5, rrx
 9b8:	20646565 	rsbcs	r6, r4, r5, ror #10
 9bc:	676e6152 			; <UNDEFINED> instruction: 0x676e6152
 9c0:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xfffff59b
 9c4:	6d6b2066 	stclvs	0, cr2, [fp, #-408]!	; 0xfffffe68
 9c8:	7420682f 	strtvc	r6, [r0], #-2095	; 0xfffff7d1
 9cc:	6625206f 	strtvs	r2, [r5], -pc, rrx
 9d0:	2f6d6b20 	svccs	0x006d6b20
 9d4:	53000a68 	movwpl	r0, #2664	; 0xa68
 9d8:	204d5750 	subcs	r5, sp, r0, asr r7
 9dc:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
 9e0:	7325203a 			; <UNDEFINED> instruction: 0x7325203a
 9e4:	6143202c 	cmpvs	r3, ip, lsr #32
 9e8:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
 9ec:	72462072 	subvc	r2, r6, #114	; 0x72
 9f0:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
 9f4:	3a79636e 	bcc	1e597b4 <SPWMGenerator_GenerateSamples+0x1e57d0c>
 9f8:	312e2520 			; <UNDEFINED> instruction: 0x312e2520
 9fc:	2c7a4866 	ldclcs	8, cr4, [sl], #-408	; 0xfffffe68
 a00:	706d4120 	rsbvc	r4, sp, r0, lsr #2
 a04:	7574696c 	ldrbvc	r6, [r4, #-2412]!	; 0xfffff694
 a08:	25206564 	strcs	r6, [r0, #-1380]!	; 0xfffffa9c
 a0c:	5666332e 	strbtpl	r3, [r6], -lr, lsr #6
 a10:	0000000a 	andeq	r0, r0, sl
	...
 a20:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 a24:	6f746172 	svcvs	0x00746172
 a28:	6f6c2072 	svcvs	0x006c2072
 a2c:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
 a30:	61657268 	cmnvs	r5, r8, ror #4
 a34:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
 a38:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
 a3c:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
 a40:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
 a50:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 a54:	6f746172 	svcvs	0x00746172
 a58:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
 a5c:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
 a60:	61627961 	cmnvs	r2, r1, ror #18
 a64:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
 a68:	61657268 	cmnvs	r5, r8, ror #4
 a6c:	74207364 	strtvc	r7, [r0], #-868	; 0xfffffc9c
 a70:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 a74:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0xfffffe92
 a78:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 a7c:	6f747320 	svcvs	0x00747320
 a80:	75662070 	strbvc	r2, [r6, #-112]!	; 0xffffff90
 a84:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 a88:	0a2e6e6f 	beq	b9c44c <SPWMGenerator_GenerateSamples+0xb9a9a4>
 a8c:	00000000 	andeq	r0, r0, r0
 a90:	2d747865 	ldclcs	8, cr7, [r4, #-404]!	; 0xfffffe6c
 a94:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 a98:	75612d74 	strbvc	r2, [r1, #-3444]!	; 0xfffff28c
 a9c:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
 aa0:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 aa4:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
 aa8:	6f74732d 	svcvs	0x0074732d
 aac:	75612d70 	strbvc	r2, [r1, #-3440]!	; 0xfffff290
 ab0:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
 ab4:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 ab8:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
 abc:	7465672d 	strbtvc	r6, [r5], #-1837	; 0xfffff8d3
 ac0:	6174732d 	cmnvs	r4, sp, lsr #6
 ac4:	65007374 	strvs	r7, [r0, #-884]	; 0xfffffc8c
 ac8:	732d7478 			; <UNDEFINED> instruction: 0x732d7478
 acc:	6d2d7465 	cfstrsvs	mvf7, [sp, #-404]!	; 0xfffffe6c
 ad0:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
 ad4:	7275632d 	rsbsvc	r6, r5, #-1275068416	; 0xb4000000
 ad8:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
 adc:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
 ae0:	7465732d 	strbtvc	r7, [r5], #-813	; 0xfffffcd3
 ae4:	746f6d2d 	strbtvc	r6, [pc], #-3373	; aec <memset+0x41c>
 ae8:	682d726f 	stmdavs	sp!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
 aec:	7865007a 	stmdavc	r5!, {r1, r3, r4, r5, r6}^
 af0:	65732d74 	ldrbvs	r2, [r3, #-3444]!	; 0xfffff28c
 af4:	6f6d2d74 	svcvs	0x006d2d74
 af8:	2d726f74 	ldclcs	15, cr6, [r2, #-464]!	; 0xfffffe30
 afc:	656c6f70 	strbvs	r6, [ip, #-3952]!	; 0xfffff090
 b00:	75410073 	strbvc	r0, [r1, #-115]	; 0xffffff8d
 b04:	206f6964 	rsbcs	r6, pc, r4, ror #18
 b08:	75646f6d 	strbvc	r6, [r4, #-3949]!	; 0xfffff093
 b0c:	6920656c 	stmdbvs	r0!, {r2, r3, r5, r6, r8, sl, sp, lr}
 b10:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 b14:	7a696c61 	bvc	1a5bca0 <SPWMGenerator_GenerateSamples+0x1a5a1f8>
 b18:	0a2e6465 	beq	b99cb4 <SPWMGenerator_GenerateSamples+0xb9820c>
 b1c:	00000000 	andeq	r0, r0, r0
 b20:	7074754f 	rsbsvc	r7, r4, pc, asr #10
 b24:	44207475 	strtmi	r7, [r0], #-1141	; 0xfffffb8b
 b28:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 b2c:	2064656c 	rsbcs	r6, r4, ip, ror #10
 b30:	6c6c6128 	stfvse	f6, [ip], #-160	; 0xffffff60
 b34:	29733020 	ldmdbcs	r3!, {r5, ip, sp}^
 b38:	72724500 	rsbsvc	r4, r2, #0, 10
 b3c:	203a726f 	eorscs	r7, sl, pc, ror #4
 b40:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
 b44:	70206769 	eorvc	r6, r0, r9, ror #14
 b48:	746e696f 	strbtvc	r6, [lr], #-2415	; 0xfffff691
 b4c:	69207265 	stmdbvs	r0!, {r0, r2, r5, r6, r9, ip, sp, lr}
 b50:	554e2073 	strbpl	r2, [lr, #-115]	; 0xffffff8d
 b54:	0a2e4c4c 	beq	b93c8c <SPWMGenerator_GenerateSamples+0xb921e4>
 b58:	766e4900 	strbtvc	r4, [lr], -r0, lsl #18
 b5c:	65747265 	ldrbvs	r7, [r4, #-613]!	; 0xfffffd9b
 b60:	6f432072 	svcvs	0x00432072
 b64:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
 b68:	74617275 	strbtvc	r7, [r1], #-629	; 0xfffffd8b
 b6c:	3a6e6f69 	bcc	1b9c918 <SPWMGenerator_GenerateSamples+0x1b9ae70>
 b70:	2020000a 	eorcs	r0, r0, sl
 b74:	204d5052 	subcs	r5, sp, r2, asr r0
 b78:	53206f74 			; <UNDEFINED> instruction: 0x53206f74
 b7c:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
 b80:	74615220 	strbtvc	r5, [r1], #-544	; 0xfffffde0
 b84:	203a6f69 	eorscs	r6, sl, r9, ror #30
 b88:	66362e25 	ldrtvs	r2, [r6], -r5, lsr #28
 b8c:	2020000a 	eorcs	r0, r0, sl
 b90:	2078614d 	rsbscs	r6, r8, sp, asr #2
 b94:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
 b98:	25203a64 	strcs	r3, [r0, #-2660]!	; 0xfffff59c
 b9c:	6d6b2066 	stclvs	0, cr2, [fp, #-408]!	; 0xfffffe68
 ba0:	000a682f 	andeq	r6, sl, pc, lsr #16
 ba4:	754e2020 	strbvc	r2, [lr, #-32]	; 0xffffffe0
 ba8:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
 bac:	20666f20 	rsbcs	r6, r6, r0, lsr #30
 bb0:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
 bb4:	61522064 	cmpvs	r2, r4, rrx
 bb8:	7365676e 	cmnvc	r5, #28835840	; 0x1b80000
 bbc:	6425203a 	strtvs	r2, [r5], #-58	; 0xffffffc6
 bc0:	530a000a 	movwpl	r0, #40970	; 0xa00a
 bc4:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
 bc8:	6e615220 	cdpvs	2, 6, cr5, cr1, cr0, {1}
 bcc:	25206567 	strcs	r6, [r0, #-1383]!	; 0xfffffa99
 bd0:	000a3a64 	andeq	r3, sl, r4, ror #20
 bd4:	694d2020 	stmdbvs	sp, {r5, sp}^
 bd8:	7053206e 	subsvc	r2, r3, lr, rrx
 bdc:	3a646565 	bcc	191a178 <SPWMGenerator_GenerateSamples+0x19186d0>
 be0:	20662520 	rsbcs	r2, r6, r0, lsr #10
 be4:	682f6d6b 	stmdavs	pc!, {r0, r1, r3, r5, r6, r8, sl, fp, sp, lr}	; <UNPREDICTABLE>
 be8:	2020000a 	eorcs	r0, r0, sl
 bec:	4d575053 	ldclmi	0, cr5, [r7, #-332]	; 0xfffffeb4
 bf0:	70795420 	rsbsvc	r5, r9, r0, lsr #8
 bf4:	25203a65 	strcs	r3, [r0, #-2661]!	; 0xfffff59b
 bf8:	20000a73 	andcs	r0, r0, r3, ror sl
 bfc:	72614320 	rsbvc	r4, r1, #32, 6	; 0x80000000
 c00:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
 c04:	65724620 	ldrbvs	r4, [r2, #-1568]!	; 0xfffff9e0
 c08:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
 c0c:	53207963 			; <UNDEFINED> instruction: 0x53207963
 c10:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 c14:	6425203a 	strtvs	r2, [r5], #-58	; 0xffffffc6
 c18:	0a7a4820 	beq	1e92ca0 <SPWMGenerator_GenerateSamples+0x1e911f8>
 c1c:	43202000 	nopmi	{0}	; <UNPREDICTABLE>
 c20:	69727261 	ldmdbvs	r2!, {r0, r5, r6, r9, ip, sp, lr}^
 c24:	46207265 	strtmi	r7, [r0], -r5, ror #4
 c28:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
 c2c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 c30:	646e4520 	strbtvs	r4, [lr], #-1312	; 0xfffffae0
 c34:	6425203a 	strtvs	r2, [r5], #-58	; 0xffffffc6
 c38:	0a7a4820 	beq	1e92cc0 <SPWMGenerator_GenerateSamples+0x1e91218>
 c3c:	4e202000 	cdpmi	0, 2, cr2, cr0, cr0, {0}
 c40:	65626d75 	strbvs	r6, [r2, #-3445]!	; 0xfffff28b
 c44:	666f2072 			; <UNDEFINED> instruction: 0x666f2072
 c48:	6c755020 	ldclvs	0, cr5, [r5], #-128	; 0xffffff80
 c4c:	3a736573 	bcc	1cda220 <SPWMGenerator_GenerateSamples+0x1cd8778>
 c50:	0a642520 	beq	190a0d8 <SPWMGenerator_GenerateSamples+0x1908630>
	...

00000c60 <random_lookup_table>:
 c60:	0011002a 	andseq	r0, r1, sl, lsr #32
 c64:	003f0059 	eorseq	r0, pc, r9, asr r0	; <UNPREDICTABLE>
 c68:	0037001f 	eorseq	r0, r7, pc, lsl r0
 c6c:	0048000a 	subeq	r0, r8, sl
 c70:	001c005e 	andseq	r0, ip, lr, asr r0
 c74:	00240005 	eoreq	r0, r4, r5
 c78:	00160051 	andseq	r0, r6, r1, asr r0
 c7c:	000e0044 	andeq	r0, lr, r4, asr #32
 c80:	0031004d 	eorseq	r0, r1, sp, asr #32
 c84:	0021005a 	eoreq	r0, r1, sl, asr r0
 c88:	002d0008 	eoreq	r0, sp, r8
 c8c:	000c0063 	andeq	r0, ip, r3, rrx
 c90:	0019003c 	andseq	r0, r9, ip, lsr r0
 c94:	00280046 	eoreq	r0, r8, r6, asr #32
 c98:	00130053 	andseq	r0, r3, r3, asr r0
 c9c:	00320003 	eorseq	r0, r2, r3
 ca0:	00070058 	andeq	r0, r7, r8, asr r0
 ca4:	001d0041 	andseq	r0, sp, r1, asr #32
 ca8:	0034004a 	eorseq	r0, r4, sl, asr #32
 cac:	00150060 	andseq	r0, r5, r0, rrx
 cb0:	00260001 	eoreq	r0, r6, r1
 cb4:	0010004f 	andseq	r0, r0, pc, asr #32
 cb8:	00220039 	eoreq	r0, r2, r9, lsr r0
 cbc:	002f0055 	eoreq	r0, pc, r5, asr r0	; <UNPREDICTABLE>
 cc0:	001a005c 	andseq	r0, sl, ip, asr r0
 cc4:	002c0009 	eoreq	r0, ip, r9
 cc8:	000d0062 	andeq	r0, sp, r2, rrx
 ccc:	0018003d 	andseq	r0, r8, sp, lsr r0
 cd0:	00270047 	eoreq	r0, r7, r7, asr #32
 cd4:	00120054 	andseq	r0, r2, r4, asr r0
 cd8:	00330004 	eorseq	r0, r3, r4
 cdc:	00060057 	andeq	r0, r6, r7, asr r0
 ce0:	001e0042 	andseq	r0, lr, r2, asr #32
 ce4:	0035004b 	eorseq	r0, r5, fp, asr #32
 ce8:	0014005f 	andseq	r0, r4, pc, asr r0
 cec:	00250002 	eoreq	r0, r5, r2
 cf0:	000f0050 	andeq	r0, pc, r0, asr r0	; <UNPREDICTABLE>
 cf4:	0023003a 	eoreq	r0, r3, sl, lsr r0
 cf8:	00300056 	eorseq	r0, r0, r6, asr r0
 cfc:	001b005b 	andseq	r0, fp, fp, asr r0
 d00:	002e000b 	eoreq	r0, lr, fp
 d04:	00170061 	andseq	r0, r7, r1, rrx
 d08:	0020003e 	eoreq	r0, r0, lr, lsr r0
 d0c:	0036004c 	eorseq	r0, r6, ip, asr #32
 d10:	0029005d 	eoreq	r0, r9, sp, asr r0
 d14:	002b0000 	eoreq	r0, fp, r0
 d18:	0011004e 	andseq	r0, r1, lr, asr #32
 d1c:	0024003b 	eoreq	r0, r4, fp, lsr r0
 d20:	00310052 	eorseq	r0, r1, r2, asr r0
 d24:	00160059 	andseq	r0, r6, r9, asr r0
 d28:	00ea007b 	rsceq	r0, sl, fp, ror r0
 d2c:	009100bd 	ldrheq	r0, [r1], sp
 d30:	00c90043 	sbceq	r0, r9, r3, asr #32
 d34:	00620084 	rsbeq	r0, r2, r4, lsl #1
 d38:	00d200b1 	ldrheq	r0, [r2], #1
 d3c:	00780037 	rsbseq	r0, r8, r7, lsr r0
 d40:	00c80021 	sbceq	r0, r8, r1, lsr #32
 d44:	00960058 	addseq	r0, r6, r8, asr r0
 d48:	0063002c 	rsbeq	r0, r3, ip, lsr #32
 d4c:	0042006f 	subeq	r0, r2, pc, rrx
 d50:	0016004d 	andseq	r0, r6, sp, asr #32
 d54:	00b400c7 	adcseq	r0, r4, r7, asr #1
 d58:	009b001e 	addseq	r0, fp, lr, lsl r0
 d5c:	00a6002b 	adceq	r0, r6, fp, lsr #32
 d60:	00bc005c 	adcseq	r0, ip, ip, asr r0
 d64:	0090000a 	addseq	r0, r0, sl
 d68:	00c7004e 	sbceq	r0, r7, lr, asr #32
 d6c:	007a0041 	rsbseq	r0, sl, r1, asr #32
 d70:	00210057 	eoreq	r0, r1, r7, asr r0
 d74:	006300d2 	ldrdeq	r0, [r3], #-2	; <UNPREDICTABLE>
 d78:	00b1002d 	adcseq	r0, r1, sp, lsr #32
 d7c:	00580042 	subseq	r0, r8, r2, asr #32
 d80:	002c0096 	mlaeq	ip, r6, r0, r0
 d84:	00ea007b 	rsceq	r0, sl, fp, ror r0
 d88:	009100bd 	ldrheq	r0, [r1], sp
 d8c:	00c90043 	sbceq	r0, r9, r3, asr #32
 d90:	00620084 	rsbeq	r0, r2, r4, lsl #1
 d94:	00d200b1 	ldrheq	r0, [r2], #1
 d98:	00780037 	rsbseq	r0, r8, r7, lsr r0
 d9c:	00c80021 	sbceq	r0, r8, r1, lsr #32
 da0:	00960058 	addseq	r0, r6, r8, asr r0
 da4:	0063002c 	rsbeq	r0, r3, ip, lsr #32
 da8:	0042006f 	subeq	r0, r2, pc, rrx
 dac:	0016004d 	andseq	r0, r6, sp, asr #32
 db0:	00b400c7 	adcseq	r0, r4, r7, asr #1
 db4:	009b001e 	addseq	r0, fp, lr, lsl r0
 db8:	00a6002b 	adceq	r0, r6, fp, lsr #32
 dbc:	00bc005c 	adcseq	r0, ip, ip, asr r0
 dc0:	0090000a 	addseq	r0, r0, sl
 dc4:	00c7004e 	sbceq	r0, r7, lr, asr #32
 dc8:	007a0041 	rsbseq	r0, sl, r1, asr #32
 dcc:	00210057 	eoreq	r0, r1, r7, asr r0
 dd0:	006300d2 	ldrdeq	r0, [r3], #-2	; <UNPREDICTABLE>
 dd4:	00b1002d 	adcseq	r0, r1, sp, lsr #32
 dd8:	00580042 	subseq	r0, r8, r2, asr #32
 ddc:	002c0096 	mlaeq	ip, r6, r0, r0
 de0:	00ea007b 	rsceq	r0, sl, fp, ror r0
 de4:	009100bd 	ldrheq	r0, [r1], sp
 de8:	00c90043 	sbceq	r0, r9, r3, asr #32
 dec:	00620084 	rsbeq	r0, r2, r4, lsl #1
 df0:	00d200b1 	ldrheq	r0, [r2], #1
 df4:	00780037 	rsbseq	r0, r8, r7, lsr r0
 df8:	00c80021 	sbceq	r0, r8, r1, lsr #32
 dfc:	00960058 	addseq	r0, r6, r8, asr r0
 e00:	0063002c 	rsbeq	r0, r3, ip, lsr #32
 e04:	0042006f 	subeq	r0, r2, pc, rrx
 e08:	0016004d 	andseq	r0, r6, sp, asr #32
 e0c:	00b400c7 	adcseq	r0, r4, r7, asr #1
 e10:	009b001e 	addseq	r0, fp, lr, lsl r0
 e14:	00a6002b 	adceq	r0, r6, fp, lsr #32
 e18:	00bc005c 	adcseq	r0, ip, ip, asr r0
 e1c:	0090000a 	addseq	r0, r0, sl
 e20:	00c7004e 	sbceq	r0, r7, lr, asr #32
 e24:	007a0041 	rsbseq	r0, sl, r1, asr #32
 e28:	00210057 	eoreq	r0, r1, r7, asr r0
 e2c:	006300d2 	ldrdeq	r0, [r3], #-2	; <UNPREDICTABLE>
 e30:	00b1002d 	adcseq	r0, r1, sp, lsr #32
 e34:	00580042 	subseq	r0, r8, r2, asr #32
 e38:	002c0096 	mlaeq	ip, r6, r0, r0
	...

Disassembly of section .text.playback_loop:

00000e60 <playback_loop>:
 e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 e64:	4c30      	ldr	r4, [pc, #192]	; (f28 <playback_loop+0xc8>)
 e66:	4d31      	ldr	r5, [pc, #196]	; (f2c <playback_loop+0xcc>)
 e68:	4e31      	ldr	r6, [pc, #196]	; (f30 <playback_loop+0xd0>)
 e6a:	447c      	add	r4, pc
 e6c:	447d      	add	r5, pc
 e6e:	447e      	add	r6, pc
 e70:	7923      	ldrb	r3, [r4, #4]
 e72:	b1f3      	cbz	r3, eb2 <playback_loop+0x52>
 e74:	f8df 80bc 	ldr.w	r8, [pc, #188]	; f34 <playback_loop+0xd4>
 e78:	44f8      	add	r8, pc
 e7a:	e012      	b.n	ea2 <playback_loop+0x42>
 e7c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 e80:	2001      	movs	r0, #1
 e82:	4798      	blx	r3
 e84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 e88:	4798      	blx	r3
 e8a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 e8e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 e96:	dd04      	ble.n	ea2 <playback_loop+0x42>
 e98:	4827      	ldr	r0, [pc, #156]	; (f38 <playback_loop+0xd8>)
 e9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 e9e:	4478      	add	r0, pc
 ea0:	4798      	blx	r3
 ea2:	682b      	ldr	r3, [r5, #0]
 ea4:	7932      	ldrb	r2, [r6, #4]
 ea6:	f818 1003 	ldrb.w	r1, [r8, r3]
 eaa:	4f1d      	ldr	r7, [pc, #116]	; (f20 <playback_loop+0xc0>)
 eac:	b949      	cbnz	r1, ec2 <playback_loop+0x62>
 eae:	2a00      	cmp	r2, #0
 eb0:	d1e4      	bne.n	e7c <playback_loop+0x1c>
 eb2:	4b1b      	ldr	r3, [pc, #108]	; (f20 <playback_loop+0xc0>)
 eb4:	4821      	ldr	r0, [pc, #132]	; (f3c <playback_loop+0xdc>)
 eb6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 eba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 ebe:	4478      	add	r0, pc
 ec0:	4718      	bx	r3
 ec2:	2a00      	cmp	r2, #0
 ec4:	d0f5      	beq.n	eb2 <playback_loop+0x52>
 ec6:	4a1e      	ldr	r2, [pc, #120]	; (f40 <playback_loop+0xe0>)
 ec8:	447a      	add	r2, pc
 eca:	6812      	ldr	r2, [r2, #0]
 ecc:	b16a      	cbz	r2, eea <playback_loop+0x8a>
 ece:	481d      	ldr	r0, [pc, #116]	; (f44 <playback_loop+0xe4>)
 ed0:	491d      	ldr	r1, [pc, #116]	; (f48 <playback_loop+0xe8>)
 ed2:	f8d7 23d4 	ldr.w	r2, [r7, #980]	; 0x3d4
 ed6:	ed9f 0a13 	vldr	s0, [pc, #76]	; f24 <playback_loop+0xc4>
 eda:	4478      	add	r0, pc
 edc:	4479      	add	r1, pc
 ede:	edd1 0a00 	vldr	s1, [r1]
 ee2:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 ee6:	21fa      	movs	r1, #250	; 0xfa
 ee8:	4790      	blx	r2
 eea:	4a18      	ldr	r2, [pc, #96]	; (f4c <playback_loop+0xec>)
 eec:	447a      	add	r2, pc
 eee:	f640 4035 	movw	r0, #3125	; 0xc35
 ef2:	6813      	ldr	r3, [r2, #0]
 ef4:	33fa      	adds	r3, #250	; 0xfa
 ef6:	6013      	str	r3, [r2, #0]
 ef8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 efc:	4798      	blx	r3
 efe:	4914      	ldr	r1, [pc, #80]	; (f50 <playback_loop+0xf0>)
 f00:	4a14      	ldr	r2, [pc, #80]	; (f54 <playback_loop+0xf4>)
 f02:	4479      	add	r1, pc
 f04:	447a      	add	r2, pc
 f06:	680b      	ldr	r3, [r1, #0]
 f08:	2000      	movs	r0, #0
 f0a:	54d0      	strb	r0, [r2, r3]
 f0c:	3301      	adds	r3, #1
 f0e:	2203      	movs	r2, #3
 f10:	fb93 f2f2 	sdiv	r2, r3, r2
 f14:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 f18:	1a9b      	subs	r3, r3, r2
 f1a:	600b      	str	r3, [r1, #0]
 f1c:	e7a8      	b.n	e70 <playback_loop+0x10>
 f1e:	bf00      	nop
 f20:	1000f800 	andne	pc, r0, r0, lsl #16
 f24:	479c4000 	ldrmi	r4, [ip, r0]
 f28:	fffff4c6 			; <UNDEFINED> instruction: 0xfffff4c6
 f2c:	fffff434 			; <UNDEFINED> instruction: 0xfffff434
 f30:	fffff4c2 			; <UNDEFINED> instruction: 0xfffff4c2
 f34:	fffff418 			; <UNDEFINED> instruction: 0xfffff418
 f38:	fffff8de 			; <UNDEFINED> instruction: 0xfffff8de
 f3c:	fffff8f3 			; <UNDEFINED> instruction: 0xfffff8f3
 f40:	fffff450 			; <UNDEFINED> instruction: 0xfffff450
 f44:	fffff3ba 			; <UNDEFINED> instruction: 0xfffff3ba
 f48:	fffff3b0 			; <UNDEFINED> instruction: 0xfffff3b0
 f4c:	fffff450 			; <UNDEFINED> instruction: 0xfffff450
 f50:	fffff39e 			; <UNDEFINED> instruction: 0xfffff39e
 f54:	fffff38c 			; <UNDEFINED> instruction: 0xfffff38c

Disassembly of section .text.ext_start_audio_loop:

00000f58 <ext_start_audio_loop>:
     f58:	4b29      	ldr	r3, [pc, #164]	; (1000 <ext_start_audio_loop+0xa8>)
     f5a:	447b      	add	r3, pc
     f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     f60:	791b      	ldrb	r3, [r3, #4]
     f62:	4c26      	ldr	r4, [pc, #152]	; (ffc <ext_start_audio_loop+0xa4>)
     f64:	2b00      	cmp	r3, #0
     f66:	d144      	bne.n	ff2 <ext_start_audio_loop+0x9a>
     f68:	4b26      	ldr	r3, [pc, #152]	; (1004 <ext_start_audio_loop+0xac>)
     f6a:	447b      	add	r3, pc
     f6c:	791d      	ldrb	r5, [r3, #4]
     f6e:	2d00      	cmp	r5, #0
     f70:	d13f      	bne.n	ff2 <ext_start_audio_loop+0x9a>
     f72:	4f25      	ldr	r7, [pc, #148]	; (1008 <ext_start_audio_loop+0xb0>)
     f74:	4e25      	ldr	r6, [pc, #148]	; (100c <ext_start_audio_loop+0xb4>)
     f76:	447f      	add	r7, pc
     f78:	447e      	add	r6, pc
     f7a:	46a8      	mov	r8, r5
     f7c:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
     f80:	20fa      	movs	r0, #250	; 0xfa
     f82:	4798      	blx	r3
     f84:	f847 0b04 	str.w	r0, [r7], #4
     f88:	b948      	cbnz	r0, f9e <ext_start_audio_loop+0x46>
     f8a:	4821      	ldr	r0, [pc, #132]	; (1010 <ext_start_audio_loop+0xb8>)
     f8c:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
     f90:	4629      	mov	r1, r5
     f92:	4478      	add	r0, pc
     f94:	4798      	blx	r3
     f96:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
     f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     f9e:	3501      	adds	r5, #1
     fa0:	2d03      	cmp	r5, #3
     fa2:	f806 8b01 	strb.w	r8, [r6], #1
     fa6:	d1e9      	bne.n	f7c <ext_start_audio_loop+0x24>
     fa8:	4e1a      	ldr	r6, [pc, #104]	; (1014 <ext_start_audio_loop+0xbc>)
     faa:	4d1b      	ldr	r5, [pc, #108]	; (1018 <ext_start_audio_loop+0xc0>)
     fac:	4a1b      	ldr	r2, [pc, #108]	; (101c <ext_start_audio_loop+0xc4>)
     fae:	481c      	ldr	r0, [pc, #112]	; (1020 <ext_start_audio_loop+0xc8>)
     fb0:	f8d4 70c0 	ldr.w	r7, [r4, #192]	; 0xc0
     fb4:	447e      	add	r6, pc
     fb6:	447d      	add	r5, pc
     fb8:	2301      	movs	r3, #1
     fba:	7133      	strb	r3, [r6, #4]
     fbc:	712b      	strb	r3, [r5, #4]
     fbe:	447a      	add	r2, pc
     fc0:	2300      	movs	r3, #0
     fc2:	f44f 6180 	mov.w	r1, #1024	; 0x400
     fc6:	4478      	add	r0, pc
     fc8:	47b8      	blx	r7
     fca:	4a16      	ldr	r2, [pc, #88]	; (1024 <ext_start_audio_loop+0xcc>)
     fcc:	6030      	str	r0, [r6, #0]
     fce:	4816      	ldr	r0, [pc, #88]	; (1028 <ext_start_audio_loop+0xd0>)
     fd0:	f8d4 60c0 	ldr.w	r6, [r4, #192]	; 0xc0
     fd4:	2300      	movs	r3, #0
     fd6:	447a      	add	r2, pc
     fd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
     fdc:	4478      	add	r0, pc
     fde:	47b0      	blx	r6
     fe0:	6028      	str	r0, [r5, #0]
     fe2:	4812      	ldr	r0, [pc, #72]	; (102c <ext_start_audio_loop+0xd4>)
     fe4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
     fe8:	4478      	add	r0, pc
     fea:	4798      	blx	r3
     fec:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
     ff0:	e7d3      	b.n	f9a <ext_start_audio_loop+0x42>
     ff2:	480f      	ldr	r0, [pc, #60]	; (1030 <ext_start_audio_loop+0xd8>)
     ff4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
     ff8:	4478      	add	r0, pc
     ffa:	e7f6      	b.n	fea <ext_start_audio_loop+0x92>
     ffc:	1000f800 	andne	pc, r0, r0, lsl #16
    1000:	fffff38a 			; <UNDEFINED> instruction: 0xfffff38a
    1004:	fffff3c6 			; <UNDEFINED> instruction: 0xfffff3c6
    1008:	fffff31e 			; <UNDEFINED> instruction: 0xfffff31e
    100c:	fffff318 			; <UNDEFINED> instruction: 0xfffff318
    1010:	fffff84a 			; <UNDEFINED> instruction: 0xfffff84a
    1014:	fffff330 			; <UNDEFINED> instruction: 0xfffff330
    1018:	fffff37a 			; <UNDEFINED> instruction: 0xfffff37a
    101c:	fffff83c 			; <UNDEFINED> instruction: 0xfffff83c
    1020:	000002d7 	ldrdeq	r0, [r0], -r7
    1024:	fffff833 			; <UNDEFINED> instruction: 0xfffff833
    1028:	fffffe81 			; <UNDEFINED> instruction: 0xfffffe81
    102c:	fffff82f 			; <UNDEFINED> instruction: 0xfffff82f
    1030:	fffff848 			; <UNDEFINED> instruction: 0xfffff848

Disassembly of section .text.ext_stop_audio_loop:

00001034 <ext_stop_audio_loop>:
    1034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1036:	4b18      	ldr	r3, [pc, #96]	; (1098 <ext_stop_audio_loop+0x64>)
    1038:	4c16      	ldr	r4, [pc, #88]	; (1094 <ext_stop_audio_loop+0x60>)
    103a:	447b      	add	r3, pc
    103c:	791a      	ldrb	r2, [r3, #4]
    103e:	b31a      	cbz	r2, 1088 <ext_stop_audio_loop+0x54>
    1040:	4d16      	ldr	r5, [pc, #88]	; (109c <ext_stop_audio_loop+0x68>)
    1042:	447d      	add	r5, pc
    1044:	792a      	ldrb	r2, [r5, #4]
    1046:	b1fa      	cbz	r2, 1088 <ext_stop_audio_loop+0x54>
    1048:	6818      	ldr	r0, [r3, #0]
    104a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
    104e:	4e14      	ldr	r6, [pc, #80]	; (10a0 <ext_stop_audio_loop+0x6c>)
    1050:	2700      	movs	r7, #0
    1052:	711f      	strb	r7, [r3, #4]
    1054:	712f      	strb	r7, [r5, #4]
    1056:	4790      	blx	r2
    1058:	6828      	ldr	r0, [r5, #0]
    105a:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
    105e:	4798      	blx	r3
    1060:	447e      	add	r6, pc
    1062:	2503      	movs	r5, #3
    1064:	f856 0b04 	ldr.w	r0, [r6], #4
    1068:	b120      	cbz	r0, 1074 <ext_stop_audio_loop+0x40>
    106a:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
    106e:	4798      	blx	r3
    1070:	f846 7c04 	str.w	r7, [r6, #-4]
    1074:	3d01      	subs	r5, #1
    1076:	d1f5      	bne.n	1064 <ext_stop_audio_loop+0x30>
    1078:	480a      	ldr	r0, [pc, #40]	; (10a4 <ext_stop_audio_loop+0x70>)
    107a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    107e:	4478      	add	r0, pc
    1080:	4798      	blx	r3
    1082:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1088:	4807      	ldr	r0, [pc, #28]	; (10a8 <ext_stop_audio_loop+0x74>)
    108a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    108e:	4478      	add	r0, pc
    1090:	e7f6      	b.n	1080 <ext_stop_audio_loop+0x4c>
    1092:	bf00      	nop
    1094:	1000f800 	andne	pc, r0, r0, lsl #16
    1098:	fffff2aa 			; <UNDEFINED> instruction: 0xfffff2aa
    109c:	fffff2ee 			; <UNDEFINED> instruction: 0xfffff2ee
    10a0:	fffff234 			; <UNDEFINED> instruction: 0xfffff234
    10a4:	fffff7fe 			; <UNDEFINED> instruction: 0xfffff7fe
    10a8:	fffff817 			; <UNDEFINED> instruction: 0xfffff817

Disassembly of section .text.ext_get_stats:

000010b0 <ext_get_stats>:
    10b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    10b2:	ed2d 8b02 	vpush	{d8}
    10b6:	4c62      	ldr	r4, [pc, #392]	; (1240 <ext_get_stats+0x190>)
    10b8:	b085      	sub	sp, #20
    10ba:	b129      	cbz	r1, 10c8 <ext_get_stats+0x18>
    10bc:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    10c0:	b005      	add	sp, #20
    10c2:	ecbd 8b02 	vpop	{d8}
    10c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    10c8:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
    10cc:	4798      	blx	r3
    10ce:	4a5e      	ldr	r2, [pc, #376]	; (1248 <ext_get_stats+0x198>)
    10d0:	447a      	add	r2, pc
    10d2:	edd2 7a00 	vldr	s15, [r2]
    10d6:	ee70 7a67 	vsub.f32	s15, s0, s15
    10da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    10de:	eef4 7ac7 	vcmpe.f32	s15, s14
    10e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    10e6:	f2c0 8094 	blt.w	1212 <ext_get_stats+0x162>
    10ea:	4958      	ldr	r1, [pc, #352]	; (124c <ext_get_stats+0x19c>)
    10ec:	4b58      	ldr	r3, [pc, #352]	; (1250 <ext_get_stats+0x1a0>)
    10ee:	4e59      	ldr	r6, [pc, #356]	; (1254 <ext_get_stats+0x1a4>)
    10f0:	ed82 0a00 	vstr	s0, [r2]
    10f4:	4479      	add	r1, pc
    10f6:	447e      	add	r6, pc
    10f8:	447b      	add	r3, pc
    10fa:	680d      	ldr	r5, [r1, #0]
    10fc:	4956      	ldr	r1, [pc, #344]	; (1258 <ext_get_stats+0x1a8>)
    10fe:	681f      	ldr	r7, [r3, #0]
    1100:	6833      	ldr	r3, [r6, #0]
    1102:	6037      	str	r7, [r6, #0]
    1104:	4479      	add	r1, pc
    1106:	1afb      	subs	r3, r7, r3
    1108:	6808      	ldr	r0, [r1, #0]
    110a:	600d      	str	r5, [r1, #0]
    110c:	ee07 3a90 	vmov	s15, r3
    1110:	1a28      	subs	r0, r5, r0
    1112:	eeb8 8a67 	vcvt.f32.u32	s16, s15
    1116:	ee07 0a90 	vmov	s15, r0
    111a:	ee18 0a10 	vmov	r0, s16
    111e:	eef8 8a67 	vcvt.f32.u32	s17, s15
    1122:	f7ff fa79 	bl	618 <__aeabi_f2d>
    1126:	eddf 7a47 	vldr	s15, [pc, #284]	; 1244 <ext_get_stats+0x194>
    112a:	eeb4 8ae7 	vcmpe.f32	s16, s15
    112e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1132:	4606      	mov	r6, r0
    1134:	460f      	mov	r7, r1
    1136:	dd0b      	ble.n	1150 <ext_get_stats+0xa0>
    1138:	a33f      	add	r3, pc, #252	; (adr r3, 1238 <ext_get_stats+0x188>)
    113a:	e9d3 2300 	ldrd	r2, r3, [r3]
    113e:	e9cd 2300 	strd	r2, r3, [sp]
    1142:	4846      	ldr	r0, [pc, #280]	; (125c <ext_get_stats+0x1ac>)
    1144:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1148:	4632      	mov	r2, r6
    114a:	463b      	mov	r3, r7
    114c:	4478      	add	r0, pc
    114e:	4788      	blx	r1
    1150:	ee18 0a90 	vmov	r0, s17
    1154:	f7ff fa60 	bl	618 <__aeabi_f2d>
    1158:	e9cd 0100 	strd	r0, r1, [sp]
    115c:	4840      	ldr	r0, [pc, #256]	; (1260 <ext_get_stats+0x1b0>)
    115e:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1162:	4d40      	ldr	r5, [pc, #256]	; (1264 <ext_get_stats+0x1b4>)
    1164:	4632      	mov	r2, r6
    1166:	463b      	mov	r3, r7
    1168:	4478      	add	r0, pc
    116a:	4788      	blx	r1
    116c:	4b3e      	ldr	r3, [pc, #248]	; (1268 <ext_get_stats+0x1b8>)
    116e:	447b      	add	r3, pc
    1170:	edd3 7a00 	vldr	s15, [r3]
    1174:	4b3d      	ldr	r3, [pc, #244]	; (126c <ext_get_stats+0x1bc>)
    1176:	447b      	add	r3, pc
    1178:	edd3 6a00 	vldr	s13, [r3]
    117c:	4b3c      	ldr	r3, [pc, #240]	; (1270 <ext_get_stats+0x1c0>)
    117e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1182:	447b      	add	r3, pc
    1184:	ee86 7aa7 	vdiv.f32	s14, s13, s15
    1188:	447d      	add	r5, pc
    118a:	edd3 7a00 	vldr	s15, [r3]
    118e:	ee67 7a27 	vmul.f32	s15, s14, s15
    1192:	ee17 0a90 	vmov	r0, s15
    1196:	f7ff fa3f 	bl	618 <__aeabi_f2d>
    119a:	4602      	mov	r2, r0
    119c:	4835      	ldr	r0, [pc, #212]	; (1274 <ext_get_stats+0x1c4>)
    119e:	460b      	mov	r3, r1
    11a0:	4478      	add	r0, pc
    11a2:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    11a6:	4788      	blx	r1
    11a8:	6828      	ldr	r0, [r5, #0]
    11aa:	f7ff fa35 	bl	618 <__aeabi_f2d>
    11ae:	4602      	mov	r2, r0
    11b0:	460b      	mov	r3, r1
    11b2:	6868      	ldr	r0, [r5, #4]
    11b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    11b8:	f7ff fa2e 	bl	618 <__aeabi_f2d>
    11bc:	e9cd 0100 	strd	r0, r1, [sp]
    11c0:	482d      	ldr	r0, [pc, #180]	; (1278 <ext_get_stats+0x1c8>)
    11c2:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    11c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    11ca:	4478      	add	r0, pc
    11cc:	4788      	blx	r1
    11ce:	7a2b      	ldrb	r3, [r5, #8]
    11d0:	2b04      	cmp	r3, #4
    11d2:	d82d      	bhi.n	1230 <ext_get_stats+0x180>
    11d4:	e8df f003 	tbb	[pc, r3]
    11d8:	23200329 			; <UNDEFINED> instruction: 0x23200329
    11dc:	4d270026 	stcmi	0, cr0, [r7, #-152]!	; 0xffffff68
    11e0:	447d      	add	r5, pc
    11e2:	4b27      	ldr	r3, [pc, #156]	; (1280 <ext_get_stats+0x1d0>)
    11e4:	447b      	add	r3, pc
    11e6:	6898      	ldr	r0, [r3, #8]
    11e8:	f7ff fa16 	bl	618 <__aeabi_f2d>
    11ec:	460b      	mov	r3, r1
    11ee:	4925      	ldr	r1, [pc, #148]	; (1284 <ext_get_stats+0x1d4>)
    11f0:	4479      	add	r1, pc
    11f2:	4602      	mov	r2, r0
    11f4:	6808      	ldr	r0, [r1, #0]
    11f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
    11fa:	f7ff fa0d 	bl	618 <__aeabi_f2d>
    11fe:	e9cd 0100 	strd	r0, r1, [sp]
    1202:	4821      	ldr	r0, [pc, #132]	; (1288 <ext_get_stats+0x1d8>)
    1204:	f8d4 60b4 	ldr.w	r6, [r4, #180]	; 0xb4
    1208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    120c:	4629      	mov	r1, r5
    120e:	4478      	add	r0, pc
    1210:	47b0      	blx	r6
    1212:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1216:	e753      	b.n	10c0 <ext_get_stats+0x10>
    1218:	4d1c      	ldr	r5, [pc, #112]	; (128c <ext_get_stats+0x1dc>)
    121a:	447d      	add	r5, pc
    121c:	e7e1      	b.n	11e2 <ext_get_stats+0x132>
    121e:	4d1c      	ldr	r5, [pc, #112]	; (1290 <ext_get_stats+0x1e0>)
    1220:	447d      	add	r5, pc
    1222:	e7de      	b.n	11e2 <ext_get_stats+0x132>
    1224:	4d1b      	ldr	r5, [pc, #108]	; (1294 <ext_get_stats+0x1e4>)
    1226:	447d      	add	r5, pc
    1228:	e7db      	b.n	11e2 <ext_get_stats+0x132>
    122a:	4d1b      	ldr	r5, [pc, #108]	; (1298 <ext_get_stats+0x1e8>)
    122c:	447d      	add	r5, pc
    122e:	e7d8      	b.n	11e2 <ext_get_stats+0x132>
    1230:	4d1a      	ldr	r5, [pc, #104]	; (129c <ext_get_stats+0x1ec>)
    1232:	447d      	add	r5, pc
    1234:	e7d5      	b.n	11e2 <ext_get_stats+0x132>
    1236:	bf00      	nop
    1238:	00000000 	andeq	r0, r0, r0
    123c:	40f38800 	rscsmi	r8, r3, r0, lsl #16
    1240:	1000f800 	andne	pc, r0, r0, lsl #16
    1244:	47bb8000 	ldrmi	r8, [fp, r0]!
    1248:	fffff258 			; <UNDEFINED> instruction: 0xfffff258
    124c:	fffff248 			; <UNDEFINED> instruction: 0xfffff248
    1250:	fffff248 			; <UNDEFINED> instruction: 0xfffff248
    1254:	fffff22e 			; <UNDEFINED> instruction: 0xfffff22e
    1258:	fffff21c 			; <UNDEFINED> instruction: 0xfffff21c
    125c:	fffff7d0 			; <UNDEFINED> instruction: 0xfffff7d0
    1260:	fffff7f1 			; <UNDEFINED> instruction: 0xfffff7f1
    1264:	ffffef54 			; <UNDEFINED> instruction: 0xffffef54
    1268:	fffff1be 			; <UNDEFINED> instruction: 0xfffff1be
    126c:	fffff1a6 			; <UNDEFINED> instruction: 0xfffff1a6
    1270:	ffffef72 			; <UNDEFINED> instruction: 0xffffef72
    1274:	fffff7f1 			; <UNDEFINED> instruction: 0xfffff7f1
    1278:	fffff7e1 			; <UNDEFINED> instruction: 0xfffff7e1
    127c:	fffff730 			; <UNDEFINED> instruction: 0xfffff730
    1280:	fffff0e8 			; <UNDEFINED> instruction: 0xfffff0e8
    1284:	fffff09c 			; <UNDEFINED> instruction: 0xfffff09c
    1288:	fffff7c5 			; <UNDEFINED> instruction: 0xfffff7c5
    128c:	fffff6d3 			; <UNDEFINED> instruction: 0xfffff6d3
    1290:	fffff6d8 			; <UNDEFINED> instruction: 0xfffff6d8
    1294:	fffff6de 			; <UNDEFINED> instruction: 0xfffff6de
    1298:	fffff6b0 			; <UNDEFINED> instruction: 0xfffff6b0
    129c:	fffff6b3 			; <UNDEFINED> instruction: 0xfffff6b3

Disassembly of section .text.generator_loop:

000012a0 <generator_loop>:
    12a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    12a2:	4829      	ldr	r0, [pc, #164]	; (1348 <generator_loop+0xa8>)
    12a4:	4d29      	ldr	r5, [pc, #164]	; (134c <generator_loop+0xac>)
    12a6:	4c2a      	ldr	r4, [pc, #168]	; (1350 <generator_loop+0xb0>)
    12a8:	4e2a      	ldr	r6, [pc, #168]	; (1354 <generator_loop+0xb4>)
    12aa:	4478      	add	r0, pc
    12ac:	f000 fbd0 	bl	1a50 <SPWMGenerator_Init>
    12b0:	447d      	add	r5, pc
    12b2:	447c      	add	r4, pc
    12b4:	447e      	add	r6, pc
    12b6:	792b      	ldrb	r3, [r5, #4]
    12b8:	b16b      	cbz	r3, 12d6 <generator_loop+0x36>
    12ba:	4f27      	ldr	r7, [pc, #156]	; (1358 <generator_loop+0xb8>)
    12bc:	447f      	add	r7, pc
    12be:	e004      	b.n	12ca <generator_loop+0x2a>
    12c0:	4b20      	ldr	r3, [pc, #128]	; (1344 <generator_loop+0xa4>)
    12c2:	2001      	movs	r0, #1
    12c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    12c8:	4798      	blx	r3
    12ca:	6821      	ldr	r1, [r4, #0]
    12cc:	7933      	ldrb	r3, [r6, #4]
    12ce:	5c7a      	ldrb	r2, [r7, r1]
    12d0:	b152      	cbz	r2, 12e8 <generator_loop+0x48>
    12d2:	2b00      	cmp	r3, #0
    12d4:	d1f4      	bne.n	12c0 <generator_loop+0x20>
    12d6:	4b1b      	ldr	r3, [pc, #108]	; (1344 <generator_loop+0xa4>)
    12d8:	4820      	ldr	r0, [pc, #128]	; (135c <generator_loop+0xbc>)
    12da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
    12de:	4478      	add	r0, pc
    12e0:	b003      	add	sp, #12
    12e2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    12e6:	4718      	bx	r3
    12e8:	2b00      	cmp	r3, #0
    12ea:	d0f4      	beq.n	12d6 <generator_loop+0x36>
    12ec:	4b1c      	ldr	r3, [pc, #112]	; (1360 <generator_loop+0xc0>)
    12ee:	481d      	ldr	r0, [pc, #116]	; (1364 <generator_loop+0xc4>)
    12f0:	447b      	add	r3, pc
    12f2:	4478      	add	r0, pc
    12f4:	681b      	ldr	r3, [r3, #0]
    12f6:	9300      	str	r3, [sp, #0]
    12f8:	4b1b      	ldr	r3, [pc, #108]	; (1368 <generator_loop+0xc8>)
    12fa:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    12fe:	481b      	ldr	r0, [pc, #108]	; (136c <generator_loop+0xcc>)
    1300:	447b      	add	r3, pc
    1302:	edd3 0a00 	vldr	s1, [r3]
    1306:	4b1a      	ldr	r3, [pc, #104]	; (1370 <generator_loop+0xd0>)
    1308:	447b      	add	r3, pc
    130a:	ed93 0a00 	vldr	s0, [r3]
    130e:	4b19      	ldr	r3, [pc, #100]	; (1374 <generator_loop+0xd4>)
    1310:	22fa      	movs	r2, #250	; 0xfa
    1312:	447b      	add	r3, pc
    1314:	4478      	add	r0, pc
    1316:	f000 fbc7 	bl	1aa8 <SPWMGenerator_GenerateSamples>
    131a:	4b17      	ldr	r3, [pc, #92]	; (1378 <generator_loop+0xd8>)
    131c:	4917      	ldr	r1, [pc, #92]	; (137c <generator_loop+0xdc>)
    131e:	447b      	add	r3, pc
    1320:	4479      	add	r1, pc
    1322:	6018      	str	r0, [r3, #0]
    1324:	6823      	ldr	r3, [r4, #0]
    1326:	2201      	movs	r2, #1
    1328:	54fa      	strb	r2, [r7, r3]
    132a:	680a      	ldr	r2, [r1, #0]
    132c:	32fa      	adds	r2, #250	; 0xfa
    132e:	3301      	adds	r3, #1
    1330:	600a      	str	r2, [r1, #0]
    1332:	2203      	movs	r2, #3
    1334:	fb93 f2f2 	sdiv	r2, r3, r2
    1338:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    133c:	1a9b      	subs	r3, r3, r2
    133e:	6023      	str	r3, [r4, #0]
    1340:	e7b9      	b.n	12b6 <generator_loop+0x16>
    1342:	bf00      	nop
    1344:	1000f800 	andne	pc, r0, r0, lsl #16
    1348:	fffff022 			; <UNDEFINED> instruction: 0xfffff022
    134c:	fffff034 			; <UNDEFINED> instruction: 0xfffff034
    1350:	fffff086 			; <UNDEFINED> instruction: 0xfffff086
    1354:	fffff030 			; <UNDEFINED> instruction: 0xfffff030
    1358:	ffffefd4 			; <UNDEFINED> instruction: 0xffffefd4
    135c:	fffff73e 			; <UNDEFINED> instruction: 0xfffff73e
    1360:	fffff03c 			; <UNDEFINED> instruction: 0xfffff03c
    1364:	ffffefa2 			; <UNDEFINED> instruction: 0xffffefa2
    1368:	ffffedf4 			; <UNDEFINED> instruction: 0xffffedf4
    136c:	ffffefb8 			; <UNDEFINED> instruction: 0xffffefb8
    1370:	fffff014 			; <UNDEFINED> instruction: 0xfffff014
    1374:	ffffedca 			; <UNDEFINED> instruction: 0xffffedca
    1378:	ffffeffa 			; <UNDEFINED> instruction: 0xffffeffa
    137c:	fffff020 			; <UNDEFINED> instruction: 0xfffff020

Disassembly of section .text.stop:

00001380 <stop>:
    1380:	4b16      	ldr	r3, [pc, #88]	; (13dc <stop+0x5c>)
    1382:	447b      	add	r3, pc
    1384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1388:	791a      	ldrb	r2, [r3, #4]
    138a:	b31a      	cbz	r2, 13d4 <stop+0x54>
    138c:	4d14      	ldr	r5, [pc, #80]	; (13e0 <stop+0x60>)
    138e:	447d      	add	r5, pc
    1390:	792a      	ldrb	r2, [r5, #4]
    1392:	b1fa      	cbz	r2, 13d4 <stop+0x54>
    1394:	4c10      	ldr	r4, [pc, #64]	; (13d8 <stop+0x58>)
    1396:	6818      	ldr	r0, [r3, #0]
    1398:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
    139c:	4e11      	ldr	r6, [pc, #68]	; (13e4 <stop+0x64>)
    139e:	2700      	movs	r7, #0
    13a0:	711f      	strb	r7, [r3, #4]
    13a2:	712f      	strb	r7, [r5, #4]
    13a4:	4790      	blx	r2
    13a6:	6828      	ldr	r0, [r5, #0]
    13a8:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
    13ac:	4798      	blx	r3
    13ae:	447e      	add	r6, pc
    13b0:	2503      	movs	r5, #3
    13b2:	f856 0b04 	ldr.w	r0, [r6], #4
    13b6:	b120      	cbz	r0, 13c2 <stop+0x42>
    13b8:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
    13bc:	4798      	blx	r3
    13be:	f846 7c04 	str.w	r7, [r6, #-4]
    13c2:	3d01      	subs	r5, #1
    13c4:	d1f5      	bne.n	13b2 <stop+0x32>
    13c6:	4808      	ldr	r0, [pc, #32]	; (13e8 <stop+0x68>)
    13c8:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    13cc:	4478      	add	r0, pc
    13ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    13d2:	4718      	bx	r3
    13d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    13d8:	1000f800 	andne	pc, r0, r0, lsl #16
    13dc:	ffffef62 			; <UNDEFINED> instruction: 0xffffef62
    13e0:	ffffefa2 			; <UNDEFINED> instruction: 0xffffefa2
    13e4:	ffffeee6 			; <UNDEFINED> instruction: 0xffffeee6
    13e8:	fffff680 			; <UNDEFINED> instruction: 0xfffff680

Disassembly of section .text.map_value:

000013ec <map_value>:
    13ec:	eef4 0a41 	vcmp.f32	s1, s2
    13f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    13f4:	d019      	beq.n	142a <map_value+0x3e>
    13f6:	ee30 0a60 	vsub.f32	s0, s0, s1
    13fa:	ee31 1a60 	vsub.f32	s2, s2, s1
    13fe:	ee32 7a61 	vsub.f32	s14, s4, s3
    1402:	eec0 6a01 	vdiv.f32	s13, s0, s2
    1406:	eef0 7a61 	vmov.f32	s15, s3
    140a:	eee6 7a87 	vfma.f32	s15, s13, s14
    140e:	eef4 1ae7 	vcmpe.f32	s3, s15
    1412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1416:	dc08      	bgt.n	142a <map_value+0x3e>
    1418:	eeb4 2ae7 	vcmpe.f32	s4, s15
    141c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1420:	bf54      	ite	pl
    1422:	eef0 1a67 	vmovpl.f32	s3, s15
    1426:	eef0 1a42 	vmovmi.f32	s3, s4
    142a:	eeb0 0a61 	vmov.f32	s0, s3
    142e:	4770      	bx	lr

Disassembly of section .text.update_spwm_settings:

00001430 <update_spwm_settings>:
    1430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1434:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 14fc <update_spwm_settings+0xcc>
    1438:	4f31      	ldr	r7, [pc, #196]	; (1500 <update_spwm_settings+0xd0>)
    143a:	4e32      	ldr	r6, [pc, #200]	; (1504 <update_spwm_settings+0xd4>)
    143c:	4c32      	ldr	r4, [pc, #200]	; (1508 <update_spwm_settings+0xd8>)
    143e:	ed9f 2a2a 	vldr	s4, [pc, #168]	; 14e8 <update_spwm_settings+0xb8>
    1442:	eddf 1a2a 	vldr	s3, [pc, #168]	; 14ec <update_spwm_settings+0xbc>
    1446:	ed9f 1a2a 	vldr	s2, [pc, #168]	; 14f0 <update_spwm_settings+0xc0>
    144a:	4d30      	ldr	r5, [pc, #192]	; (150c <update_spwm_settings+0xdc>)
    144c:	44f8      	add	r8, pc
    144e:	edd8 7a00 	vldr	s15, [r8]
    1452:	447f      	add	r7, pc
    1454:	ed97 7a00 	vldr	s14, [r7]
    1458:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    145c:	ed2d 8b02 	vpush	{d8}
    1460:	ee87 8a27 	vdiv.f32	s16, s14, s15
    1464:	447e      	add	r6, pc
    1466:	447c      	add	r4, pc
    1468:	b086      	sub	sp, #24
    146a:	447d      	add	r5, pc
    146c:	edd6 7a00 	vldr	s15, [r6]
    1470:	ed94 0a00 	vldr	s0, [r4]
    1474:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
    1478:	ee28 8a27 	vmul.f32	s16, s16, s15
    147c:	f7ff ffb6 	bl	13ec <map_value>
    1480:	ed9f 1a1c 	vldr	s2, [pc, #112]	; 14f4 <update_spwm_settings+0xc4>
    1484:	ed85 0a00 	vstr	s0, [r5]
    1488:	eeb0 2a00 	vmov.f32	s4, #0	; 0x40000000  2.0
    148c:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
    1490:	eef2 0a0e 	vmov.f32	s1, #46	; 0x41700000  15.0
    1494:	eeb0 0a48 	vmov.f32	s0, s16
    1498:	f7ff ffa8 	bl	13ec <map_value>
    149c:	edd5 7a00 	vldr	s15, [r5]
    14a0:	ed9f 7a15 	vldr	s14, [pc, #84]	; 14f8 <update_spwm_settings+0xc8>
    14a4:	edd4 0a00 	vldr	s1, [r4]
    14a8:	ee77 7a87 	vadd.f32	s15, s15, s14
    14ac:	466c      	mov	r4, sp
    14ae:	ee27 0a80 	vmul.f32	s0, s15, s0
    14b2:	edd8 7a00 	vldr	s15, [r8]
    14b6:	ed85 0a00 	vstr	s0, [r5]
    14ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    14be:	ed97 0a00 	vldr	s0, [r7]
    14c2:	4d13      	ldr	r5, [pc, #76]	; (1510 <update_spwm_settings+0xe0>)
    14c4:	ee80 0a27 	vdiv.f32	s0, s0, s15
    14c8:	4631      	mov	r1, r6
    14ca:	4620      	mov	r0, r4
    14cc:	f000 f978 	bl	17c0 <GetSpeedRangeAtRPM>
    14d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    14d2:	447d      	add	r5, pc
    14d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    14d6:	e894 0003 	ldmia.w	r4, {r0, r1}
    14da:	e885 0003 	stmia.w	r5, {r0, r1}
    14de:	b006      	add	sp, #24
    14e0:	ecbd 8b02 	vpop	{d8}
    14e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    14e8:	3eb33333 	mrccc	3, 5, r3, cr3, cr3, {1}
    14ec:	00000000 	andeq	r0, r0, r0
    14f0:	42f00000 	rscsmi	r0, r0, #0
    14f4:	42200000 	eormi	r0, r0, #0
    14f8:	3da3d70a 	stccc	7, cr13, [r3, #40]!	; 0x28
    14fc:	ffffeee0 			; <UNDEFINED> instruction: 0xffffeee0
    1500:	ffffeeca 			; <UNDEFINED> instruction: 0xffffeeca
    1504:	ffffec90 			; <UNDEFINED> instruction: 0xffffec90
    1508:	ffffeeae 			; <UNDEFINED> instruction: 0xffffeeae
    150c:	ffffee22 			; <UNDEFINED> instruction: 0xffffee22
    1510:	ffffec0a 			; <UNDEFINED> instruction: 0xffffec0a

Disassembly of section .text.ext_set_motor_current:

00001514 <ext_set_motor_current>:
    1514:	2901      	cmp	r1, #1
    1516:	b538      	push	{r3, r4, r5, lr}
    1518:	4c1a      	ldr	r4, [pc, #104]	; (1584 <ext_set_motor_current+0x70>)
    151a:	4605      	mov	r5, r0
    151c:	d002      	beq.n	1524 <ext_set_motor_current+0x10>
    151e:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    1522:	bd38      	pop	{r3, r4, r5, pc}
    1524:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    1526:	6800      	ldr	r0, [r0, #0]
    1528:	4798      	blx	r3
    152a:	2800      	cmp	r0, #0
    152c:	d0f7      	beq.n	151e <ext_set_motor_current+0xa>
    152e:	6828      	ldr	r0, [r5, #0]
    1530:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    1532:	4798      	blx	r3
    1534:	4915      	ldr	r1, [pc, #84]	; (158c <ext_set_motor_current+0x78>)
    1536:	4a16      	ldr	r2, [pc, #88]	; (1590 <ext_set_motor_current+0x7c>)
    1538:	eddf 7a13 	vldr	s15, [pc, #76]	; 1588 <ext_set_motor_current+0x74>
    153c:	4479      	add	r1, pc
    153e:	447a      	add	r2, pc
    1540:	680b      	ldr	r3, [r1, #0]
    1542:	eb02 0083 	add.w	r0, r2, r3, lsl #2
    1546:	ed80 0a00 	vstr	s0, [r0]
    154a:	3301      	adds	r3, #1
    154c:	200a      	movs	r0, #10
    154e:	fb93 f5f0 	sdiv	r5, r3, r0
    1552:	fb00 3315 	mls	r3, r0, r5, r3
    1556:	600b      	str	r3, [r1, #0]
    1558:	4613      	mov	r3, r2
    155a:	2200      	movs	r2, #0
    155c:	ecb3 7a01 	vldmia	r3!, {s14}
    1560:	3201      	adds	r2, #1
    1562:	2a0a      	cmp	r2, #10
    1564:	ee77 7a87 	vadd.f32	s15, s15, s14
    1568:	d1f8      	bne.n	155c <ext_set_motor_current+0x48>
    156a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
    156e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    1572:	4b08      	ldr	r3, [pc, #32]	; (1594 <ext_set_motor_current+0x80>)
    1574:	447b      	add	r3, pc
    1576:	ed83 7a00 	vstr	s14, [r3]
    157a:	f7ff ff59 	bl	1430 <update_spwm_settings>
    157e:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1582:	e7ce      	b.n	1522 <ext_set_motor_current+0xe>
    1584:	1000f800 	andne	pc, r0, r0, lsl #16
    1588:	00000000 	andeq	r0, r0, r0
    158c:	ffffed48 			; <UNDEFINED> instruction: 0xffffed48
    1590:	ffffed66 			; <UNDEFINED> instruction: 0xffffed66
    1594:	ffffeda0 			; <UNDEFINED> instruction: 0xffffeda0

Disassembly of section .text.ext_set_motor_hz:

00001598 <ext_set_motor_hz>:
    1598:	2901      	cmp	r1, #1
    159a:	b538      	push	{r3, r4, r5, lr}
    159c:	4c1a      	ldr	r4, [pc, #104]	; (1608 <ext_set_motor_hz+0x70>)
    159e:	4605      	mov	r5, r0
    15a0:	d002      	beq.n	15a8 <ext_set_motor_hz+0x10>
    15a2:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    15a6:	bd38      	pop	{r3, r4, r5, pc}
    15a8:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    15aa:	6800      	ldr	r0, [r0, #0]
    15ac:	4798      	blx	r3
    15ae:	2800      	cmp	r0, #0
    15b0:	d0f7      	beq.n	15a2 <ext_set_motor_hz+0xa>
    15b2:	6828      	ldr	r0, [r5, #0]
    15b4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    15b6:	4798      	blx	r3
    15b8:	4915      	ldr	r1, [pc, #84]	; (1610 <ext_set_motor_hz+0x78>)
    15ba:	4a16      	ldr	r2, [pc, #88]	; (1614 <ext_set_motor_hz+0x7c>)
    15bc:	eddf 7a13 	vldr	s15, [pc, #76]	; 160c <ext_set_motor_hz+0x74>
    15c0:	4479      	add	r1, pc
    15c2:	447a      	add	r2, pc
    15c4:	680b      	ldr	r3, [r1, #0]
    15c6:	eb02 0083 	add.w	r0, r2, r3, lsl #2
    15ca:	ed80 0a00 	vstr	s0, [r0]
    15ce:	3301      	adds	r3, #1
    15d0:	200a      	movs	r0, #10
    15d2:	fb93 f5f0 	sdiv	r5, r3, r0
    15d6:	fb00 3315 	mls	r3, r0, r5, r3
    15da:	600b      	str	r3, [r1, #0]
    15dc:	4613      	mov	r3, r2
    15de:	2200      	movs	r2, #0
    15e0:	ecb3 7a01 	vldmia	r3!, {s14}
    15e4:	3201      	adds	r2, #1
    15e6:	2a0a      	cmp	r2, #10
    15e8:	ee77 7a87 	vadd.f32	s15, s15, s14
    15ec:	d1f8      	bne.n	15e0 <ext_set_motor_hz+0x48>
    15ee:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
    15f2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    15f6:	4b08      	ldr	r3, [pc, #32]	; (1618 <ext_set_motor_hz+0x80>)
    15f8:	447b      	add	r3, pc
    15fa:	ed83 7a00 	vstr	s14, [r3]
    15fe:	f7ff ff17 	bl	1430 <update_spwm_settings>
    1602:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1606:	e7ce      	b.n	15a6 <ext_set_motor_hz+0xe>
    1608:	1000f800 	andne	pc, r0, r0, lsl #16
    160c:	00000000 	andeq	r0, r0, r0
    1610:	ffffecc8 			; <UNDEFINED> instruction: 0xffffecc8
    1614:	ffffed2a 			; <UNDEFINED> instruction: 0xffffed2a
    1618:	ffffed24 			; <UNDEFINED> instruction: 0xffffed24

Disassembly of section .text.ext_set_motor_poles:

0000161c <ext_set_motor_poles>:
    161c:	2901      	cmp	r1, #1
    161e:	b538      	push	{r3, r4, r5, lr}
    1620:	4c0c      	ldr	r4, [pc, #48]	; (1654 <ext_set_motor_poles+0x38>)
    1622:	4605      	mov	r5, r0
    1624:	d002      	beq.n	162c <ext_set_motor_poles+0x10>
    1626:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    162a:	bd38      	pop	{r3, r4, r5, pc}
    162c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    162e:	6800      	ldr	r0, [r0, #0]
    1630:	4798      	blx	r3
    1632:	2800      	cmp	r0, #0
    1634:	d0f7      	beq.n	1626 <ext_set_motor_poles+0xa>
    1636:	6828      	ldr	r0, [r5, #0]
    1638:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    163a:	4798      	blx	r3
    163c:	4b06      	ldr	r3, [pc, #24]	; (1658 <ext_set_motor_poles+0x3c>)
    163e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
    1642:	447b      	add	r3, pc
    1644:	ed83 0a00 	vstr	s0, [r3]
    1648:	f7ff fef2 	bl	1430 <update_spwm_settings>
    164c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
    1650:	e7eb      	b.n	162a <ext_set_motor_poles+0xe>
    1652:	bf00      	nop
    1654:	1000f800 	andne	pc, r0, r0, lsl #16
    1658:	ffffecea 			; <UNDEFINED> instruction: 0xffffecea

Disassembly of section .text.wheel_diameter_to_kmh_factor:

0000165c <wheel_diameter_to_kmh_factor>:
    165c:	eddf 7a06 	vldr	s15, [pc, #24]	; 1678 <wheel_diameter_to_kmh_factor+0x1c>
    1660:	ee20 0a27 	vmul.f32	s0, s0, s15
    1664:	eddf 7a05 	vldr	s15, [pc, #20]	; 167c <wheel_diameter_to_kmh_factor+0x20>
    1668:	ee20 0a27 	vmul.f32	s0, s0, s15
    166c:	eddf 7a04 	vldr	s15, [pc, #16]	; 1680 <wheel_diameter_to_kmh_factor+0x24>
    1670:	ee20 0a27 	vmul.f32	s0, s0, s15
    1674:	4770      	bx	lr
    1676:	bf00      	nop
    1678:	40490fdb 	ldrdmi	r0, [r9], #-251	; 0xffffff05
    167c:	358637bd 	strcc	r3, [r6, #1981]	; 0x7bd
    1680:	42700000 	rsbsmi	r0, r0, #0

Disassembly of section .text.AddSPWM_AsyncFixed:

00001684 <AddSPWM_AsyncFixed>:
    1684:	290f      	cmp	r1, #15
    1686:	b530      	push	{r4, r5, lr}
    1688:	dc12      	bgt.n	16b0 <AddSPWM_AsyncFixed+0x2c>
    168a:	2318      	movs	r3, #24
    168c:	fb03 0401 	mla	r4, r3, r1, r0
    1690:	fb01 3303 	mla	r3, r1, r3, r3
    1694:	2501      	movs	r5, #1
    1696:	4403      	add	r3, r0
    1698:	7525      	strb	r5, [r4, #20]
    169a:	61a2      	str	r2, [r4, #24]
    169c:	605a      	str	r2, [r3, #4]
    169e:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
    16a2:	ed84 0a03 	vstr	s0, [r4, #12]
    16a6:	442b      	add	r3, r5
    16a8:	edc4 0a04 	vstr	s1, [r4, #16]
    16ac:	f8c0 318c 	str.w	r3, [r0, #396]	; 0x18c
    16b0:	bd30      	pop	{r4, r5, pc}

Disassembly of section .text.AddSPWM_AsyncRamp:

000016b2 <AddSPWM_AsyncRamp>:
    16b2:	290f      	cmp	r1, #15
    16b4:	b570      	push	{r4, r5, r6, lr}
    16b6:	dc12      	bgt.n	16de <AddSPWM_AsyncRamp+0x2c>
    16b8:	2418      	movs	r4, #24
    16ba:	fb04 0501 	mla	r5, r4, r1, r0
    16be:	fb01 4404 	mla	r4, r1, r4, r4
    16c2:	2602      	movs	r6, #2
    16c4:	4404      	add	r4, r0
    16c6:	752e      	strb	r6, [r5, #20]
    16c8:	61aa      	str	r2, [r5, #24]
    16ca:	6063      	str	r3, [r4, #4]
    16cc:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
    16d0:	ed85 0a03 	vstr	s0, [r5, #12]
    16d4:	3301      	adds	r3, #1
    16d6:	edc5 0a04 	vstr	s1, [r5, #16]
    16da:	f8c0 318c 	str.w	r3, [r0, #396]	; 0x18c
    16de:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.AddSPWM_Sync:

000016e0 <AddSPWM_Sync>:
    16e0:	290f      	cmp	r1, #15
    16e2:	b530      	push	{r4, r5, lr}
    16e4:	dc11      	bgt.n	170a <AddSPWM_Sync+0x2a>
    16e6:	2318      	movs	r3, #24
    16e8:	fb03 0401 	mla	r4, r3, r1, r0
    16ec:	fb01 3303 	mla	r3, r1, r3, r3
    16f0:	4403      	add	r3, r0
    16f2:	2504      	movs	r5, #4
    16f4:	7525      	strb	r5, [r4, #20]
    16f6:	609a      	str	r2, [r3, #8]
    16f8:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
    16fc:	ed84 0a03 	vstr	s0, [r4, #12]
    1700:	3301      	adds	r3, #1
    1702:	edc4 0a04 	vstr	s1, [r4, #16]
    1706:	f8c0 318c 	str.w	r3, [r0, #396]	; 0x18c
    170a:	bd30      	pop	{r4, r5, pc}

Disassembly of section .text.InitializeConfiguration:

0000170c <InitializeConfiguration>:
    170c:	4b29      	ldr	r3, [pc, #164]	; (17b4 <InitializeConfiguration+0xa8>)
    170e:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 17b8 <InitializeConfiguration+0xac>
    1712:	b510      	push	{r4, lr}
    1714:	6043      	str	r3, [r0, #4]
    1716:	4604      	mov	r4, r0
    1718:	f7ff ffa0 	bl	165c <wheel_diameter_to_kmh_factor>
    171c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    1720:	ed84 0a00 	vstr	s0, [r4]
    1724:	60a3      	str	r3, [r4, #8]
    1726:	4620      	mov	r0, r4
    1728:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    172c:	ed9f 0a23 	vldr	s0, [pc, #140]	; 17bc <InitializeConfiguration+0xb0>
    1730:	22fa      	movs	r2, #250	; 0xfa
    1732:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
    1736:	2100      	movs	r1, #0
    1738:	f7ff ffbb 	bl	16b2 <AddSPWM_AsyncRamp>
    173c:	4620      	mov	r0, r4
    173e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    1742:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
    1746:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
    174a:	2101      	movs	r1, #1
    174c:	f7ff ff9a 	bl	1684 <AddSPWM_AsyncFixed>
    1750:	f44f 7396 	mov.w	r3, #300	; 0x12c
    1754:	4620      	mov	r0, r4
    1756:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    175a:	eef1 0a0e 	vmov.f32	s1, #30	; 0x40f00000  7.5
    175e:	eeb1 0a0c 	vmov.f32	s0, #28	; 0x40e00000  7.0
    1762:	2102      	movs	r1, #2
    1764:	f7ff ffa5 	bl	16b2 <AddSPWM_AsyncRamp>
    1768:	4620      	mov	r0, r4
    176a:	2207      	movs	r2, #7
    176c:	eef2 0a08 	vmov.f32	s1, #40	; 0x41400000  12.0
    1770:	eeb1 0a0e 	vmov.f32	s0, #30	; 0x40f00000  7.5
    1774:	2103      	movs	r1, #3
    1776:	f7ff ffb3 	bl	16e0 <AddSPWM_Sync>
    177a:	4620      	mov	r0, r4
    177c:	2205      	movs	r2, #5
    177e:	eef3 0a02 	vmov.f32	s1, #50	; 0x41900000  18.0
    1782:	eeb2 0a08 	vmov.f32	s0, #40	; 0x41400000  12.0
    1786:	2104      	movs	r1, #4
    1788:	f7ff ffaa 	bl	16e0 <AddSPWM_Sync>
    178c:	4620      	mov	r0, r4
    178e:	2203      	movs	r2, #3
    1790:	eef3 0a06 	vmov.f32	s1, #54	; 0x41b00000  22.0
    1794:	eeb3 0a02 	vmov.f32	s0, #50	; 0x41900000  18.0
    1798:	2105      	movs	r1, #5
    179a:	f7ff ffa1 	bl	16e0 <AddSPWM_Sync>
    179e:	4620      	mov	r0, r4
    17a0:	2201      	movs	r2, #1
    17a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    17a6:	eef3 0a0b 	vmov.f32	s1, #59	; 0x41d80000  27.0
    17aa:	eeb3 0a06 	vmov.f32	s0, #54	; 0x41b00000  22.0
    17ae:	2106      	movs	r1, #6
    17b0:	f7ff bf96 	b.w	16e0 <AddSPWM_Sync>
    17b4:	42c80000 	sbcmi	r0, r8, #0
    17b8:	44098000 	strmi	r8, [r9], #-0
    17bc:	00000000 	andeq	r0, r0, r0

Disassembly of section .text.GetSpeedRangeAtRPM:

000017c0 <GetSpeedRangeAtRPM>:
    17c0:	b570      	push	{r4, r5, r6, lr}
    17c2:	ed2d 8b02 	vpush	{d8}
    17c6:	b086      	sub	sp, #24
    17c8:	466b      	mov	r3, sp
    17ca:	4606      	mov	r6, r0
    17cc:	460c      	mov	r4, r1
    17ce:	4618      	mov	r0, r3
    17d0:	2218      	movs	r2, #24
    17d2:	2100      	movs	r1, #0
    17d4:	eeb0 8a40 	vmov.f32	s16, s0
    17d8:	eef0 8a60 	vmov.f32	s17, s1
    17dc:	f7fe ff78 	bl	6d0 <memset>
    17e0:	4603      	mov	r3, r0
    17e2:	b114      	cbz	r4, 17ea <GetSpeedRangeAtRPM+0x2a>
    17e4:	f8d4 018c 	ldr.w	r0, [r4, #396]	; 0x18c
    17e8:	b970      	cbnz	r0, 1808 <GetSpeedRangeAtRPM+0x48>
    17ea:	4a25      	ldr	r2, [pc, #148]	; (1880 <GetSpeedRangeAtRPM+0xc0>)
    17ec:	9201      	str	r2, [sp, #4]
    17ee:	4635      	mov	r5, r6
    17f0:	461c      	mov	r4, r3
    17f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    17f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    17f6:	e894 0003 	ldmia.w	r4, {r0, r1}
    17fa:	e885 0003 	stmia.w	r5, {r0, r1}
    17fe:	4630      	mov	r0, r6
    1800:	b006      	add	sp, #24
    1802:	ecbd 8b02 	vpop	{d8}
    1806:	bd70      	pop	{r4, r5, r6, pc}
    1808:	ed94 0a00 	vldr	s0, [r4]
    180c:	edd4 7a01 	vldr	s15, [r4, #4]
    1810:	ee28 0a00 	vmul.f32	s0, s16, s0
    1814:	eef4 7a40 	vcmp.f32	s15, s0
    1818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    181c:	bf48      	it	mi
    181e:	eeb0 0a67 	vmovmi.f32	s0, s15
    1822:	edd4 7a02 	vldr	s15, [r4, #8]
    1826:	eef4 7ac0 	vcmpe.f32	s15, s0
    182a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    182e:	dd06      	ble.n	183e <GetSpeedRangeAtRPM+0x7e>
    1830:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
    1834:	eef4 8ae7 	vcmpe.f32	s17, s15
    1838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    183c:	d4d5      	bmi.n	17ea <GetSpeedRangeAtRPM+0x2a>
    183e:	4622      	mov	r2, r4
    1840:	2100      	movs	r1, #0
    1842:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    1846:	4288      	cmp	r0, r1
    1848:	ddcf      	ble.n	17ea <GetSpeedRangeAtRPM+0x2a>
    184a:	edd2 7a03 	vldr	s15, [r2, #12]
    184e:	b909      	cbnz	r1, 1854 <GetSpeedRangeAtRPM+0x94>
    1850:	ee77 7ac7 	vsub.f32	s15, s15, s14
    1854:	eeb4 0ae7 	vcmpe.f32	s0, s15
    1858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    185c:	db0c      	blt.n	1878 <GetSpeedRangeAtRPM+0xb8>
    185e:	edd2 7a04 	vldr	s15, [r2, #16]
    1862:	eef4 7ac0 	vcmpe.f32	s15, s0
    1866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    186a:	db05      	blt.n	1878 <GetSpeedRangeAtRPM+0xb8>
    186c:	2318      	movs	r3, #24
    186e:	fb03 4401 	mla	r4, r3, r1, r4
    1872:	4635      	mov	r5, r6
    1874:	340c      	adds	r4, #12
    1876:	e7bc      	b.n	17f2 <GetSpeedRangeAtRPM+0x32>
    1878:	3101      	adds	r1, #1
    187a:	3218      	adds	r2, #24
    187c:	e7e3      	b.n	1846 <GetSpeedRangeAtRPM+0x86>
    187e:	bf00      	nop
    1880:	47c34f80 	strbmi	r4, [r3, r0, lsl #31]

Disassembly of section .text.PrintInverterConfig:

00001884 <PrintInverterConfig>:
    1884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1888:	4c46      	ldr	r4, [pc, #280]	; (19a4 <PrintInverterConfig+0x120>)
    188a:	4606      	mov	r6, r0
    188c:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1890:	b920      	cbnz	r0, 189c <PrintInverterConfig+0x18>
    1892:	4845      	ldr	r0, [pc, #276]	; (19a8 <PrintInverterConfig+0x124>)
    1894:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1898:	4478      	add	r0, pc
    189a:	4718      	bx	r3
    189c:	4843      	ldr	r0, [pc, #268]	; (19ac <PrintInverterConfig+0x128>)
    189e:	f8df 8110 	ldr.w	r8, [pc, #272]	; 19b0 <PrintInverterConfig+0x12c>
    18a2:	f8df 9110 	ldr.w	r9, [pc, #272]	; 19b4 <PrintInverterConfig+0x130>
    18a6:	f8df a110 	ldr.w	sl, [pc, #272]	; 19b8 <PrintInverterConfig+0x134>
    18aa:	4478      	add	r0, pc
    18ac:	4798      	blx	r3
    18ae:	6830      	ldr	r0, [r6, #0]
    18b0:	f7fe feb2 	bl	618 <__aeabi_f2d>
    18b4:	4602      	mov	r2, r0
    18b6:	4841      	ldr	r0, [pc, #260]	; (19bc <PrintInverterConfig+0x138>)
    18b8:	460b      	mov	r3, r1
    18ba:	4478      	add	r0, pc
    18bc:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    18c0:	4788      	blx	r1
    18c2:	6870      	ldr	r0, [r6, #4]
    18c4:	f7fe fea8 	bl	618 <__aeabi_f2d>
    18c8:	4602      	mov	r2, r0
    18ca:	483d      	ldr	r0, [pc, #244]	; (19c0 <PrintInverterConfig+0x13c>)
    18cc:	460b      	mov	r3, r1
    18ce:	4478      	add	r0, pc
    18d0:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    18d4:	4788      	blx	r1
    18d6:	483b      	ldr	r0, [pc, #236]	; (19c4 <PrintInverterConfig+0x140>)
    18d8:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    18dc:	f8d6 118c 	ldr.w	r1, [r6, #396]	; 0x18c
    18e0:	4478      	add	r0, pc
    18e2:	4798      	blx	r3
    18e4:	4635      	mov	r5, r6
    18e6:	2700      	movs	r7, #0
    18e8:	44f8      	add	r8, pc
    18ea:	44f9      	add	r9, pc
    18ec:	44fa      	add	sl, pc
    18ee:	f8d6 318c 	ldr.w	r3, [r6, #396]	; 0x18c
    18f2:	42bb      	cmp	r3, r7
    18f4:	dc01      	bgt.n	18fa <PrintInverterConfig+0x76>
    18f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    18fa:	3701      	adds	r7, #1
    18fc:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1900:	4639      	mov	r1, r7
    1902:	4640      	mov	r0, r8
    1904:	4798      	blx	r3
    1906:	68e8      	ldr	r0, [r5, #12]
    1908:	f7fe fe86 	bl	618 <__aeabi_f2d>
    190c:	4602      	mov	r2, r0
    190e:	460b      	mov	r3, r1
    1910:	4648      	mov	r0, r9
    1912:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1916:	4788      	blx	r1
    1918:	6928      	ldr	r0, [r5, #16]
    191a:	f7fe fe7d 	bl	618 <__aeabi_f2d>
    191e:	460b      	mov	r3, r1
    1920:	4602      	mov	r2, r0
    1922:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
    1926:	4650      	mov	r0, sl
    1928:	4788      	blx	r1
    192a:	7d2b      	ldrb	r3, [r5, #20]
    192c:	2b04      	cmp	r3, #4
    192e:	d82d      	bhi.n	198c <PrintInverterConfig+0x108>
    1930:	e8df f003 	tbb	[pc, r3]
    1934:	23200329 			; <UNDEFINED> instruction: 0x23200329
    1938:	49230026 	stmdbmi	r3!, {r1, r2, r5}
    193c:	4479      	add	r1, pc
    193e:	4823      	ldr	r0, [pc, #140]	; (19cc <PrintInverterConfig+0x148>)
    1940:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1944:	4478      	add	r0, pc
    1946:	4798      	blx	r3
    1948:	7d2b      	ldrb	r3, [r5, #20]
    194a:	1e5a      	subs	r2, r3, #1
    194c:	2a02      	cmp	r2, #2
    194e:	d820      	bhi.n	1992 <PrintInverterConfig+0x10e>
    1950:	481f      	ldr	r0, [pc, #124]	; (19d0 <PrintInverterConfig+0x14c>)
    1952:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    1956:	69a9      	ldr	r1, [r5, #24]
    1958:	4478      	add	r0, pc
    195a:	4798      	blx	r3
    195c:	7d2b      	ldrb	r3, [r5, #20]
    195e:	3b02      	subs	r3, #2
    1960:	2b01      	cmp	r3, #1
    1962:	d805      	bhi.n	1970 <PrintInverterConfig+0xec>
    1964:	481b      	ldr	r0, [pc, #108]	; (19d4 <PrintInverterConfig+0x150>)
    1966:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    196a:	69e9      	ldr	r1, [r5, #28]
    196c:	4478      	add	r0, pc
    196e:	4798      	blx	r3
    1970:	3518      	adds	r5, #24
    1972:	e7bc      	b.n	18ee <PrintInverterConfig+0x6a>
    1974:	4918      	ldr	r1, [pc, #96]	; (19d8 <PrintInverterConfig+0x154>)
    1976:	4479      	add	r1, pc
    1978:	e7e1      	b.n	193e <PrintInverterConfig+0xba>
    197a:	4918      	ldr	r1, [pc, #96]	; (19dc <PrintInverterConfig+0x158>)
    197c:	4479      	add	r1, pc
    197e:	e7de      	b.n	193e <PrintInverterConfig+0xba>
    1980:	4917      	ldr	r1, [pc, #92]	; (19e0 <PrintInverterConfig+0x15c>)
    1982:	4479      	add	r1, pc
    1984:	e7db      	b.n	193e <PrintInverterConfig+0xba>
    1986:	4917      	ldr	r1, [pc, #92]	; (19e4 <PrintInverterConfig+0x160>)
    1988:	4479      	add	r1, pc
    198a:	e7d8      	b.n	193e <PrintInverterConfig+0xba>
    198c:	4916      	ldr	r1, [pc, #88]	; (19e8 <PrintInverterConfig+0x164>)
    198e:	4479      	add	r1, pc
    1990:	e7d5      	b.n	193e <PrintInverterConfig+0xba>
    1992:	2b04      	cmp	r3, #4
    1994:	d1ec      	bne.n	1970 <PrintInverterConfig+0xec>
    1996:	4815      	ldr	r0, [pc, #84]	; (19ec <PrintInverterConfig+0x168>)
    1998:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
    199c:	6a29      	ldr	r1, [r5, #32]
    199e:	4478      	add	r0, pc
    19a0:	e7e5      	b.n	196e <PrintInverterConfig+0xea>
    19a2:	bf00      	nop
    19a4:	1000f800 	andne	pc, r0, r0, lsl #16
    19a8:	fffff29d 			; <UNDEFINED> instruction: 0xfffff29d
    19ac:	fffff2ab 			; <UNDEFINED> instruction: 0xfffff2ab
    19b0:	fffff2d6 			; <UNDEFINED> instruction: 0xfffff2d6
    19b4:	fffff2e6 			; <UNDEFINED> instruction: 0xfffff2e6
    19b8:	fffff29e 			; <UNDEFINED> instruction: 0xfffff29e
    19bc:	fffff2b4 			; <UNDEFINED> instruction: 0xfffff2b4
    19c0:	fffff2bc 			; <UNDEFINED> instruction: 0xfffff2bc
    19c4:	fffff2c0 			; <UNDEFINED> instruction: 0xfffff2c0
    19c8:	ffffefd4 			; <UNDEFINED> instruction: 0xffffefd4
    19cc:	fffff2a2 			; <UNDEFINED> instruction: 0xfffff2a2
    19d0:	fffff29f 			; <UNDEFINED> instruction: 0xfffff29f
    19d4:	fffff2ad 			; <UNDEFINED> instruction: 0xfffff2ad
    19d8:	ffffef77 			; <UNDEFINED> instruction: 0xffffef77
    19dc:	ffffef7c 			; <UNDEFINED> instruction: 0xffffef7c
    19e0:	ffffef82 			; <UNDEFINED> instruction: 0xffffef82
    19e4:	fffff194 			; <UNDEFINED> instruction: 0xfffff194
    19e8:	ffffef57 			; <UNDEFINED> instruction: 0xffffef57
    19ec:	fffff29b 			; <UNDEFINED> instruction: 0xfffff29b

Disassembly of section .text.get_enhanced_random:

000019f0 <get_enhanced_random>:
    19f0:	4a0d      	ldr	r2, [pc, #52]	; (1a28 <get_enhanced_random+0x38>)
    19f2:	490e      	ldr	r1, [pc, #56]	; (1a2c <get_enhanced_random+0x3c>)
    19f4:	447a      	add	r2, pc
    19f6:	4479      	add	r1, pc
    19f8:	8813      	ldrh	r3, [r2, #0]
    19fa:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
    19fe:	490c      	ldr	r1, [pc, #48]	; (1a30 <get_enhanced_random+0x40>)
    1a00:	3301      	adds	r3, #1
    1a02:	4479      	add	r1, pc
    1a04:	b2db      	uxtb	r3, r3
    1a06:	8013      	strh	r3, [r2, #0]
    1a08:	880b      	ldrh	r3, [r1, #0]
    1a0a:	08da      	lsrs	r2, r3, #3
    1a0c:	ea82 0293 	eor.w	r2, r2, r3, lsr #2
    1a10:	405a      	eors	r2, r3
    1a12:	ea82 1253 	eor.w	r2, r2, r3, lsr #5
    1a16:	f002 0201 	and.w	r2, r2, #1
    1a1a:	085b      	lsrs	r3, r3, #1
    1a1c:	ea43 33c2 	orr.w	r3, r3, r2, lsl #15
    1a20:	800b      	strh	r3, [r1, #0]
    1a22:	4058      	eors	r0, r3
    1a24:	4770      	bx	lr
    1a26:	bf00      	nop
    1a28:	ffffe950 			; <UNDEFINED> instruction: 0xffffe950
    1a2c:	fffff266 			; <UNDEFINED> instruction: 0xfffff266
    1a30:	ffffe6d6 			; <UNDEFINED> instruction: 0xffffe6d6

Disassembly of section .text.random_range:

00001a34 <random_range>:
    1a34:	b538      	push	{r3, r4, r5, lr}
    1a36:	4605      	mov	r5, r0
    1a38:	460c      	mov	r4, r1
    1a3a:	f7ff ffd9 	bl	19f0 <get_enhanced_random>
    1a3e:	1b61      	subs	r1, r4, r5
    1a40:	3101      	adds	r1, #1
    1a42:	fb90 f3f1 	sdiv	r3, r0, r1
    1a46:	fb03 0011 	mls	r0, r3, r1, r0
    1a4a:	4428      	add	r0, r5
    1a4c:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.SPWMGenerator_Init:

00001a50 <SPWMGenerator_Init>:
    1a50:	4a05      	ldr	r2, [pc, #20]	; (1a68 <SPWMGenerator_Init+0x18>)
    1a52:	6082      	str	r2, [r0, #8]
    1a54:	4a05      	ldr	r2, [pc, #20]	; (1a6c <SPWMGenerator_Init+0x1c>)
    1a56:	60c2      	str	r2, [r0, #12]
    1a58:	2300      	movs	r3, #0
    1a5a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    1a5e:	6003      	str	r3, [r0, #0]
    1a60:	6043      	str	r3, [r0, #4]
    1a62:	6102      	str	r2, [r0, #16]
    1a64:	6143      	str	r3, [r0, #20]
    1a66:	4770      	bx	lr
    1a68:	447a0000 	ldrbtmi	r0, [sl], #-0
    1a6c:	42c80000 	sbcmi	r0, r8, #0

Disassembly of section .text.SPWMGenerator_GenerateSawtooth:

00001a70 <SPWMGenerator_GenerateSawtooth>:
    1a70:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 1aa0 <SPWMGenerator_GenerateSawtooth+0x30>
    1a74:	eec0 7a07 	vdiv.f32	s15, s0, s14
    1a78:	b082      	sub	sp, #8
    1a7a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 1aa4 <SPWMGenerator_GenerateSawtooth+0x34>
    1a7e:	ee67 7a87 	vmul.f32	s15, s15, s14
    1a82:	eef4 7a47 	vcmp.f32	s15, s14
    1a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1a8a:	bfc8      	it	gt
    1a8c:	eef0 7a47 	vmovgt.f32	s15, s14
    1a90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    1a94:	edcd 7a01 	vstr	s15, [sp, #4]
    1a98:	f99d 0004 	ldrsb.w	r0, [sp, #4]
    1a9c:	b002      	add	sp, #8
    1a9e:	4770      	bx	lr
    1aa0:	40c90fdb 	ldrdmi	r0, [r9], #251	; 0xfb
    1aa4:	42fe0000 	rscsmi	r0, lr, #0

Disassembly of section .text.SPWMGenerator_GenerateSamples:

00001aa8 <SPWMGenerator_GenerateSamples>:
    1aa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1aac:	460f      	mov	r7, r1
    1aae:	ed2d 8b02 	vpush	{d8}
    1ab2:	4690      	mov	r8, r2
    1ab4:	461d      	mov	r5, r3
    1ab6:	4604      	mov	r4, r0
    1ab8:	b920      	cbnz	r0, 1ac4 <SPWMGenerator_GenerateSamples+0x1c>
    1aba:	2000      	movs	r0, #0
    1abc:	ecbd 8b02 	vpop	{d8}
    1ac0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    1ac4:	2900      	cmp	r1, #0
    1ac6:	d0f8      	beq.n	1aba <SPWMGenerator_GenerateSamples+0x12>
    1ac8:	2b00      	cmp	r3, #0
    1aca:	d0f6      	beq.n	1aba <SPWMGenerator_GenerateSamples+0x12>
    1acc:	7a19      	ldrb	r1, [r3, #8]
    1ace:	b929      	cbnz	r1, 1adc <SPWMGenerator_GenerateSamples+0x34>
    1ad0:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    1ad4:	4638      	mov	r0, r7
    1ad6:	f7fe fdfb 	bl	6d0 <memset>
    1ada:	e7ee      	b.n	1aba <SPWMGenerator_GenerateSamples+0x12>
    1adc:	2901      	cmp	r1, #1
    1ade:	d104      	bne.n	1aea <SPWMGenerator_GenerateSamples+0x42>
    1ae0:	edd3 7a03 	vldr	s15, [r3, #12]
    1ae4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1ae8:	e020      	b.n	1b2c <SPWMGenerator_GenerateSamples+0x84>
    1aea:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
    1aee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    1af2:	2902      	cmp	r1, #2
    1af4:	eec0 6a07 	vdiv.f32	s13, s0, s14
    1af8:	d123      	bne.n	1b42 <SPWMGenerator_GenerateSamples+0x9a>
    1afa:	ed93 6a00 	vldr	s12, [r3]
    1afe:	e9d3 2303 	ldrd	r2, r3, [r3, #12]
    1b02:	1a9b      	subs	r3, r3, r2
    1b04:	ee07 3a90 	vmov	s15, r3
    1b08:	eef0 5a46 	vmov.f32	s11, s12
    1b0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    1b10:	eed6 5aa0 	vfnms.f32	s11, s13, s1
    1b14:	edd5 7a01 	vldr	s15, [r5, #4]
    1b18:	ee77 7ac6 	vsub.f32	s15, s15, s12
    1b1c:	eec5 6aa7 	vdiv.f32	s13, s11, s15
    1b20:	ee07 2a90 	vmov	s15, r2
    1b24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1b28:	eee7 7a26 	vfma.f32	s15, s14, s13
    1b2c:	edc4 7a02 	vstr	s15, [r4, #8]
    1b30:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 1c00 <SPWMGenerator_GenerateSamples+0x158>
    1b34:	ed9f 8a2f 	vldr	s16, [pc, #188]	; 1bf4 <SPWMGenerator_GenerateSamples+0x14c>
    1b38:	2600      	movs	r6, #0
    1b3a:	4546      	cmp	r6, r8
    1b3c:	db13      	blt.n	1b66 <SPWMGenerator_GenerateSamples+0xbe>
    1b3e:	2001      	movs	r0, #1
    1b40:	e7bc      	b.n	1abc <SPWMGenerator_GenerateSamples+0x14>
    1b42:	2904      	cmp	r1, #4
    1b44:	d106      	bne.n	1b54 <SPWMGenerator_GenerateSamples+0xac>
    1b46:	edd3 7a05 	vldr	s15, [r3, #20]
    1b4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1b4e:	ee67 7aa6 	vmul.f32	s15, s15, s13
    1b52:	e7eb      	b.n	1b2c <SPWMGenerator_GenerateSamples+0x84>
    1b54:	2903      	cmp	r1, #3
    1b56:	d1eb      	bne.n	1b30 <SPWMGenerator_GenerateSamples+0x88>
    1b58:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
    1b5c:	f7ff ff6a 	bl	1a34 <random_range>
    1b60:	ee07 0a90 	vmov	s15, r0
    1b64:	e7be      	b.n	1ae4 <SPWMGenerator_GenerateSamples+0x3c>
    1b66:	4a24      	ldr	r2, [pc, #144]	; (1bf8 <SPWMGenerator_GenerateSamples+0x150>)
    1b68:	fb09 f306 	mul.w	r3, r9, r6
    1b6c:	ebb2 0f73 	cmp.w	r2, r3, ror #1
    1b70:	d30c      	bcc.n	1b8c <SPWMGenerator_GenerateSamples+0xe4>
    1b72:	7a2b      	ldrb	r3, [r5, #8]
    1b74:	2b03      	cmp	r3, #3
    1b76:	d109      	bne.n	1b8c <SPWMGenerator_GenerateSamples+0xe4>
    1b78:	e9d5 0103 	ldrd	r0, r1, [r5, #12]
    1b7c:	f7ff ff5a 	bl	1a34 <random_range>
    1b80:	ee07 0a90 	vmov	s15, r0
    1b84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    1b88:	edc4 7a02 	vstr	s15, [r4, #8]
    1b8c:	edd4 7a03 	vldr	s15, [r4, #12]
    1b90:	ed9f 6a1a 	vldr	s12, [pc, #104]	; 1bfc <SPWMGenerator_GenerateSamples+0x154>
    1b94:	edd4 6a02 	vldr	s13, [r4, #8]
    1b98:	ee67 7a88 	vmul.f32	s15, s15, s16
    1b9c:	ee66 6a88 	vmul.f32	s13, s13, s16
    1ba0:	ee87 7a86 	vdiv.f32	s14, s15, s12
    1ba4:	edd4 7a01 	vldr	s15, [r4, #4]
    1ba8:	ee37 7a27 	vadd.f32	s14, s14, s15
    1bac:	eec6 7a86 	vdiv.f32	s15, s13, s12
    1bb0:	edd4 6a00 	vldr	s13, [r4]
    1bb4:	ed84 7a01 	vstr	s14, [r4, #4]
    1bb8:	eeb4 7ac8 	vcmpe.f32	s14, s16
    1bbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
    1bc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1bc4:	bfa8      	it	ge
    1bc6:	ee37 7a48 	vsubge.f32	s14, s14, s16
    1bca:	eef4 7ac8 	vcmpe.f32	s15, s16
    1bce:	bfa8      	it	ge
    1bd0:	ed84 7a01 	vstrge	s14, [r4, #4]
    1bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    1bd8:	edc4 7a00 	vstr	s15, [r4]
    1bdc:	bfa4      	itt	ge
    1bde:	ee77 7ac8 	vsubge.f32	s15, s15, s16
    1be2:	edc4 7a00 	vstrge	s15, [r4]
    1be6:	ed94 0a00 	vldr	s0, [r4]
    1bea:	f7ff ff41 	bl	1a70 <SPWMGenerator_GenerateSawtooth>
    1bee:	55b8      	strb	r0, [r7, r6]
    1bf0:	3601      	adds	r6, #1
    1bf2:	e7a2      	b.n	1b3a <SPWMGenerator_GenerateSamples+0x92>
    1bf4:	40c90fdb 	ldrdmi	r0, [r9], #251	; 0xfb
    1bf8:	19999999 	ldmibne	r9, {r0, r3, r4, r7, r8, fp, ip, pc}
    1bfc:	46c35000 	strbmi	r5, [r3], r0
    1c00:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <SPWMGenerator_GenerateSamples+0x10cf27c>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	2e30313a 	mrccs	1, 1, r3, cr0, cr10, {1}
   c:	30322d33 	eorscc	r2, r2, r3, lsr sp
  10:	302e3132 	eorcc	r3, lr, r2, lsr r1
  14:	29342d37 	ldmdbcs	r4!, {r0, r1, r2, r4, r5, r8, sl, fp, sp}
  18:	2e303120 	rsfcssp	f3, f0, f0
  1c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  20:	31323032 	teqcc	r2, r2, lsr r0
  24:	31323630 	teqcc	r2, r0, lsr r6
  28:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  2c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003141 	andeq	r3, r0, r1, asr #2
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000027 	andeq	r0, r0, r7, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412060a 	ldreq	r0, [r2], #-1546	; 0xfffff9f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011b011a 	tsteq	fp, sl, lsl r1
  2c:	041e011c 	ldreq	r0, [lr], #-284	; 0xfffffee4
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000182 	andeq	r0, r0, r2, lsl #3
   4:	00470003 	subeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  28:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  2c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  30:	2f636367 	svccs	0x00636367
  34:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
  38:	612f6769 			; <UNDEFINED> instruction: 0x612f6769
  3c:	00006d72 	andeq	r6, r0, r2, ror sp
  40:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  44:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  48:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	02050000 	andeq	r0, r5, #0
  54:	00000350 	andeq	r0, r0, r0, asr r3
  58:	0100cc03 	tsteq	r0, r3, lsl #24
  5c:	2736332f 	ldrcs	r3, [r6, -pc, lsr #6]!
  60:	212f2f2f 			; <UNDEFINED> instruction: 0x212f2f2f
  64:	2f2f212f 	svccs	0x002f212f
  68:	2f322f2f 	svccs	0x00322f2f
  6c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
  70:	2f2f2f21 	svccs	0x002f2f21
  74:	21332f2f 	teqcs	r3, pc, lsr #30
  78:	2f2f2321 	svccs	0x002f2321
  7c:	21222f2f 			; <UNDEFINED> instruction: 0x21222f2f
  80:	2f2f2f34 	svccs	0x002f2f34
  84:	2f362122 	svccs	0x00362122
  88:	312e0903 			; <UNDEFINED> instruction: 0x312e0903
  8c:	3d2f212f 	stfccs	f2, [pc, #-188]!	; ffffffd8 <SPWMGenerator_GenerateSamples+0xffffe530>
  90:	213d3d2f 	teqcs	sp, pc, lsr #26
  94:	2f212f2f 	svccs	0x00212f2f
  98:	323d2f21 	eorscc	r2, sp, #33, 30	; 0x84
  9c:	2f2f222f 	svccs	0x002f222f
  a0:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
  a4:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
  a8:	312f2f21 			; <UNDEFINED> instruction: 0x312f2f21
  ac:	2f352f2f 	svccs	0x00352f2f
  b0:	2f2f2f21 	svccs	0x002f2f21
  b4:	212f242f 			; <UNDEFINED> instruction: 0x212f242f
  b8:	2f21212f 	svccs	0x0021212f
  bc:	2f201d03 	svccs	0x00201d03
  c0:	2f212121 	svccs	0x00212121
  c4:	2f332121 	svccs	0x00332121
  c8:	2f242121 	svccs	0x00242121
  cc:	242f2f2f 	strtcs	r2, [pc], #-3887	; d4 <init+0xd0>
  d0:	302f212f 	eorcc	r2, pc, pc, lsr #2
  d4:	272f212f 	strcs	r2, [pc, -pc, lsr #2]!
  d8:	212f2121 			; <UNDEFINED> instruction: 0x212f2121
  dc:	21212f24 			; <UNDEFINED> instruction: 0x21212f24
  e0:	2f2f2321 	svccs	0x002f2321
  e4:	244b4b2f 	strbcs	r4, [fp], #-2863	; 0xfffff4d1
  e8:	4b2f2f2f 	blmi	bcbdac <SPWMGenerator_GenerateSamples+0xbca304>
  ec:	212f2421 			; <UNDEFINED> instruction: 0x212f2421
  f0:	212f2f25 			; <UNDEFINED> instruction: 0x212f2f25
  f4:	2421212f 	strtcs	r2, [r1], #-303	; 0xfffffed1
  f8:	222f212f 	eorcs	r2, pc, #-1073741813	; 0xc000000b
  fc:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
 100:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 104:	21213122 			; <UNDEFINED> instruction: 0x21213122
 108:	212f2321 			; <UNDEFINED> instruction: 0x212f2321
 10c:	2f212121 	svccs	0x00212121
 110:	2f212f21 	svccs	0x00212f21
 114:	2f2f3221 	svccs	0x002f3221
 118:	2009032f 	andcs	r0, r9, pc, lsr #6
 11c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 120:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 124:	2f2f212f 	svccs	0x002f212f
 128:	2e0c032f 	cdpcs	3, 0, cr0, cr12, cr15, {1}
 12c:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 130:	322f2f26 	eorcc	r2, pc, #38, 30	; 0x98
 134:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
 138:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 13c:	2f2f2f26 	svccs	0x002f2f26
 140:	032f2421 			; <UNDEFINED> instruction: 0x032f2421
 144:	2f212e0a 	svccs	0x00212e0a
 148:	2f212f2f 	svccs	0x00212f2f
 14c:	2f222f2f 	svccs	0x00222f2f
 150:	212f2221 			; <UNDEFINED> instruction: 0x212f2221
 154:	2f26232f 	svccs	0x0026232f
 158:	0b032f2f 	bleq	cbe1c <SPWMGenerator_GenerateSamples+0xca374>
 15c:	22212f2e 	eorcs	r2, r1, #46, 30	; 0xb8
 160:	09032f26 	stmdbeq	r3, {r1, r2, r5, r8, r9, sl, fp, sp}
 164:	22212f20 	eorcs	r2, r1, #32, 30	; 0x80
 168:	21222f26 			; <UNDEFINED> instruction: 0x21222f26
 16c:	09032f34 	stmdbeq	r3, {r2, r4, r5, r8, r9, sl, fp, sp}
 170:	2f312f2e 	svccs	0x00312f2e
 174:	2f21212f 	svccs	0x0021212f
 178:	2f302121 	svccs	0x00302121
 17c:	2f4b2f2f 	svccs	0x004b2f2f
 180:	00010221 	andeq	r0, r1, r1, lsr #4
 184:	01bb0101 			; <UNDEFINED> instruction: 0x01bb0101
 188:	00030000 	andeq	r0, r3, r0
 18c:	000000c2 	andeq	r0, r0, r2, asr #1
 190:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 194:	0101000d 	tsteq	r1, sp
 198:	00000101 	andeq	r0, r0, r1, lsl #2
 19c:	00000100 	andeq	r0, r0, r0, lsl #2
 1a0:	2f2e2e01 	svccs	0x002e2e01
 1a4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 1a8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 1ac:	2f2e2e2f 	svccs	0x002e2e2f
 1b0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 1b4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 1b8:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 1bc:	2f62696c 	svccs	0x0062696c
 1c0:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 1c4:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
 1c8:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1cc:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
 1d0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 1d4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
 1d8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 1dc:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 1e0:	61652d65 	cmnvs	r5, r5, ror #26
 1e4:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
 1e8:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 1ec:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
 1f0:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 1f4:	622f0065 	eorvs	r0, pc, #101	; 0x65
 1f8:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
 1fc:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 200:	2d62696c 			; <UNDEFINED> instruction: 0x2d62696c
 204:	30334270 	eorscc	r4, r3, r0, ror r2
 208:	6e2f6564 	cfsh64vs	mvdx6, mvdx15, #52
 20c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 210:	2e332d62 	cdpcs	13, 3, cr2, cr3, cr2, {3}
 214:	2f302e33 	svccs	0x00302e33
 218:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48
 21c:	6c2f6269 	sfmvs	f6, 4, [pc], #-420	; 80 <init+0x7c>
 220:	2f636269 	svccs	0x00636269
 224:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
 228:	00656475 	rsbeq	r6, r5, r5, ror r4
 22c:	6d656d00 	stclvs	13, cr6, [r5, #-0]
 230:	2e746573 	mrccs	5, 3, r6, cr4, cr3, {3}
 234:	00010063 	andeq	r0, r1, r3, rrx
 238:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
 23c:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
 240:	00020068 	andeq	r0, r2, r8, rrx
 244:	72747300 	rsbsvc	r7, r4, #0, 6
 248:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
 24c:	00030068 	andeq	r0, r3, r8, rrx
 250:	01050000 	mrseq	r0, (UNDEF: 5)
 254:	d0020500 	andle	r0, r2, r0, lsl #10
 258:	03000006 	movweq	r0, #6
 25c:	03050128 	movweq	r0, #20776	; 0x5128
 260:	13131513 	tstne	r3, #79691776	; 0x4c00000
 264:	09051513 	stmdbeq	r5, {r0, r1, r4, r8, sl, ip}
 268:	06010501 	streq	r0, [r1], -r1, lsl #10
 26c:	05207603 	streq	r7, [r0, #-1539]!	; 0xfffff9fd
 270:	200a0309 	andcs	r0, sl, r9, lsl #6
 274:	22060705 	andcs	r0, r6, #1310720	; 0x140000
 278:	01060c05 	tsteq	r6, r5, lsl #24
 27c:	05200a05 	streq	r0, [r0, #-2565]!	; 0xfffff5fb
 280:	09052f10 	stmdbeq	r5, {r4, r8, r9, sl, fp, sp}
 284:	05207403 	streq	r7, [r0, #-1027]!	; 0xfffffbfd
 288:	2e0b030a 	cdpcs	3, 0, cr0, cr11, cr10, {0}
 28c:	06070520 	streq	r0, [r7], -r0, lsr #10
 290:	13090520 	movwne	r0, #38176	; 0x9520
 294:	01060e05 	tsteq	r6, r5, lsl #28
 298:	2b060905 	blcs	1826b4 <SPWMGenerator_GenerateSamples+0x180c0c>
 29c:	05360305 	ldreq	r0, [r6, #-773]!	; 0xfffffcfb
 2a0:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 2a4:	2e750310 	mrccs	3, 3, r0, cr5, cr0, {0}
 2a8:	03060705 	movweq	r0, #26373	; 0x6705
 2ac:	0516200e 	ldreq	r2, [r6, #-14]
 2b0:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 2b4:	052f0607 	streq	r0, [pc, #-1543]!	; fffffcb5 <SPWMGenerator_GenerateSamples+0xffffe20d>
 2b8:	0517060d 	ldreq	r0, [r7, #-1549]	; 0xfffff9f3
 2bc:	07051b0e 	streq	r1, [r5, -lr, lsl #22]
 2c0:	14052f06 	strne	r2, [r5], #-3846	; 0xfffff0fa
 2c4:	160d0501 	strne	r0, [sp], -r1, lsl #10
 2c8:	0b052006 	bleq	1482e8 <SPWMGenerator_GenerateSamples+0x146840>
 2cc:	1b05ae06 	blne	16baec <SPWMGenerator_GenerateSamples+0x16a044>
 2d0:	0b051306 	bleq	144ef0 <SPWMGenerator_GenerateSamples+0x143448>
 2d4:	1b052f06 	blne	14bef4 <SPWMGenerator_GenerateSamples+0x14a44c>
 2d8:	0b051306 	bleq	144ef8 <SPWMGenerator_GenerateSamples+0x143450>
 2dc:	0d052f06 	stceq	15, cr2, [r5, #-24]	; 0xffffffe8
 2e0:	05017a03 	streq	r7, [r1, #-2563]	; 0xfffff5fd
 2e4:	05410618 	strbeq	r0, [r1, #-1560]	; 0xfffff9e8
 2e8:	1805320d 	stmdane	r5, {r0, r2, r3, r9, ip, sp}
 2ec:	2f0d052a 	svccs	0x000d052a
 2f0:	20063106 	andcs	r3, r6, r6, lsl #2
 2f4:	060b052e 	streq	r0, [fp], -lr, lsr #10
 2f8:	061b054c 	ldreq	r0, [fp], -ip, asr #10
 2fc:	060b0501 	streq	r0, [fp], -r1, lsl #10
 300:	0f0d052f 	svceq	0x000d052f
 304:	09053106 	stmdbeq	r5, {r1, r2, r8, ip, sp}
 308:	01063606 	tsteq	r6, r6, lsl #12
 30c:	5a031005 	bpl	c4328 <SPWMGenerator_GenerateSamples+0xc2880>
 310:	06050520 	streq	r0, [r5], -r0, lsr #10
 314:	052e2703 	streq	r2, [lr, #-1795]!	; 0xfffff8fd
 318:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 31c:	062d0609 	strteq	r0, [sp], -r9, lsl #12
 320:	32010501 	andcc	r0, r1, #4194304	; 0x400000
 324:	71030d05 	tstvc	r3, r5, lsl #26
 328:	1c180520 	cfldr32ne	mvfx0, [r8], {32}
 32c:	03060905 	movweq	r0, #26885	; 0x6905
 330:	0106200f 	tsteq	r6, pc
 334:	204e032e 	subcs	r0, lr, lr, lsr #6
 338:	05200903 	streq	r0, [r0, #-2307]!	; 0xfffff6fd
 33c:	2e15030d 	cdpcs	3, 1, cr0, cr5, cr13, {0}
 340:	01000302 	tsteq	r0, r2, lsl #6
 344:	Address 0x0000000000000344 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	00000350 	andeq	r0, r0, r0, asr r3
  14:	000006c6 	andeq	r0, r0, r6, asr #13
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000031 	andeq	r0, r0, r1, lsr r0
  20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	01338001 	teqeq	r3, r1
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00f20104 	rscseq	r0, r2, r4, lsl #2
  34:	650c0000 	strvs	r0, [ip, #-0]
  38:	ac000001 	stcge	0, cr0, [r0], {1}
  3c:	d0000001 	andle	r0, r0, r1
  40:	a4000006 	strge	r0, [r0], #-6
  44:	86000000 	strhi	r0, [r0], -r0
  48:	02000001 	andeq	r0, r0, #1
  4c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  50:	b9030074 	stmdblt	r3, {r2, r4, r5, r6}
  54:	02000000 	andeq	r0, r0, #0
  58:	003817d1 	ldrsbteq	r1, [r8], -r1
  5c:	04040000 	streq	r0, [r4], #-0
  60:	0000ca07 	andeq	ip, r0, r7, lsl #20
  64:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  68:	000000ab 	andeq	r0, r0, fp, lsr #1
  6c:	09040804 	stmdbeq	r4, {r2, fp}
  70:	04000002 	streq	r0, [r0], #-2
  74:	00e60601 	rsceq	r0, r6, r1, lsl #12
  78:	01040000 	mrseq	r0, (UNDEF: 4)
  7c:	0000e408 	andeq	lr, r0, r8, lsl #8
  80:	05020400 	streq	r0, [r2, #-1024]	; 0xfffffc00
  84:	0000021c 	andeq	r0, r0, ip, lsl r2
  88:	99070204 	stmdbls	r7, {r2, r9}
  8c:	04000001 	streq	r0, [r0], #-1
  90:	00b00504 	adcseq	r0, r0, r4, lsl #10
  94:	04040000 	streq	r0, [r4], #-0
  98:	0000c507 	andeq	ip, r0, r7, lsl #10
  9c:	07080400 	streq	r0, [r8, -r0, lsl #8]
  a0:	000000c0 	andeq	r0, r0, r0, asr #1
  a4:	04060405 	streq	r0, [r6], #-1029	; 0xfffffbfb
  a8:	00000086 	andeq	r0, r0, r6, lsl #1
  ac:	ed080104 	stfs	f0, [r8, #-16]
  b0:	07000000 	streq	r0, [r0, -r0]
  b4:	00000215 	andeq	r0, r0, r5, lsl r2
  b8:	7e092103 	adfvce	f2, f1, f3
  bc:	d0000000 	andle	r0, r0, r0
  c0:	a4000006 	strge	r0, [r0], #-6
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	0001309c 	muleq	r1, ip, r0
  cc:	006d0800 	rsbeq	r0, sp, r0, lsl #16
  d0:	7e0f2601 	cfmadd32vc	mvax0, mvfx2, mvfx15, mvfx1
  d4:	01000000 	mrseq	r0, (UNDEF: 0)
  d8:	00630850 	rsbeq	r0, r3, r0, asr r8
  dc:	25062701 	strcs	r2, [r6, #-1793]	; 0xfffff8ff
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	006e0951 	rsbeq	r0, lr, r1, asr r9
  e8:	2c092801 	stccs	8, cr2, [r9], {1}
  ec:	14000000 	strne	r0, [r0], #-0
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0a000000 	beq	fc <Conf+0x4>
  f8:	2a010073 	bcs	402cc <SPWMGenerator_GenerateSamples+0x3e824>
  fc:	00008009 	andeq	r8, r0, r9
 100:	0000a600 	andeq	sl, r0, r0, lsl #12
 104:	00009000 	andeq	r9, r0, r0
 108:	00690a00 	rsbeq	r0, r9, r0, lsl #20
 10c:	38102d01 	ldmdacc	r0, {r0, r8, sl, fp, sp}
 110:	31000000 	mrscc	r0, (UNDEF: 0)
 114:	2b000001 	blcs	120 <Conf+0x28>
 118:	0b000001 	bleq	124 <Conf+0x2c>
 11c:	00000226 	andeq	r0, r0, r6, lsr #4
 120:	70112e01 	andsvc	r2, r1, r1, lsl #28
 124:	66000000 	strvs	r0, [r0], -r0
 128:	60000001 	andvs	r0, r0, r1
 12c:	0b000001 	bleq	138 <Conf+0x40>
 130:	000000d7 	ldrdeq	r0, [r0], -r7
 134:	30122f01 	andscc	r2, r2, r1, lsl #30
 138:	a1000001 	tstge	r0, r1
 13c:	8f000001 	svchi	0x00000001
 140:	0a000001 	beq	14c <Conf+0x54>
 144:	30010064 	andcc	r0, r1, r4, rrx
 148:	00003810 	andeq	r3, r0, r0, lsl r8
 14c:	00021400 	andeq	r1, r2, r0, lsl #8
 150:	00021200 	andeq	r1, r2, r0, lsl #4
 154:	04060000 	streq	r0, [r6], #-0
 158:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b0e0301 	blne	380c14 <SPWMGenerator_GenerateSamples+0x37f16c>
   c:	130e250e 	movwne	r2, #58638	; 0xe50e
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	0b0b0024 	bleq	2c00c0 <SPWMGenerator_GenerateSamples+0x2be618>
  2c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  30:	16030000 	strne	r0, [r3], -r0
  34:	3a0e0300 	bcc	380c3c <SPWMGenerator_GenerateSamples+0x37f194>
  38:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  3c:	0013490b 	andseq	r4, r3, fp, lsl #18
  40:	00240400 	eoreq	r0, r4, r0, lsl #8
  44:	0b3e0b0b 	bleq	f82c78 <SPWMGenerator_GenerateSamples+0xf811d0>
  48:	00000e03 	andeq	r0, r0, r3, lsl #28
  4c:	0b000f05 	bleq	3c68 <SPWMGenerator_GenerateSamples+0x21c0>
  50:	0600000b 	streq	r0, [r0], -fp
  54:	0b0b000f 	bleq	2c0098 <SPWMGenerator_GenerateSamples+0x2be5f0>
  58:	00001349 	andeq	r1, r0, r9, asr #6
  5c:	3f012e07 	svccc	0x00012e07
  60:	3a0e0319 	bcc	380ccc <SPWMGenerator_GenerateSamples+0x37f224>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  6c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	05080000 	streq	r0, [r8, #-0]
  7c:	3a080300 	bcc	200c84 <SPWMGenerator_GenerateSamples+0x1ff1dc>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	09000018 	stmdbeq	r0, {r3, r4}
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <SPWMGenerator_GenerateSamples+0xec12d8>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0a000017 	beq	100 <Conf+0x8>
  a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
  a4:	0b3b0b3a 	bleq	ec2d94 <SPWMGenerator_GenerateSamples+0xec12ec>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	0b000017 	bleq	114 <Conf+0x1c>
  b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b8:	0b3b0b3a 	bleq	ec2da8 <SPWMGenerator_GenerateSamples+0xec1300>
  bc:	13490b39 	movtne	r0, #39737	; 0x9b39
  c0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c4:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00000350 	andeq	r0, r0, r0, asr r3
  14:	00000376 	andeq	r0, r0, r6, ror r3
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00260002 	eoreq	r0, r6, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  34:	000000a4 	andeq	r0, r0, r4, lsr #1
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
   4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
   8:	2f2e2e2f 	svccs	0x002e2e2f
   c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  10:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  14:	63636762 	cmnvs	r3, #25690112	; 0x1880000
  18:	6e6f632f 	cdpvs	3, 6, cr6, cr15, cr15, {1}
  1c:	2f676966 	svccs	0x00676966
  20:	2f6d7261 	svccs	0x006d7261
  24:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  28:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  2c:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  30:	75622f00 	strbvc	r2, [r2, #-3840]!	; 0xfffff100
  34:	2f646c69 	svccs	0x00646c69
  38:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  44:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  48:	59682d69 	stmdbpl	r8!, {r0, r3, r5, r6, r8, sl, fp, sp}^
  4c:	344b6766 	strbcc	r6, [fp], #-1894	; 0xfffff89a
  50:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  54:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  58:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  5c:	61652d65 	cmnvs	r5, r5, ror #26
  60:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  64:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  68:	31323032 	teqcc	r2, r2, lsr r0
  6c:	2f37302e 	svccs	0x0037302e
  70:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  74:	72612f64 	rsbvc	r2, r1, #100, 30	; 0x190
  78:	6f6e2d6d 	svcvs	0x006e2d6d
  7c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  80:	2f696261 	svccs	0x00696261
  84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  88:	37762f62 	ldrbcc	r2, [r6, -r2, ror #30]!
  8c:	2b6d2d65 	blcs	1b4b628 <SPWMGenerator_GenerateSamples+0x1b49b80>
  90:	682f7066 	stmdavs	pc!, {r1, r2, r5, r6, ip, sp, lr}	; <UNPREDICTABLE>
  94:	2f647261 	svccs	0x00647261
  98:	6762696c 	strbvs	r6, [r2, -ip, ror #18]!
  9c:	47006363 	strmi	r6, [r0, -r3, ror #6]
  a0:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
  a4:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  a8:	6c003733 	stcvs	7, cr3, [r0], {51}	; 0x33
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  b8:	7a697300 	bvc	1a5ccc0 <SPWMGenerator_GenerateSamples+0x1a5b218>
  bc:	00745f65 	rsbseq	r5, r4, r5, ror #30
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  cc:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  d4:	6100746e 	tstvs	r0, lr, ror #8
  d8:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
  dc:	615f6465 	cmpvs	pc, r5, ror #8
  e0:	00726464 	rsbseq	r6, r2, r4, ror #8
  e4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  ec:	61686320 	cmnvs	r8, r0, lsr #6
  f0:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  f4:	31432055 	qdaddcc	r2, r5, r3
  f8:	30312037 	eorscc	r2, r1, r7, lsr r0
  fc:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 100:	32303220 	eorscc	r3, r0, #32, 4
 104:	32363031 	eorscc	r3, r6, #49	; 0x31
 108:	72282031 	eorvc	r2, r8, #49	; 0x31
 10c:	61656c65 	cmnvs	r5, r5, ror #24
 110:	20296573 	eorcs	r6, r9, r3, ror r5
 114:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 118:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 11c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 120:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
 124:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 128:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
 12c:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 130:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 134:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 138:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
 13c:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
 140:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 144:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 148:	2d653776 	stclcs	7, cr3, [r5, #-472]!	; 0xfffffe28
 14c:	70662b6d 	rsbvc	r2, r6, sp, ror #22
 150:	20672d20 	rsbcs	r2, r7, r0, lsr #26
 154:	20324f2d 	eorscs	r4, r2, sp, lsr #30
 158:	6f6e662d 	svcvs	0x006e662d
 15c:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
 160:	6e69746c 	cdpvs	4, 6, cr7, cr9, cr12, {3}
 164:	2f2e2e00 	svccs	0x002e2e00
 168:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 16c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 170:	2f2e2e2f 	svccs	0x002e2e2f
 174:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
 178:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
 17c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 180:	2f62696c 	svccs	0x0062696c
 184:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
 188:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
 18c:	2f676e69 	svccs	0x00676e69
 190:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
 194:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
 198:	6f687300 	svcvs	0x00687300
 19c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 1a0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1ac:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
 1b0:	6e2f646c 	cdpvs	4, 2, cr6, cr15, cr12, {3}
 1b4:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 1b8:	42702d62 	rsbsmi	r2, r0, #6272	; 0x1880
 1bc:	65643033 	strbvs	r3, [r4, #-51]!	; 0xffffffcd
 1c0:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 1c4:	2d62696c 			; <UNDEFINED> instruction: 0x2d62696c
 1c8:	2e332e33 	mrccs	14, 1, r2, cr3, cr3, {1}
 1cc:	75622f30 	strbvc	r2, [r2, #-3888]!	; 0xfffff0d0
 1d0:	2f646c69 	svccs	0x00646c69
 1d4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 1d8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
 1dc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
 1e0:	68742f69 	ldmdavs	r4!, {r0, r3, r5, r6, r8, r9, sl, fp, sp}^
 1e4:	2f626d75 	svccs	0x00626d75
 1e8:	2d653776 	stclcs	7, cr3, [r5, #-472]!	; 0xfffffe28
 1ec:	70662b6d 	rsbvc	r2, r6, sp, ror #22
 1f0:	7261682f 	rsbvc	r6, r1, #3080192	; 0x2f0000
 1f4:	656e2f64 	strbvs	r2, [lr, #-3940]!	; 0xfffff09c
 1f8:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
 1fc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 200:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
 204:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 208:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 20c:	6f642067 	svcvs	0x00642067
 210:	656c6275 	strbvs	r6, [ip, #-629]!	; 0xfffffd8b
 214:	6d656d00 	stclvs	13, cr6, [r5, #-0]
 218:	00746573 	rsbseq	r6, r4, r3, ror r5
 21c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 220:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 224:	75620074 	strbvc	r0, [r2, #-116]!	; 0xffffff8c
 228:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00000350 	andeq	r0, r0, r0, asr r3
  1c:	00000282 	andeq	r0, r0, r2, lsl #5
  20:	0c0e470a 	stceq	7, cr4, [lr], {10}
  24:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  28:	3a03018e 	bcc	c0668 <SPWMGenerator_GenerateSamples+0xbebc0>
  2c:	00000b01 	andeq	r0, r0, r1, lsl #22
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	000005d4 	ldrdeq	r0, [r0], -r4
  3c:	0000001e 	andeq	r0, r0, lr, lsl r0
  40:	0c0e460a 	stceq	6, cr4, [lr], {10}
  44:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  48:	0b49018e 	bleq	1240688 <SPWMGenerator_GenerateSamples+0x123ebe0>
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	000005f4 	strdeq	r0, [r0], -r4
  58:	00000022 	andeq	r0, r0, r2, lsr #32
  5c:	0c0e460a 	stceq	6, cr4, [lr], {10}
  60:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  64:	0b4b018e 	bleq	12c06a4 <SPWMGenerator_GenerateSamples+0x12bebfc>
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000618 	andeq	r0, r0, r8, lsl r6
  74:	00000042 	andeq	r0, r0, r2, asr #32
  78:	0c0e5a0a 			; <UNDEFINED> instruction: 0x0c0e5a0a
  7c:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  80:	0b47018e 	bleq	11c06c0 <SPWMGenerator_GenerateSamples+0x11bec18>
  84:	00000024 	andeq	r0, r0, r4, lsr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	0000065c 	andeq	r0, r0, ip, asr r6
  90:	0000006a 	andeq	r0, r0, sl, rrx
  94:	0e450a0a 	vmlaeq.f32	s1, s10, s20
  98:	8503840c 	strhi	r8, [r3, #-1036]	; 0xfffffbf4
  9c:	43018e02 	movwmi	r8, #7682	; 0x1e02
  a0:	0c0e450b 	cfstr32eq	mvfx4, [lr], {11}
  a4:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  a8:	0b68018e 	bleq	1a006e8 <SPWMGenerator_GenerateSamples+0x19fec40>
  ac:	0000000c 	andeq	r0, r0, ip
  b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  b4:	7c020001 	stcvc	0, cr0, [r2], {1}
  b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  bc:	00000018 	andeq	r0, r0, r8, lsl r0
  c0:	000000ac 	andeq	r0, r0, ip, lsr #1
  c4:	000006d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  c8:	000000a4 	andeq	r0, r0, r4, lsr #1
  cc:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  d0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  d4:	00000001 	andeq	r0, r0, r1

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000001 	andeq	r0, r0, r1
   c:	01000000 	mrseq	r0, (UNDEF: 0)
  10:	00000001 	andeq	r0, r0, r1
  14:	00000000 	andeq	r0, r0, r0
  18:	00000008 	andeq	r0, r0, r8
  1c:	08520001 	ldmdaeq	r2, {r0}^
  20:	12000000 	andne	r0, r0, #0
  24:	01000000 	mrseq	r0, (UNDEF: 0)
  28:	00125400 	andseq	r5, r2, r0, lsl #8
  2c:	00140000 	andseq	r0, r4, r0
  30:	00030000 	andeq	r0, r3, r0
  34:	149f7f74 	ldrne	r7, [pc], #3956	; 3c <init+0x38>
  38:	16000000 	strne	r0, [r0], -r0
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00165400 	andseq	r5, r6, r0, lsl #8
  44:	001e0000 	andseq	r0, lr, r0
  48:	00030000 	andeq	r0, r3, r0
  4c:	649f7f74 	ldrvs	r7, [pc], #3956	; 54 <init+0x50>
  50:	66000000 	strvs	r0, [r0], -r0
  54:	01000000 	mrseq	r0, (UNDEF: 0)
  58:	008e5c00 	addeq	r5, lr, r0, lsl #24
  5c:	00920000 	addseq	r0, r2, r0
  60:	00010000 	andeq	r0, r1, r0
  64:	0000925c 	andeq	r9, r0, ip, asr r2
  68:	00009200 	andeq	r9, r0, r0, lsl #4
  6c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  70:	00000092 	muleq	r0, r2, r0
  74:	00000098 	muleq	r0, r8, r0
  78:	7f740003 	svcvc	0x00740003
  7c:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  80:	00009e00 	andeq	r9, r0, r0, lsl #28
  84:	52000100 	andpl	r0, r0, #0, 2
	...
  90:	02000002 	andeq	r0, r0, #2
  94:	00000002 	andeq	r0, r0, r2
  98:	00010100 	andeq	r0, r1, r0, lsl #2
	...
  a8:	00120000 	andseq	r0, r2, r0
  ac:	00010000 	andeq	r0, r1, r0
  b0:	00001250 	andeq	r1, r0, r0, asr r2
  b4:	00001600 	andeq	r1, r0, r0, lsl #12
  b8:	53000100 	movwpl	r0, #256	; 0x100
  bc:	00000016 	andeq	r0, r0, r6, lsl r0
  c0:	0000001a 	andeq	r0, r0, sl, lsl r0
  c4:	01730003 	cmneq	r3, r3
  c8:	00001a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
  cc:	00006a00 	andeq	r6, r0, r0, lsl #20
  d0:	53000100 	movwpl	r0, #256	; 0x100
  d4:	0000007e 	andeq	r0, r0, lr, ror r0
  d8:	00000084 	andeq	r0, r0, r4, lsl #1
  dc:	84530001 	ldrbhi	r0, [r3], #-1
  e0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
  e4:	03000000 	movweq	r0, #0
  e8:	9f017300 	svcls	0x00017300
  ec:	00000088 	andeq	r0, r0, r8, lsl #1
  f0:	0000008c 	andeq	r0, r0, ip, lsl #1
  f4:	8e530001 	cdphi	0, 5, cr0, cr3, cr1, {0}
  f8:	96000000 	strls	r0, [r0], -r0
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	00965300 	addseq	r5, r6, r0, lsl #6
 104:	00980000 	addseq	r0, r8, r0
 108:	00010000 	andeq	r0, r1, r0
 10c:	00009852 	andeq	r9, r0, r2, asr r8
 110:	00009e00 	andeq	r9, r0, r0, lsl #28
 114:	50000100 	andpl	r0, r0, r0, lsl #2
 118:	0000009e 	muleq	r0, lr, r0
 11c:	000000a4 	andeq	r0, r0, r4, lsr #1
 120:	00530001 	subseq	r0, r3, r1
 124:	00000000 	andeq	r0, r0, r0
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	00000000 	andeq	r0, r0, r0
 130:	00002e00 	andeq	r2, r0, r0, lsl #28
 134:	00007e00 	andeq	r7, r0, r0, lsl #28
 138:	08000300 	stmdaeq	r0, {r8, r9}
 13c:	008e9f20 	addeq	r9, lr, r0, lsr #30
 140:	00980000 	addseq	r0, r8, r0
 144:	00030000 	andeq	r0, r3, r0
 148:	9e9f2008 	cdpls	0, 9, cr2, cr15, cr8, {0}
 14c:	a4000000 	strge	r0, [r0], #-0
 150:	03000000 	movweq	r0, #0
 154:	9f200800 	svcls	0x00200800
	...
 164:	00280000 	eoreq	r0, r8, r0
 168:	007e0000 	rsbseq	r0, lr, r0
 16c:	00010000 	andeq	r0, r1, r0
 170:	00008e55 	andeq	r8, r0, r5, asr lr
 174:	00009800 	andeq	r9, r0, r0, lsl #16
 178:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 17c:	0000009e 	muleq	r0, lr, r0
 180:	000000a4 	andeq	r0, r0, r4, lsr #1
 184:	00550001 	subseq	r0, r5, r1
 188:	00000000 	andeq	r0, r0, r0
 18c:	01000000 	mrseq	r0, (UNDEF: 0)
 190:	01010100 	mrseq	r0, (UNDEF: 17)
 194:	00000001 	andeq	r0, r0, r1
 198:	00000101 	andeq	r0, r0, r1, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	00002400 	andeq	r2, r0, r0, lsl #8
 1a4:	00004600 	andeq	r4, r0, r0, lsl #12
 1a8:	53000100 	movwpl	r0, #256	; 0x100
 1ac:	00000046 	andeq	r0, r0, r6, asr #32
 1b0:	0000004a 	andeq	r0, r0, sl, asr #32
 1b4:	74720003 	ldrbtvc	r0, [r2], #-3
 1b8:	00004a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
 1bc:	00004e00 	andeq	r4, r0, r0, lsl #28
 1c0:	72000300 	andvc	r0, r0, #0, 6
 1c4:	00649f7c 	rsbeq	r9, r4, ip, ror pc
 1c8:	00660000 	rsbeq	r0, r6, r0
 1cc:	00010000 	andeq	r0, r1, r0
 1d0:	00007252 	andeq	r7, r0, r2, asr r2
 1d4:	00007200 	andeq	r7, r0, r0, lsl #4
 1d8:	52000100 	andpl	r0, r0, #0, 2
 1dc:	00000072 	andeq	r0, r0, r2, ror r0
 1e0:	00000076 	andeq	r0, r0, r6, ror r0
 1e4:	04720003 	ldrbteq	r0, [r2], #-3
 1e8:	0000769f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
 1ec:	00007e00 	andeq	r7, r0, r0, lsl #28
 1f0:	52000100 	andpl	r0, r0, #0, 2
 1f4:	0000008e 	andeq	r0, r0, lr, lsl #1
 1f8:	00000098 	muleq	r0, r8, r0
 1fc:	9e520001 	cdpls	0, 5, cr0, cr2, cr1, {0}
 200:	a4000000 	strge	r0, [r0], #-0
 204:	01000000 	mrseq	r0, (UNDEF: 0)
 208:	00005300 	andeq	r5, r0, r0, lsl #6
 20c:	00000000 	andeq	r0, r0, r0
 210:	00060000 	andeq	r0, r6, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	000000a4 	andeq	r0, r0, r4, lsr #1
 21c:	00710006 	rsbseq	r0, r1, r6
 220:	9f1aff08 	svcls	0x001aff08
	...
