# RISC-V-Edge-AI

This GitHub repository documents the [RISC-V Edge AI with VSDSquadron Pro 10-days Workshop](https://www.vlsisystemdesign.com/riscv_edgeai/) offered by [VSD Corp. Pvt. Ltd.](https://www.vlsisystemdesign.com/about-us/) attended from 05-14 September, 2025.<br><br>
The workshop focus on ---

## Table of Contents

| Module # | Topic(s) Covered | Status |
|----------|------------------|--------|
| [Module 1](#1---edge-aI-orientation-&-hardware-primer) | **Edge AI Orientation & Hardware Primer**<br>0. [AI On A Microchip - Edge Computing With VSDSquadron Pro RISC-V Board](#11---aI-on-a-microchip---edge-computing-with-VSDSquadron-pro-RISC---V-board-)<br>1. [Understanding Your RISC-V Board - Prerequisites to AI on 16KB RAM](#12---understanding-your-rISC---V-board---prerequisites-to-aI-on-16KB-rAM) | <img width="94" height="20" alt="image" src="https://github.com/user-attachments/assets/9768417d-9351-4e4d-b293-5d0490a1225c" /> |
| [Module 2]() | **ML Foundations (Regression & Optimization)**<br>2. [Best-Fitting Lines 101 - Getting Started With ML]()<br>3. [Gradient Descent Unlocked - Build Your First AI Model From Scratch]()<br>4. [Visualizing Gradient Descent in Action]()<br>5. [Predicting Startup Profits â€“ AI for Business Decisions]()<br>6. [Degree Up - Fitting Complex Patterns for Edge AI]()<br>7. [From Python to Silicon - Your Model Runs on RISC-V (Need VSDSQ Board)]() | <img width="94" height="20" alt="image" src="https://github.com/user-attachments/assets/9768417d-9351-4e4d-b293-5d0490a1225c" /> |
| [Module 3]() | **From Regression to Classification (KNN->SVM)**<br>8. [From Regression to Classification - Your First Binary AI Model]()<br>9. [Implementing KNN Classifier in Python - Smarter Decision Boundaries]()<br>10. [ From KNN to SVM - Smarter Models for Embedded Boards]()<br>11. [Deploying SVM Models on VSDSquadron PRO Boards - From Python to C]()<br>12. [Handwritten Digit Recognition with SVM - From MNIST to Embedded Boards]()<br>13. [Running MNIST Digit Recognition on the VSDSquadron PRO Board]() | <img width="94" height="20" alt="image" src="https://github.com/user-attachments/assets/9768417d-9351-4e4d-b293-5d0490a1225c" /> |
| [Module 4]() | **Memory-Constrained ML & Quantization**<br>14. [Beating RAM Limits - Quantizing ML Models for Embedded Systems]()<br>15. [Quantization Demystified - Fitting AI Models on Tiny Devices]()<br>16. [ Post-Training Quantization - From 68KB Overflow to MCU-Ready AI]()<br>17. [Fitting AI into 16KB RAM - The Final Embedded ML Optimization (Need VSDSQ Board)]()<br>18. [Regression to Real-Time Recognition - A Complete Embedded ML Recap]() | <img width="94" height="20" alt="image" src="https://github.com/user-attachments/assets/9768417d-9351-4e4d-b293-5d0490a1225c" /> |
| [Module 5]() | **Neural Networks on RISC-V Microcontrollers**<br>19. [From Brain to Code - How Neurons Inspired Artificial Intelligence]()<br>20. [From SVM to Neural Networks - Adding Hidden Layers]()<br>21. [Neural Networks in Action - From Scratch to 98% Accuracy]()<br>22. [Can We Fit a Neural Network on VSDSQ PRO Board - Memory Math Explained]()<br>23. [From VSDSQ Mini to VSDSQ Pro - Real-Time AI Digit Recognition on VSD Boards]() | <img width="94" height="20" alt="image" src="https://github.com/user-attachments/assets/9768417d-9351-4e4d-b293-5d0490a1225c" /> |
| [Module 6]() | **Advanced Quantization & Deployment**<br>24. [Neural Network Implementation Repository]()<br>25. [Training Bit-Quantized Neural Network Implementation with Quantization-Aware Training]()<br>26. [Test Your Quantized Model]()<br>27. [Exporting Bit-Quantized Neural Network to RISC-V]() | <img width="94" height="20" alt="image" src="https://github.com/user-attachments/assets/9768417d-9351-4e4d-b293-5d0490a1225c" /> |
| [Module 7]() | **Capstone & Next Steps**<br>28. [Moving Forward and New Opportunities]() | <img width="94" height="20" alt="image" src="https://github.com/user-attachments/assets/9768417d-9351-4e4d-b293-5d0490a1225c" /> |
