{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 14:56:34 2016 " "Info: Processing started: Fri Mar 18 14:56:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file project3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project3 " "Info: Found entity 1: project3" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "project3 " "Info: Elaborating entity \"project3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74194 74194:inst15 " "Info: Elaborating entity \"74194\" for hierarchy \"74194:inst15\"" {  } { { "project3.bdf" "inst15" { Schematic "E:/project3/project3.bdf" { { 192 808 928 384 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74194:inst15 " "Info: Elaborated megafunction instantiation \"74194:inst15\"" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 192 808 928 384 "inst15" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst14 " "Info: Elaborating entity \"74138\" for hierarchy \"74138:inst14\"" {  } { { "project3.bdf" "inst14" { Schematic "E:/project3/project3.bdf" { { 400 304 424 560 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst14 " "Info: Elaborated megafunction instantiation \"74138:inst14\"" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 400 304 424 560 "inst14" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:inst " "Info: Elaborating entity \"74273\" for hierarchy \"74273:inst\"" {  } { { "project3.bdf" "inst" { Schematic "E:/project3/project3.bdf" { { 160 472 592 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:inst " "Info: Elaborated megafunction instantiation \"74273:inst\"" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 160 472 592 352 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Info: Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Info: Implemented 20 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 14:56:37 2016 " "Info: Processing ended: Fri Mar 18 14:56:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 14:56:37 2016 " "Info: Processing started: Fri Mar 18 14:56:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project3 -c project3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "project3 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"project3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "Warning: No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0 " "Info: Pin Q0 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Q0 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 256 968 1144 272 "Q0" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Info: Pin Q1 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Q1 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 272 968 1144 288 "Q1" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Info: Pin Q2 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Q2 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 288 968 1144 304 "Q2" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Info: Pin Q3 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Q3 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 304 968 1144 320 "Q3" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q4 " "Info: Pin Q4 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Q4 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 456 968 1144 472 "Q4" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q5 " "Info: Pin Q5 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Q5 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 472 968 1144 488 "Q5" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q6 " "Info: Pin Q6 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Q6 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 488 968 1144 504 "Q6" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q7 " "Info: Pin Q7 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { Q7 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 504 968 1144 520 "Q7" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D0 " "Info: Pin D0 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { D0 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 176 88 256 192 "D0" "" } { 232 680 808 248 "D0" "" } { 168 256 456 184 "D0" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D1 " "Info: Pin D1 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { D1 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 192 88 256 208 "D1" "" } { 248 672 808 264 "D1" "" } { 184 256 448 200 "D1" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D2 " "Info: Pin D2 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { D2 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 208 88 256 224 "D2" "" } { 264 664 808 280 "D2" "" } { 200 256 440 216 "D2" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D3 " "Info: Pin D3 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { D3 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 224 88 256 240 "D3" "" } { 280 656 808 296 "D3" "" } { 216 256 432 232 "D3" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D4 " "Info: Pin D4 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { D4 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 240 88 256 256 "D4" "" } { 432 736 808 448 "D4" "" } { 232 256 368 248 "D4" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D5 " "Info: Pin D5 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { D5 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 256 88 256 272 "D5" "" } { 448 728 808 464 "D5" "" } { 248 256 360 264 "D5" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D6 " "Info: Pin D6 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { D6 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 272 88 256 288 "D6" "" } { 464 720 808 480 "D6" "" } { 264 256 352 280 "D6" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D7 " "Info: Pin D7 not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { D7 } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 288 88 256 304 "D7" "" } { 480 712 808 496 "D7" "" } { 280 256 344 296 "D7" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IOW " "Info: Pin IOW not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { IOW } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 360 88 256 376 "IOW" "" } { 496 464 488 512 "iow" "" } { 440 464 520 456 "iow" "" } { 352 256 464 368 "iow" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { IOW } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B " "Info: Pin B not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { B } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 448 88 256 464 "B" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A " "Info: Pin A not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { A } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 432 88 256 448 "A" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Info: Pin C not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { C } } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Info: Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst19  " "Info: Automatically promoted node inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 12 8 0 " "Info: Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 12 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.800 ns register register " "Info: Estimated most critical path is register to register delay of 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst15\|40 1 REG LAB_X18_Y3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y3; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns 74194:inst15\|37~92 2 COMB LAB_X18_Y3 1 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = LAB_X18_Y3; Fanout = 1; COMB Node = '74194:inst15\|37~92'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74194:inst15|40 74194:inst15|37~92 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 744 808 168 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 1.692 ns 74194:inst15\|37~93 3 COMB LAB_X18_Y3 1 " "Info: 3: + IC(0.160 ns) + CELL(0.651 ns) = 1.692 ns; Loc. = LAB_X18_Y3; Fanout = 1; COMB Node = '74194:inst15\|37~93'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 74194:inst15|37~92 74194:inst15|37~93 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 744 808 168 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.800 ns 74194:inst15\|41 4 REG LAB_X18_Y3 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.800 ns; Loc. = LAB_X18_Y3; Fanout = 4; REG Node = '74194:inst15\|41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst15|37~93 74194:inst15|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 76.83 % ) " "Info: Total cell delay = 1.383 ns ( 76.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.417 ns ( 23.17 % ) " "Info: Total interconnect delay = 0.417 ns ( 23.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { 74194:inst15|40 74194:inst15|37~92 74194:inst15|37~93 74194:inst15|41 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/project3/project3.fit.smsg " "Info: Generated suppressed messages file E:/project3/project3.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 14:56:40 2016 " "Info: Processing ended: Fri Mar 18 14:56:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 14:56:40 2016 " "Info: Processing started: Fri Mar 18 14:56:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project3 -c project3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 14:56:41 2016 " "Info: Processing ended: Fri Mar 18 14:56:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 14:56:42 2016 " "Info: Processing started: Fri Mar 18 14:56:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project3 -c project3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project3 -c project3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "C " "Info: Assuming node \"C\" is an undefined clock" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "C" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IOW " "Info: Assuming node \"IOW\" is an undefined clock" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 360 88 256 376 "IOW" "" } { 496 464 488 512 "iow" "" } { 440 464 520 456 "iow" "" } { 352 256 464 368 "iow" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "IOW" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "A " "Info: Assuming node \"A\" is an undefined clock" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 432 88 256 448 "A" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "A" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "B " "Info: Assuming node \"B\" is an undefined clock" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 448 88 256 464 "B" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "B" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "C register register 74194:inst15\|40 74194:inst15\|40 360.1 MHz Internal " "Info: Clock \"C\" Internal fmax is restricted to 360.1 MHz between source register \"74194:inst15\|40\" and destination register \"74194:inst15\|40\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.947 ns + Longest register register " "Info: + Longest register to register delay is 1.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst15\|40 1 REG LCFF_X18_Y3_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.624 ns) 1.086 ns 74194:inst15\|36~24 2 COMB LCCOMB_X18_Y3_N4 1 " "Info: 2: + IC(0.462 ns) + CELL(0.624 ns) = 1.086 ns; Loc. = LCCOMB_X18_Y3_N4; Fanout = 1; COMB Node = '74194:inst15\|36~24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { 74194:inst15|40 74194:inst15|36~24 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 1.839 ns 74194:inst15\|36~25 3 COMB LCCOMB_X18_Y3_N18 1 " "Info: 3: + IC(0.383 ns) + CELL(0.370 ns) = 1.839 ns; Loc. = LCCOMB_X18_Y3_N18; Fanout = 1; COMB Node = '74194:inst15\|36~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { 74194:inst15|36~24 74194:inst15|36~25 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.947 ns 74194:inst15\|40 4 REG LCFF_X18_Y3_N19 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.947 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst15|36~25 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 56.60 % ) " "Info: Total cell delay = 1.102 ns ( 56.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 43.40 % ) " "Info: Total interconnect delay = 0.845 ns ( 43.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { 74194:inst15|40 74194:inst15|36~24 74194:inst15|36~25 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.947 ns" { 74194:inst15|40 {} 74194:inst15|36~24 {} 74194:inst15|36~25 {} 74194:inst15|40 {} } { 0.000ns 0.462ns 0.383ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 6.566 ns + Shortest register " "Info: + Shortest clock path from clock \"C\" to destination register is 6.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns C 1 CLK PIN_94 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_94; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.206 ns) 2.553 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(1.402 ns) + CELL(0.206 ns) = 2.553 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { C inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 5.062 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.566 ns 74194:inst15\|40 4 REG LCFF_X18_Y3_N19 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.566 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 27.67 % ) " "Info: Total cell delay = 1.817 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.749 ns ( 72.33 % ) " "Info: Total interconnect delay = 4.749 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 1.402ns 2.509ns 0.838ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C source 6.566 ns - Longest register " "Info: - Longest clock path from clock \"C\" to source register is 6.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns C 1 CLK PIN_94 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_94; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.206 ns) 2.553 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(1.402 ns) + CELL(0.206 ns) = 2.553 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { C inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 5.062 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.566 ns 74194:inst15\|40 4 REG LCFF_X18_Y3_N19 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.566 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 27.67 % ) " "Info: Total cell delay = 1.817 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.749 ns ( 72.33 % ) " "Info: Total interconnect delay = 4.749 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 1.402ns 2.509ns 0.838ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 1.402ns 2.509ns 0.838ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { 74194:inst15|40 74194:inst15|36~24 74194:inst15|36~25 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.947 ns" { 74194:inst15|40 {} 74194:inst15|36~24 {} 74194:inst15|36~25 {} 74194:inst15|40 {} } { 0.000ns 0.462ns 0.383ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 1.402ns 2.509ns 0.838ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { 74194:inst15|40 {} } {  } {  } "" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "IOW register register 74194:inst15\|40 74194:inst15\|40 340.02 MHz Internal " "Info: Clock \"IOW\" Internal fmax is restricted to 340.02 MHz between source register \"74194:inst15\|40\" and destination register \"74194:inst15\|40\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.947 ns + Longest register register " "Info: + Longest register to register delay is 1.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst15\|40 1 REG LCFF_X18_Y3_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.624 ns) 1.086 ns 74194:inst15\|36~24 2 COMB LCCOMB_X18_Y3_N4 1 " "Info: 2: + IC(0.462 ns) + CELL(0.624 ns) = 1.086 ns; Loc. = LCCOMB_X18_Y3_N4; Fanout = 1; COMB Node = '74194:inst15\|36~24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { 74194:inst15|40 74194:inst15|36~24 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 1.839 ns 74194:inst15\|36~25 3 COMB LCCOMB_X18_Y3_N18 1 " "Info: 3: + IC(0.383 ns) + CELL(0.370 ns) = 1.839 ns; Loc. = LCCOMB_X18_Y3_N18; Fanout = 1; COMB Node = '74194:inst15\|36~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { 74194:inst15|36~24 74194:inst15|36~25 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.947 ns 74194:inst15\|40 4 REG LCFF_X18_Y3_N19 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.947 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst15|36~25 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 56.60 % ) " "Info: Total cell delay = 1.102 ns ( 56.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 43.40 % ) " "Info: Total interconnect delay = 0.845 ns ( 43.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { 74194:inst15|40 74194:inst15|36~24 74194:inst15|36~25 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.947 ns" { 74194:inst15|40 {} 74194:inst15|36~24 {} 74194:inst15|36~25 {} 74194:inst15|40 {} } { 0.000ns 0.462ns 0.383ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IOW destination 6.080 ns + Shortest register " "Info: + Shortest clock path from clock \"IOW\" to destination register is 6.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns IOW 1 CLK PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 2; CLK Node = 'IOW'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { IOW } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 360 88 256 376 "IOW" "" } { 496 464 488 512 "iow" "" } { 440 464 520 456 "iow" "" } { 352 256 464 368 "iow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.370 ns) 2.067 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(0.587 ns) + CELL(0.370 ns) = 2.067 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { IOW inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 4.576 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 4.576 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.080 ns 74194:inst15\|40 4 REG LCFF_X18_Y3_N19 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.080 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.146 ns ( 35.30 % ) " "Info: Total cell delay = 2.146 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.934 ns ( 64.70 % ) " "Info: Total interconnect delay = 3.934 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { IOW inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.080 ns" { IOW {} IOW~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 0.587ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IOW source 6.080 ns - Longest register " "Info: - Longest clock path from clock \"IOW\" to source register is 6.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns IOW 1 CLK PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 2; CLK Node = 'IOW'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { IOW } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 360 88 256 376 "IOW" "" } { 496 464 488 512 "iow" "" } { 440 464 520 456 "iow" "" } { 352 256 464 368 "iow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.370 ns) 2.067 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(0.587 ns) + CELL(0.370 ns) = 2.067 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { IOW inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 4.576 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 4.576 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.080 ns 74194:inst15\|40 4 REG LCFF_X18_Y3_N19 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.080 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.146 ns ( 35.30 % ) " "Info: Total cell delay = 2.146 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.934 ns ( 64.70 % ) " "Info: Total interconnect delay = 3.934 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { IOW inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.080 ns" { IOW {} IOW~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 0.587ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { IOW inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.080 ns" { IOW {} IOW~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 0.587ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { 74194:inst15|40 74194:inst15|36~24 74194:inst15|36~25 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.947 ns" { 74194:inst15|40 {} 74194:inst15|36~24 {} 74194:inst15|36~25 {} 74194:inst15|40 {} } { 0.000ns 0.462ns 0.383ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { IOW inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.080 ns" { IOW {} IOW~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 0.587ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { 74194:inst15|40 {} } {  } {  } "" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "A register register 74194:inst15\|40 74194:inst15\|40 340.02 MHz Internal " "Info: Clock \"A\" Internal fmax is restricted to 340.02 MHz between source register \"74194:inst15\|40\" and destination register \"74194:inst15\|40\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.947 ns + Longest register register " "Info: + Longest register to register delay is 1.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst15\|40 1 REG LCFF_X18_Y3_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.624 ns) 1.086 ns 74194:inst15\|36~24 2 COMB LCCOMB_X18_Y3_N4 1 " "Info: 2: + IC(0.462 ns) + CELL(0.624 ns) = 1.086 ns; Loc. = LCCOMB_X18_Y3_N4; Fanout = 1; COMB Node = '74194:inst15\|36~24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { 74194:inst15|40 74194:inst15|36~24 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 1.839 ns 74194:inst15\|36~25 3 COMB LCCOMB_X18_Y3_N18 1 " "Info: 3: + IC(0.383 ns) + CELL(0.370 ns) = 1.839 ns; Loc. = LCCOMB_X18_Y3_N18; Fanout = 1; COMB Node = '74194:inst15\|36~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { 74194:inst15|36~24 74194:inst15|36~25 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.947 ns 74194:inst15\|40 4 REG LCFF_X18_Y3_N19 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.947 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst15|36~25 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 56.60 % ) " "Info: Total cell delay = 1.102 ns ( 56.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 43.40 % ) " "Info: Total interconnect delay = 0.845 ns ( 43.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { 74194:inst15|40 74194:inst15|36~24 74194:inst15|36~25 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.947 ns" { 74194:inst15|40 {} 74194:inst15|36~24 {} 74194:inst15|36~25 {} 74194:inst15|40 {} } { 0.000ns 0.462ns 0.383ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A destination 6.194 ns + Shortest register " "Info: + Shortest clock path from clock \"A\" to destination register is 6.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns A 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'A'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 432 88 256 448 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.487 ns) 2.181 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(0.584 ns) + CELL(0.487 ns) = 2.181 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { A inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 4.690 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 4.690 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.194 ns 74194:inst15\|40 4 REG LCFF_X18_Y3_N19 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.194 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 36.54 % ) " "Info: Total cell delay = 2.263 ns ( 36.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.931 ns ( 63.46 % ) " "Info: Total interconnect delay = 3.931 ns ( 63.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { A inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.194 ns" { A {} A~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 0.584ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.487ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A source 6.194 ns - Longest register " "Info: - Longest clock path from clock \"A\" to source register is 6.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns A 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'A'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 432 88 256 448 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.487 ns) 2.181 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(0.584 ns) + CELL(0.487 ns) = 2.181 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { A inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 4.690 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 4.690 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.194 ns 74194:inst15\|40 4 REG LCFF_X18_Y3_N19 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.194 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 36.54 % ) " "Info: Total cell delay = 2.263 ns ( 36.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.931 ns ( 63.46 % ) " "Info: Total interconnect delay = 3.931 ns ( 63.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { A inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.194 ns" { A {} A~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 0.584ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.487ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { A inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.194 ns" { A {} A~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 0.584ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.487ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { 74194:inst15|40 74194:inst15|36~24 74194:inst15|36~25 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.947 ns" { 74194:inst15|40 {} 74194:inst15|36~24 {} 74194:inst15|36~25 {} 74194:inst15|40 {} } { 0.000ns 0.462ns 0.383ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { A inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.194 ns" { A {} A~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 0.584ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.487ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { 74194:inst15|40 {} } {  } {  } "" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "B register register 74194:inst15\|40 74194:inst15\|40 340.02 MHz Internal " "Info: Clock \"B\" Internal fmax is restricted to 340.02 MHz between source register \"74194:inst15\|40\" and destination register \"74194:inst15\|40\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.947 ns + Longest register register " "Info: + Longest register to register delay is 1.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst15\|40 1 REG LCFF_X18_Y3_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.624 ns) 1.086 ns 74194:inst15\|36~24 2 COMB LCCOMB_X18_Y3_N4 1 " "Info: 2: + IC(0.462 ns) + CELL(0.624 ns) = 1.086 ns; Loc. = LCCOMB_X18_Y3_N4; Fanout = 1; COMB Node = '74194:inst15\|36~24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { 74194:inst15|40 74194:inst15|36~24 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 1.839 ns 74194:inst15\|36~25 3 COMB LCCOMB_X18_Y3_N18 1 " "Info: 3: + IC(0.383 ns) + CELL(0.370 ns) = 1.839 ns; Loc. = LCCOMB_X18_Y3_N18; Fanout = 1; COMB Node = '74194:inst15\|36~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { 74194:inst15|36~24 74194:inst15|36~25 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.947 ns 74194:inst15\|40 4 REG LCFF_X18_Y3_N19 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.947 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst15|36~25 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 56.60 % ) " "Info: Total cell delay = 1.102 ns ( 56.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.845 ns ( 43.40 % ) " "Info: Total interconnect delay = 0.845 ns ( 43.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { 74194:inst15|40 74194:inst15|36~24 74194:inst15|36~25 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.947 ns" { 74194:inst15|40 {} 74194:inst15|36~24 {} 74194:inst15|36~25 {} 74194:inst15|40 {} } { 0.000ns 0.462ns 0.383ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B destination 6.230 ns + Shortest register " "Info: + Shortest clock path from clock \"B\" to destination register is 6.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns B 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'B'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 448 88 256 464 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.499 ns) 2.217 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(0.608 ns) + CELL(0.499 ns) = 2.217 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { B inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 4.726 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 4.726 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.230 ns 74194:inst15\|40 4 REG LCFF_X18_Y3_N19 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.230 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.275 ns ( 36.52 % ) " "Info: Total cell delay = 2.275 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.955 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.955 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { B inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { B {} B~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 0.608ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B source 6.230 ns - Longest register " "Info: - Longest clock path from clock \"B\" to source register is 6.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns B 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'B'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 448 88 256 464 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.499 ns) 2.217 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(0.608 ns) + CELL(0.499 ns) = 2.217 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { B inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 4.726 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 4.726 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.230 ns 74194:inst15\|40 4 REG LCFF_X18_Y3_N19 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.230 ns; Loc. = LCFF_X18_Y3_N19; Fanout = 4; REG Node = '74194:inst15\|40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.275 ns ( 36.52 % ) " "Info: Total cell delay = 2.275 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.955 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.955 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { B inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { B {} B~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 0.608ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { B inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { B {} B~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 0.608ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { 74194:inst15|40 74194:inst15|36~24 74194:inst15|36~25 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.947 ns" { 74194:inst15|40 {} 74194:inst15|36~24 {} 74194:inst15|36~25 {} 74194:inst15|40 {} } { 0.000ns 0.462ns 0.383ns 0.000ns } { 0.000ns 0.624ns 0.370ns 0.108ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { B inst20 inst20~clkctrl 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { B {} B~combout {} inst20 {} inst20~clkctrl {} 74194:inst15|40 {} } { 0.000ns 0.000ns 0.608ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst15|40 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { 74194:inst15|40 {} } {  } {  } "" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "C 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"C\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74273:inst\|19 74194:inst16\|41 C 704 ps " "Info: Found hold time violation between source  pin or register \"74273:inst\|19\" and destination pin or register \"74194:inst16\|41\" for clock \"C\" (Hold time is 704 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.762 ns + Largest " "Info: + Largest clock skew is 1.762 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 6.566 ns + Longest register " "Info: + Longest clock path from clock \"C\" to destination register is 6.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns C 1 CLK PIN_94 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_94; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.206 ns) 2.553 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(1.402 ns) + CELL(0.206 ns) = 2.553 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { C inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 5.062 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.566 ns 74194:inst16\|41 4 REG LCFF_X18_Y3_N9 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.566 ns; Loc. = LCFF_X18_Y3_N9; Fanout = 4; REG Node = '74194:inst16\|41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 27.67 % ) " "Info: Total cell delay = 1.817 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.749 ns ( 72.33 % ) " "Info: Total interconnect delay = 4.749 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C inst20 inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|41 {} } { 0.000ns 0.000ns 1.402ns 2.509ns 0.838ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C source 4.804 ns - Shortest register " "Info: - Shortest clock path from clock \"C\" to source register is 4.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns C 1 CLK PIN_94 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_94; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.206 ns) 2.555 ns inst19 2 COMB LCCOMB_X27_Y7_N10 1 " "Info: 2: + IC(1.404 ns) + CELL(0.206 ns) = 2.555 ns; Loc. = LCCOMB_X27_Y7_N10; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { C inst19 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 3.295 ns inst19~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(0.740 ns) + CELL(0.000 ns) = 3.295 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 4.804 ns 74273:inst\|19 4 REG LCFF_X18_Y3_N1 14 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 4.804 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 37.82 % ) " "Info: Total cell delay = 1.817 ns ( 37.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.987 ns ( 62.18 % ) " "Info: Total interconnect delay = 2.987 ns ( 62.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.804 ns" { C inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.804 ns" { C {} C~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.404ns 0.740ns 0.843ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C inst20 inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|41 {} } { 0.000ns 0.000ns 1.402ns 2.509ns 0.838ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.804 ns" { C inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.804 ns" { C {} C~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.404ns 0.740ns 0.843ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.060 ns - Shortest register register " "Info: - Shortest register to register delay is 1.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst\|19 1 REG LCFF_X18_Y3_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns 74194:inst16\|37~91 2 COMB LCCOMB_X18_Y3_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y3_N0; Fanout = 1; COMB Node = '74194:inst16\|37~91'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { 74273:inst|19 74194:inst16|37~91 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 744 808 168 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 0.952 ns 74194:inst16\|37~92 3 COMB LCCOMB_X18_Y3_N8 1 " "Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 0.952 ns; Loc. = LCCOMB_X18_Y3_N8; Fanout = 1; COMB Node = '74194:inst16\|37~92'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { 74194:inst16|37~91 74194:inst16|37~92 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 744 808 168 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.060 ns 74194:inst16\|41 4 REG LCFF_X18_Y3_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.060 ns; Loc. = LCFF_X18_Y3_N9; Fanout = 4; REG Node = '74194:inst16\|41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst16|37~92 74194:inst16|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.707 ns ( 66.70 % ) " "Info: Total cell delay = 0.707 ns ( 66.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.353 ns ( 33.30 % ) " "Info: Total interconnect delay = 0.353 ns ( 33.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 74273:inst|19 74194:inst16|37~91 74194:inst16|37~92 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.060 ns" { 74273:inst|19 {} 74194:inst16|37~91 {} 74194:inst16|37~92 {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.353ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C inst20 inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|41 {} } { 0.000ns 0.000ns 1.402ns 2.509ns 0.838ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.804 ns" { C inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.804 ns" { C {} C~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 1.404ns 0.740ns 0.843ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 74273:inst|19 74194:inst16|37~91 74194:inst16|37~92 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.060 ns" { 74273:inst|19 {} 74194:inst16|37~91 {} 74194:inst16|37~92 {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.353ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "IOW 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"IOW\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74273:inst\|19 74194:inst16\|41 IOW 756 ps " "Info: Found hold time violation between source  pin or register \"74273:inst\|19\" and destination pin or register \"74194:inst16\|41\" for clock \"IOW\" (Hold time is 756 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.814 ns + Largest " "Info: + Largest clock skew is 1.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IOW destination 6.080 ns + Longest register " "Info: + Longest clock path from clock \"IOW\" to destination register is 6.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns IOW 1 CLK PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 2; CLK Node = 'IOW'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { IOW } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 360 88 256 376 "IOW" "" } { 496 464 488 512 "iow" "" } { 440 464 520 456 "iow" "" } { 352 256 464 368 "iow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.370 ns) 2.067 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(0.587 ns) + CELL(0.370 ns) = 2.067 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { IOW inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 4.576 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 4.576 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.080 ns 74194:inst16\|41 4 REG LCFF_X18_Y3_N9 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.080 ns; Loc. = LCFF_X18_Y3_N9; Fanout = 4; REG Node = '74194:inst16\|41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.146 ns ( 35.30 % ) " "Info: Total cell delay = 2.146 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.934 ns ( 64.70 % ) " "Info: Total interconnect delay = 3.934 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { IOW inst20 inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.080 ns" { IOW {} IOW~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.587ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IOW source 4.266 ns - Shortest register " "Info: - Shortest clock path from clock \"IOW\" to source register is 4.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns IOW 1 CLK PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 2; CLK Node = 'IOW'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { IOW } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 360 88 256 376 "IOW" "" } { 496 464 488 512 "iow" "" } { 440 464 520 456 "iow" "" } { 352 256 464 368 "iow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.319 ns) 2.017 ns inst19 2 COMB LCCOMB_X27_Y7_N10 1 " "Info: 2: + IC(0.588 ns) + CELL(0.319 ns) = 2.017 ns; Loc. = LCCOMB_X27_Y7_N10; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { IOW inst19 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 2.757 ns inst19~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(0.740 ns) + CELL(0.000 ns) = 2.757 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 4.266 ns 74273:inst\|19 4 REG LCFF_X18_Y3_N1 14 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 4.266 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.095 ns ( 49.11 % ) " "Info: Total cell delay = 2.095 ns ( 49.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.171 ns ( 50.89 % ) " "Info: Total interconnect delay = 2.171 ns ( 50.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.266 ns" { IOW inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.266 ns" { IOW {} IOW~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 0.588ns 0.740ns 0.843ns } { 0.000ns 1.110ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { IOW inst20 inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.080 ns" { IOW {} IOW~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.587ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.266 ns" { IOW inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.266 ns" { IOW {} IOW~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 0.588ns 0.740ns 0.843ns } { 0.000ns 1.110ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.060 ns - Shortest register register " "Info: - Shortest register to register delay is 1.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst\|19 1 REG LCFF_X18_Y3_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns 74194:inst16\|37~91 2 COMB LCCOMB_X18_Y3_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y3_N0; Fanout = 1; COMB Node = '74194:inst16\|37~91'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { 74273:inst|19 74194:inst16|37~91 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 744 808 168 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 0.952 ns 74194:inst16\|37~92 3 COMB LCCOMB_X18_Y3_N8 1 " "Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 0.952 ns; Loc. = LCCOMB_X18_Y3_N8; Fanout = 1; COMB Node = '74194:inst16\|37~92'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { 74194:inst16|37~91 74194:inst16|37~92 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 744 808 168 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.060 ns 74194:inst16\|41 4 REG LCFF_X18_Y3_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.060 ns; Loc. = LCFF_X18_Y3_N9; Fanout = 4; REG Node = '74194:inst16\|41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst16|37~92 74194:inst16|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.707 ns ( 66.70 % ) " "Info: Total cell delay = 0.707 ns ( 66.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.353 ns ( 33.30 % ) " "Info: Total interconnect delay = 0.353 ns ( 33.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 74273:inst|19 74194:inst16|37~91 74194:inst16|37~92 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.060 ns" { 74273:inst|19 {} 74194:inst16|37~91 {} 74194:inst16|37~92 {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.353ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.080 ns" { IOW inst20 inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.080 ns" { IOW {} IOW~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.587ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.266 ns" { IOW inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.266 ns" { IOW {} IOW~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 0.588ns 0.740ns 0.843ns } { 0.000ns 1.110ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 74273:inst|19 74194:inst16|37~91 74194:inst16|37~92 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.060 ns" { 74273:inst|19 {} 74194:inst16|37~91 {} 74194:inst16|37~92 {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.353ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "A 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"A\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74273:inst\|19 74194:inst16\|41 A 572 ps " "Info: Found hold time violation between source  pin or register \"74273:inst\|19\" and destination pin or register \"74194:inst16\|41\" for clock \"A\" (Hold time is 572 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.630 ns + Largest " "Info: + Largest clock skew is 1.630 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A destination 6.194 ns + Longest register " "Info: + Longest clock path from clock \"A\" to destination register is 6.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns A 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'A'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 432 88 256 448 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.487 ns) 2.181 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(0.584 ns) + CELL(0.487 ns) = 2.181 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { A inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 4.690 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 4.690 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.194 ns 74194:inst16\|41 4 REG LCFF_X18_Y3_N9 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.194 ns; Loc. = LCFF_X18_Y3_N9; Fanout = 4; REG Node = '74194:inst16\|41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 36.54 % ) " "Info: Total cell delay = 2.263 ns ( 36.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.931 ns ( 63.46 % ) " "Info: Total interconnect delay = 3.931 ns ( 63.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { A inst20 inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.194 ns" { A {} A~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.584ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.487ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A source 4.564 ns - Shortest register " "Info: - Shortest clock path from clock \"A\" to source register is 4.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns A 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'A'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 432 88 256 448 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.624 ns) 2.315 ns inst19 2 COMB LCCOMB_X27_Y7_N10 1 " "Info: 2: + IC(0.581 ns) + CELL(0.624 ns) = 2.315 ns; Loc. = LCCOMB_X27_Y7_N10; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { A inst19 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 3.055 ns inst19~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(0.740 ns) + CELL(0.000 ns) = 3.055 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 4.564 ns 74273:inst\|19 4 REG LCFF_X18_Y3_N1 14 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 4.564 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.400 ns ( 52.59 % ) " "Info: Total cell delay = 2.400 ns ( 52.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.164 ns ( 47.41 % ) " "Info: Total interconnect delay = 2.164 ns ( 47.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.564 ns" { A inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.564 ns" { A {} A~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 0.581ns 0.740ns 0.843ns } { 0.000ns 1.110ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { A inst20 inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.194 ns" { A {} A~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.584ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.487ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.564 ns" { A inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.564 ns" { A {} A~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 0.581ns 0.740ns 0.843ns } { 0.000ns 1.110ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.060 ns - Shortest register register " "Info: - Shortest register to register delay is 1.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst\|19 1 REG LCFF_X18_Y3_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns 74194:inst16\|37~91 2 COMB LCCOMB_X18_Y3_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y3_N0; Fanout = 1; COMB Node = '74194:inst16\|37~91'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { 74273:inst|19 74194:inst16|37~91 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 744 808 168 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 0.952 ns 74194:inst16\|37~92 3 COMB LCCOMB_X18_Y3_N8 1 " "Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 0.952 ns; Loc. = LCCOMB_X18_Y3_N8; Fanout = 1; COMB Node = '74194:inst16\|37~92'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { 74194:inst16|37~91 74194:inst16|37~92 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 744 808 168 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.060 ns 74194:inst16\|41 4 REG LCFF_X18_Y3_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.060 ns; Loc. = LCFF_X18_Y3_N9; Fanout = 4; REG Node = '74194:inst16\|41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst16|37~92 74194:inst16|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.707 ns ( 66.70 % ) " "Info: Total cell delay = 0.707 ns ( 66.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.353 ns ( 33.30 % ) " "Info: Total interconnect delay = 0.353 ns ( 33.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 74273:inst|19 74194:inst16|37~91 74194:inst16|37~92 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.060 ns" { 74273:inst|19 {} 74194:inst16|37~91 {} 74194:inst16|37~92 {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.353ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { A inst20 inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.194 ns" { A {} A~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.584ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.487ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.564 ns" { A inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.564 ns" { A {} A~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 0.581ns 0.740ns 0.843ns } { 0.000ns 1.110ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 74273:inst|19 74194:inst16|37~91 74194:inst16|37~92 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.060 ns" { 74273:inst|19 {} 74194:inst16|37~91 {} 74194:inst16|37~92 {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.353ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "B 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"B\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74273:inst\|19 74194:inst16\|41 B 557 ps " "Info: Found hold time violation between source  pin or register \"74273:inst\|19\" and destination pin or register \"74194:inst16\|41\" for clock \"B\" (Hold time is 557 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.615 ns + Largest " "Info: + Largest clock skew is 1.615 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B destination 6.230 ns + Longest register " "Info: + Longest clock path from clock \"B\" to destination register is 6.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns B 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'B'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 448 88 256 464 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.499 ns) 2.217 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(0.608 ns) + CELL(0.499 ns) = 2.217 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { B inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 4.726 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 4.726 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.230 ns 74194:inst16\|41 4 REG LCFF_X18_Y3_N9 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.230 ns; Loc. = LCFF_X18_Y3_N9; Fanout = 4; REG Node = '74194:inst16\|41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.275 ns ( 36.52 % ) " "Info: Total cell delay = 2.275 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.955 ns ( 63.48 % ) " "Info: Total interconnect delay = 3.955 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { B inst20 inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { B {} B~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.608ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B source 4.615 ns - Shortest register " "Info: - Shortest clock path from clock \"B\" to source register is 4.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns B 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'B'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 448 88 256 464 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.651 ns) 2.366 ns inst19 2 COMB LCCOMB_X27_Y7_N10 1 " "Info: 2: + IC(0.605 ns) + CELL(0.651 ns) = 2.366 ns; Loc. = LCCOMB_X27_Y7_N10; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { B inst19 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 3.106 ns inst19~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(0.740 ns) + CELL(0.000 ns) = 3.106 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 4.615 ns 74273:inst\|19 4 REG LCFF_X18_Y3_N1 14 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 4.615 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.427 ns ( 52.59 % ) " "Info: Total cell delay = 2.427 ns ( 52.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.188 ns ( 47.41 % ) " "Info: Total interconnect delay = 2.188 ns ( 47.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.615 ns" { B inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.615 ns" { B {} B~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 0.605ns 0.740ns 0.843ns } { 0.000ns 1.110ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { B inst20 inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { B {} B~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.608ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.615 ns" { B inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.615 ns" { B {} B~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 0.605ns 0.740ns 0.843ns } { 0.000ns 1.110ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.060 ns - Shortest register register " "Info: - Shortest register to register delay is 1.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:inst\|19 1 REG LCFF_X18_Y3_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns 74194:inst16\|37~91 2 COMB LCCOMB_X18_Y3_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y3_N0; Fanout = 1; COMB Node = '74194:inst16\|37~91'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { 74273:inst|19 74194:inst16|37~91 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 744 808 168 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 0.952 ns 74194:inst16\|37~92 3 COMB LCCOMB_X18_Y3_N8 1 " "Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 0.952 ns; Loc. = LCCOMB_X18_Y3_N8; Fanout = 1; COMB Node = '74194:inst16\|37~92'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { 74194:inst16|37~91 74194:inst16|37~92 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 744 808 168 "37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.060 ns 74194:inst16\|41 4 REG LCFF_X18_Y3_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.060 ns; Loc. = LCFF_X18_Y3_N9; Fanout = 4; REG Node = '74194:inst16\|41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst16|37~92 74194:inst16|41 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.707 ns ( 66.70 % ) " "Info: Total cell delay = 0.707 ns ( 66.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.353 ns ( 33.30 % ) " "Info: Total interconnect delay = 0.353 ns ( 33.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 74273:inst|19 74194:inst16|37~91 74194:inst16|37~92 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.060 ns" { 74273:inst|19 {} 74194:inst16|37~91 {} 74194:inst16|37~92 {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.353ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 128 848 912 208 "41" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { B inst20 inst20~clkctrl 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { B {} B~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.608ns 2.509ns 0.838ns } { 0.000ns 1.110ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.615 ns" { B inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.615 ns" { B {} B~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 0.605ns 0.740ns 0.843ns } { 0.000ns 1.110ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 74273:inst|19 74194:inst16|37~91 74194:inst16|37~92 74194:inst16|41 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.060 ns" { 74273:inst|19 {} 74194:inst16|37~91 {} 74194:inst16|37~92 {} 74194:inst16|41 {} } { 0.000ns 0.000ns 0.353ns 0.000ns } { 0.000ns 0.393ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74273:inst\|19 D0 IOW 3.359 ns register " "Info: tsu for register \"74273:inst\|19\" (data pin = \"D0\", clock pin = \"IOW\") is 3.359 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.665 ns + Longest pin register " "Info: + Longest pin to register delay is 7.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns D0 1 PIN PIN_75 2 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_75; Fanout = 2; PIN Node = 'D0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 176 88 256 192 "D0" "" } { 232 680 808 248 "D0" "" } { 168 256 456 184 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.240 ns) + CELL(0.460 ns) 7.665 ns 74273:inst\|19 2 REG LCFF_X18_Y3_N1 14 " "Info: 2: + IC(6.240 ns) + CELL(0.460 ns) = 7.665 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { D0 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 18.59 % ) " "Info: Total cell delay = 1.425 ns ( 18.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.240 ns ( 81.41 % ) " "Info: Total interconnect delay = 6.240 ns ( 81.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { D0 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { D0 {} D0~combout {} 74273:inst|19 {} } { 0.000ns 0.000ns 6.240ns } { 0.000ns 0.965ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IOW destination 4.266 ns - Shortest register " "Info: - Shortest clock path from clock \"IOW\" to destination register is 4.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns IOW 1 CLK PIN_89 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 2; CLK Node = 'IOW'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { IOW } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 360 88 256 376 "IOW" "" } { 496 464 488 512 "iow" "" } { 440 464 520 456 "iow" "" } { 352 256 464 368 "iow" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.319 ns) 2.017 ns inst19 2 COMB LCCOMB_X27_Y7_N10 1 " "Info: 2: + IC(0.588 ns) + CELL(0.319 ns) = 2.017 ns; Loc. = LCCOMB_X27_Y7_N10; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { IOW inst19 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 2.757 ns inst19~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(0.740 ns) + CELL(0.000 ns) = 2.757 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 440 520 584 488 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 4.266 ns 74273:inst\|19 4 REG LCFF_X18_Y3_N1 14 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 4.266 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 14; REG Node = '74273:inst\|19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.095 ns ( 49.11 % ) " "Info: Total cell delay = 2.095 ns ( 49.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.171 ns ( 50.89 % ) " "Info: Total interconnect delay = 2.171 ns ( 50.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.266 ns" { IOW inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.266 ns" { IOW {} IOW~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 0.588ns 0.740ns 0.843ns } { 0.000ns 1.110ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { D0 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { D0 {} D0~combout {} 74273:inst|19 {} } { 0.000ns 0.000ns 6.240ns } { 0.000ns 0.965ns 0.460ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.266 ns" { IOW inst19 inst19~clkctrl 74273:inst|19 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.266 ns" { IOW {} IOW~combout {} inst19 {} inst19~clkctrl {} 74273:inst|19 {} } { 0.000ns 0.000ns 0.588ns 0.740ns 0.843ns } { 0.000ns 1.110ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "C Q6 74194:inst16\|39 13.402 ns register " "Info: tco from clock \"C\" to destination pin \"Q6\" through register \"74194:inst16\|39\" is 13.402 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C source 6.566 ns + Longest register " "Info: + Longest clock path from clock \"C\" to source register is 6.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns C 1 CLK PIN_94 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_94; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.206 ns) 2.553 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(1.402 ns) + CELL(0.206 ns) = 2.553 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { C inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 5.062 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.566 ns 74194:inst16\|39 4 REG LCFF_X18_Y3_N21 4 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.566 ns; Loc. = LCFF_X18_Y3_N21; Fanout = 4; REG Node = '74194:inst16\|39'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst16|39 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 27.67 % ) " "Info: Total cell delay = 1.817 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.749 ns ( 72.33 % ) " "Info: Total interconnect delay = 4.749 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C inst20 inst20~clkctrl 74194:inst16|39 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|39 {} } { 0.000ns 0.000ns 1.402ns 2.509ns 0.838ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.532 ns + Longest register pin " "Info: + Longest register to pin delay is 6.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst16\|39 1 REG LCFF_X18_Y3_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y3_N21; Fanout = 4; REG Node = '74194:inst16\|39'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst16|39 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.296 ns) + CELL(3.236 ns) 6.532 ns Q6 2 PIN PIN_137 0 " "Info: 2: + IC(3.296 ns) + CELL(3.236 ns) = 6.532 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'Q6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { 74194:inst16|39 Q6 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 488 968 1144 504 "Q6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 49.54 % ) " "Info: Total cell delay = 3.236 ns ( 49.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.296 ns ( 50.46 % ) " "Info: Total interconnect delay = 3.296 ns ( 50.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { 74194:inst16|39 Q6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { 74194:inst16|39 {} Q6 {} } { 0.000ns 3.296ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C inst20 inst20~clkctrl 74194:inst16|39 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|39 {} } { 0.000ns 0.000ns 1.402ns 2.509ns 0.838ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { 74194:inst16|39 Q6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { 74194:inst16|39 {} Q6 {} } { 0.000ns 3.296ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74194:inst16\|38 D7 C 3.081 ns register " "Info: th for register \"74194:inst16\|38\" (data pin = \"D7\", clock pin = \"C\") is 3.081 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 6.566 ns + Longest register " "Info: + Longest clock path from clock \"C\" to destination register is 6.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns C 1 CLK PIN_94 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_94; Fanout = 2; CLK Node = 'C'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 464 88 256 480 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.206 ns) 2.553 ns inst20 2 COMB LCCOMB_X27_Y7_N16 1 " "Info: 2: + IC(1.402 ns) + CELL(0.206 ns) = 2.553 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { C inst20 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.509 ns) + CELL(0.000 ns) 5.062 ns inst20~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.509 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 496 488 552 544 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 6.566 ns 74194:inst16\|38 4 REG LCFF_X18_Y3_N31 3 " "Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 6.566 ns; Loc. = LCFF_X18_Y3_N31; Fanout = 3; REG Node = '74194:inst16\|38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { inst20~clkctrl 74194:inst16|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.817 ns ( 27.67 % ) " "Info: Total cell delay = 1.817 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.749 ns ( 72.33 % ) " "Info: Total interconnect delay = 4.749 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C inst20 inst20~clkctrl 74194:inst16|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|38 {} } { 0.000ns 0.000ns 1.402ns 2.509ns 0.838ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.791 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns D7 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'D7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } } { "project3.bdf" "" { Schematic "E:/project3/project3.bdf" { { 288 88 256 304 "D7" "" } { 480 712 808 496 "D7" "" } { 280 256 344 296 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.650 ns) 3.683 ns 74194:inst16\|34~25 2 COMB LCCOMB_X18_Y3_N30 1 " "Info: 2: + IC(1.923 ns) + CELL(0.650 ns) = 3.683 ns; Loc. = LCCOMB_X18_Y3_N30; Fanout = 1; COMB Node = '74194:inst16\|34~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { D7 74194:inst16|34~25 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 744 808 792 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.791 ns 74194:inst16\|38 3 REG LCFF_X18_Y3_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.791 ns; Loc. = LCFF_X18_Y3_N31; Fanout = 3; REG Node = '74194:inst16\|38'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst16|34~25 74194:inst16|38 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "c:/altera/80/quartus/libraries/others/maxplus2/74194.bdf" { { 752 848 912 832 "38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.868 ns ( 49.27 % ) " "Info: Total cell delay = 1.868 ns ( 49.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.923 ns ( 50.73 % ) " "Info: Total interconnect delay = 1.923 ns ( 50.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { D7 74194:inst16|34~25 74194:inst16|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { D7 {} D7~combout {} 74194:inst16|34~25 {} 74194:inst16|38 {} } { 0.000ns 0.000ns 1.923ns 0.000ns } { 0.000ns 1.110ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.566 ns" { C inst20 inst20~clkctrl 74194:inst16|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.566 ns" { C {} C~combout {} inst20 {} inst20~clkctrl {} 74194:inst16|38 {} } { 0.000ns 0.000ns 1.402ns 2.509ns 0.838ns } { 0.000ns 0.945ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.791 ns" { D7 74194:inst16|34~25 74194:inst16|38 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.791 ns" { D7 {} D7~combout {} 74194:inst16|34~25 {} 74194:inst16|38 {} } { 0.000ns 0.000ns 1.923ns 0.000ns } { 0.000ns 1.110ns 0.650ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Peak virtual memory: 125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 14:56:43 2016 " "Info: Processing ended: Fri Mar 18 14:56:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
