# Reading E:/apps/quartusobs/modelsim_ase/tcl/vsim/pref.tcl
# do ScientificCalc_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/apps/quartusobs/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/UI/smt4/psd/prak/project10/ScientificCalc.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:48 on May 16,2020
# vcom -reportprogress 300 -93 -work work D:/UI/smt4/psd/prak/project10/ScientificCalc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ScientificCalc
# ** Error: D:/UI/smt4/psd/prak/project10/ScientificCalc.vhd(14): near "Selector": (vcom-1576) expecting END.
# End time: 17:21:48 on May 16,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/apps/quartusobs/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ScientificCalc_run_msim_rtl_vhdl.do line 8
# E:/apps/quartusobs/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/UI/smt4/psd/prak/project10/ScientificCalc.vhd}"
