Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/Qsys/qsys_gui_oscp/qsys/hardware/ --output-directory=E:/Qsys/qsys_gui_oscp/qsys/hardware/ --report-file=bsf:E:/Qsys/qsys_gui_oscp/qsys/hardware/qsys.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/Qsys/qsys_gui_oscp/qsys/hardware/qsys.qsys
Progress: Loading hardware/qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_bridge [altera_avalon_mm_bridge 13.1]
Progress: Parameterizing module mm_bridge
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.1]
Progress: Parameterizing module epcs_flash
Progress: Adding avalon_mm_bridge_0 [avalon_mm_bridge 1.0]
Progress: Parameterizing module avalon_mm_bridge_0
Progress: Adding pio_tp_int [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_tp_int
Progress: Adding avalon_mm_bridge_1 [avalon_mm_bridge 1.0]
Progress: Parameterizing module avalon_mm_bridge_1
Progress: Adding pio_lcd_rst [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_lcd_rst
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design.
Info: qsys.pio_tp_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/Qsys/qsys_gui_oscp/qsys/hardware/ --output-directory=E:/Qsys/qsys_gui_oscp/qsys/hardware/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:E:/Qsys/qsys_gui_oscp/qsys/hardware/qsys.html --report-file=sopcinfo:E:/Qsys/qsys_gui_oscp/qsys/hardware/qsys.sopcinfo --report-file=cmp:E:/Qsys/qsys_gui_oscp/qsys/hardware/qsys.cmp --report-file=qip:E:/Qsys/qsys_gui_oscp/qsys/hardware/synthesis/qsys.qip --report-file=svd --report-file=regmap:E:/Qsys/qsys_gui_oscp/qsys/hardware/synthesis/qsys.regmap --report-file=debuginfo:E:/Qsys/qsys_gui_oscp/qsys/hardware/synthesis/qsys.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/Qsys/qsys_gui_oscp/qsys/hardware/qsys.qsys --language=VERILOG
Progress: Loading hardware/qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_bridge [altera_avalon_mm_bridge 13.1]
Progress: Parameterizing module mm_bridge
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.1]
Progress: Parameterizing module epcs_flash
Progress: Adding avalon_mm_bridge_0 [avalon_mm_bridge 1.0]
Progress: Parameterizing module avalon_mm_bridge_0
Progress: Adding pio_tp_int [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_tp_int
Progress: Adding avalon_mm_bridge_1 [avalon_mm_bridge 1.0]
Progress: Parameterizing module avalon_mm_bridge_1
Progress: Adding pio_lcd_rst [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_lcd_rst
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design.
Info: qsys.pio_tp_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys: Generating qsys "qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 51 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 12 modules, 47 connections
Info: merlin_translator_transform: After transform: 25 modules, 99 connections
Info: merlin_domain_transform: After transform: 59 modules, 302 connections
Info: merlin_router_transform: After transform: 72 modules, 354 connections
Info: merlin_traffic_limiter_transform: After transform: 74 modules, 364 connections
Info: merlin_burst_transform: After transform: 75 modules, 368 connections
Info: merlin_network_to_switch_transform: After transform: 100 modules, 435 connections
Info: merlin_width_transform: After transform: 104 modules, 451 connections
Info: limiter_update_transform: After transform: 104 modules, 453 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 106 modules, 558 connections
Info: merlin_hierarchy_transform: After transform: 13 modules, 53 connections
Info: merlin_mm_transform: After transform: 13 modules, 53 connections
Info: merlin_interrupt_mapper_transform: After transform: 14 modules, 57 connections
Info: reset_adaptation_transform: After transform: 16 modules, 59 connections
Warning: qsys: "No matching role found for epcs_flash:epcs_control_port:endofpacket (endofpacket)"
Warning: qsys: "No matching role found for epcs_flash:epcs_control_port:dataavailable (dataavailable)"
Warning: qsys: "No matching role found for epcs_flash:epcs_control_port:readyfordata (readyfordata)"
Info: nios2_qsys: Starting RTL generation for module 'qsys_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec D:/altera/13.1/quartus/bin/eperlcmd.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_nios2_qsys --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0001_nios2_qsys_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0001_nios2_qsys_gen//qsys_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys: # 2019.03.18 15:16:21 (*) Starting Nios II generation
Info: nios2_qsys: # 2019.03.18 15:16:21 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2019.03.18 15:16:23 (*)   Plaintext license not found.
Info: nios2_qsys: # 2019.03.18 15:16:23 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2019.03.18 15:16:24 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys: # 2019.03.18 15:16:24 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2019.03.18 15:16:24 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2019.03.18 15:16:24 (*)     Testbench
Info: nios2_qsys: # 2019.03.18 15:16:25 (*)     Instruction decoding
Info: nios2_qsys: # 2019.03.18 15:16:25 (*)       Instruction fields
Info: nios2_qsys: # 2019.03.18 15:16:25 (*)       Instruction decodes
Info: nios2_qsys: # 2019.03.18 15:16:25 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2019.03.18 15:16:25 (*)       Instruction controls
Info: nios2_qsys: # 2019.03.18 15:16:25 (*)     Pipeline frontend
Info: nios2_qsys: # 2019.03.18 15:16:26 (*)     Pipeline backend
Info: nios2_qsys: # 2019.03.18 15:16:28 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2019.03.18 15:16:31 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2019.03.18 15:16:31 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'qsys_nios2_qsys'
Info: nios2_qsys: "qsys" instantiated altera_nios2_qsys "nios2_qsys"
Info: sdram: Starting RTL generation for module 'qsys_sdram'
Info: sdram:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0002_sdram_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0002_sdram_gen//qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'qsys_sdram'
Info: sdram: "qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid_qsys: "qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: jtag_uart: Starting RTL generation for module 'qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0004_jtag_uart_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0004_jtag_uart_gen//qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'qsys_jtag_uart'
Info: jtag_uart: "qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mm_bridge: "qsys" instantiated altera_avalon_mm_bridge "mm_bridge"
Info: epcs_flash: Starting RTL generation for module 'qsys_epcs_flash'
Info: epcs_flash:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=qsys_epcs_flash --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0005_epcs_flash_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0005_epcs_flash_gen//qsys_epcs_flash_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash: Done RTL generation for module 'qsys_epcs_flash'
Info: epcs_flash: "qsys" instantiated altera_avalon_epcs_flash_controller "epcs_flash"
Info: avalon_mm_bridge_0: "qsys" instantiated avalon_mm_bridge "avalon_mm_bridge_0"
Info: pio_tp_int: Starting RTL generation for module 'qsys_pio_tp_int'
Info: pio_tp_int:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_tp_int --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0007_pio_tp_int_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0007_pio_tp_int_gen//qsys_pio_tp_int_component_configuration.pl  --do_build_sim=0  ]
Info: pio_tp_int: Done RTL generation for module 'qsys_pio_tp_int'
Info: pio_tp_int: "qsys" instantiated altera_avalon_pio "pio_tp_int"
Info: pio_lcd_rst: Starting RTL generation for module 'qsys_pio_lcd_rst'
Info: pio_lcd_rst:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_lcd_rst --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0008_pio_lcd_rst_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0008_pio_lcd_rst_gen//qsys_pio_lcd_rst_component_configuration.pl  --do_build_sim=0  ]
Info: pio_lcd_rst: Done RTL generation for module 'qsys_pio_lcd_rst'
Info: pio_lcd_rst: "qsys" instantiated altera_avalon_pio "pio_lcd_rst"
Info: timer_0: Starting RTL generation for module 'qsys_timer_0'
Info: timer_0:   Generation command is [exec D:/altera/13.1/quartus/bin//perl/bin/perl.exe -I D:/altera/13.1/quartus/bin//perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_timer_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0009_timer_0_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7973_5871684932459134715.dir/0009_timer_0_gen//qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'qsys_timer_0'
Info: timer_0: "qsys" instantiated altera_avalon_timer "timer_0"
Info: pipeline_bridge_swap_transform: After transform: 94 modules, 316 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 94 modules, 316 connections
Info: mm_interconnect_0: "qsys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "qsys" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_instruction_master_translator"
Info: nios2_qsys_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_jtag_debug_module_translator"
Info: nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file E:/Qsys/qsys_gui_oscp/qsys/hardware/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file E:/Qsys/qsys_gui_oscp/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file E:/Qsys/qsys_gui_oscp/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/Qsys/qsys_gui_oscp/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/Qsys/qsys_gui_oscp/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file E:/Qsys/qsys_gui_oscp/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file E:/Qsys/qsys_gui_oscp/qsys/hardware/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/Qsys/qsys_gui_oscp/qsys/hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: qsys: Done "qsys" with 40 modules, 62 files, 1678035 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
