<module name="CAL0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CALSS_MOD_VER" acronym="CALSS_MOD_VER" offset="0x0" width="32" description="The Module and Version Register identifies the module identifier and CAL_REVISION of the CAL module.">
    <bitfield id="MODULE_SCHEME" width="2" begin="31" end="30" resetval="0x1" description="CAL module Scheme" range="" rwaccess="R"/>
    <bitfield id="MODULE_BU" width="2" begin="29" end="28" resetval="0x2" description="CAL module Bussiness Unit" range="" rwaccess="R"/>
    <bitfield id="MODULE_FUNCTION_ID" width="12" begin="27" end="16" resetval="0x460" description="CAL module ID." range="" rwaccess="R"/>
    <bitfield id="RTL_VERSION" width="5" begin="15" end="11" resetval="0xA" description="RTL Version." range="" rwaccess="R"/>
    <bitfield id="MAJOR_REVISION" width="3" begin="10" end="8" resetval="0x1" description="Major Revision." range="" rwaccess="R"/>
    <bitfield id="CUSTOM_REVISION" width="2" begin="7" end="6" resetval="0x0" description="Custom Revision." range="" rwaccess="R"/>
    <bitfield id="MINOR_REVISION" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision." range="" rwaccess="R"/>
  </register>
  <register id="CALSS_COS" acronym="CALSS_COS" offset="0x4" width="32" description="The Class of Service register is used to set the priority of master transactions based on the state of ~imflag.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MFLAG_PRIORITY_HI" width="3" begin="6" end="4" resetval="0x4" description="CAL Master hi priority value when mflag is set." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MFLAG_PRIORITY_LO" width="3" begin="2" end="0" resetval="0x7" description="CAL Master low priority value when mflag is not set." range="" rwaccess="RW"/>
  </register>
  <register id="CALSS_VID_MUX_CTRL" acronym="CALSS_VID_MUX_CTRL" offset="0x8" width="32" description="Updated CALSS_VID_MUX_CTRL Register The Video Mux Control manages the video mux">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BYS_MUX_SEL" width="3" begin="2" end="0" resetval="0x0" description="CAL BYS in video mux control 4 - Selects LVDSRX output 1 7 - Selects LVDSRX output 4 Others - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CALSS_MODE" acronym="CALSS_MODE" offset="0x18" width="32" description="The CAL Mode register controls CAL operational mode.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BASELINE_MODE" width="1" begin="0" end="0" resetval="0x1" description="The BASELINE_MODE bit selects CAL operational mode. 0: Selects CAL full operational mode (YUV422 to YUV422BP conversion option enabled) 1: Selects CAL baseline mode (YUV422 to YUV422BP conversion option disabled)" range="" rwaccess="RW"/>
  </register>
  <register id="CALSS_TE_GRP_03_00" acronym="CALSS_TE_GRP_03_00" offset="0x80" width="32" description="The Trace Event Group registers contains the Trace Event selection for a particular Trace Event group.">
    <bitfield id="EVENT_SEL_3" width="8" begin="31" end="24" resetval="0x0" description="This field describes which Trace Event will be sent to trace_events[3]. See trace events for more info." range="" rwaccess="RW"/>
    <bitfield id="EVENT_SEL_2" width="8" begin="23" end="16" resetval="0x0" description="This field describes which Trace Event will be sent to trace_events[2]. See trace events for more info." range="" rwaccess="RW"/>
    <bitfield id="EVENT_SEL_1" width="8" begin="15" end="8" resetval="0x0" description="This field describes which Trace Event will be sent to trace_events[1]. See trace events for more info." range="" rwaccess="RW"/>
    <bitfield id="EVENT_SEL_0" width="8" begin="7" end="0" resetval="0x0" description="This field describes which Trace Event will be sent to trace_events[0]. See trace events for more info." range="" rwaccess="RW"/>
  </register>
  <register id="CALSS_TE_GRP_07_04" acronym="CALSS_TE_GRP_07_04" offset="0x84" width="32" description="The Trace Event Group registers contains the Trace Event selection for a particular Trace Event group.">
    <bitfield id="EVENT_SEL_7" width="8" begin="31" end="24" resetval="0x0" description="This field describes which Trace Event will be sent to trace_events[7]. See trace events for more info." range="" rwaccess="RW"/>
    <bitfield id="EVENT_SEL_6" width="8" begin="23" end="16" resetval="0x0" description="This field describes which Trace Event will be sent to trace_events[6]. See trace events for more info." range="" rwaccess="RW"/>
    <bitfield id="EVENT_SEL_5" width="8" begin="15" end="8" resetval="0x0" description="This field describes which Trace Event will be sent to trace_events[5]. See trace events for more info." range="" rwaccess="RW"/>
    <bitfield id="EVENT_SEL_4" width="8" begin="7" end="0" resetval="0x0" description="This field describes which Trace Event will be sent to trace_events[4]. See trace events for more info." range="" rwaccess="RW"/>
  </register>
  <register id="RAT_PID" acronym="RAT_PID" offset="0x1000" width="32" description="The Revision Register contains the major and minor revisions for the module.">
    <bitfield id="PID_SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID register scheme" range="" rwaccess="R"/>
    <bitfield id="PID_BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit: 10 = Processors" range="" rwaccess="R"/>
    <bitfield id="PID_FUNC" width="12" begin="27" end="16" resetval="0x680" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="PID_RTL" width="5" begin="15" end="11" resetval="0x5" description="RTL REVISION. Will vary depending on release." range="" rwaccess="R"/>
    <bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major REVISION" range="" rwaccess="R"/>
    <bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="" rwaccess="R"/>
    <bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor REVISION" range="" rwaccess="R"/>
  </register>
  <register id="RAT_CONFIG" acronym="RAT_CONFIG" offset="0x1004" width="32" description="The Config Register contains the configuration values for the module.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CONFIG_ADDR_WIDTH" width="8" begin="23" end="16" resetval="0x30" description="Number of address bits" range="" rwaccess="R"/>
    <bitfield id="CONFIG_ADDRS" width="8" begin="15" end="8" resetval="0x1" description="Number of addresses" range="" rwaccess="R"/>
    <bitfield id="CONFIG_REGIONS" width="8" begin="7" end="0" resetval="0x10" description="Number of regions" range="" rwaccess="R"/>
  </register>
  <register id="RAT_CTRL_k" acronym="RAT_CTRL_k" offset="0x1020" width="32" description="The Control for Region a Offset = 1020h + (k * 10h); where k = 0h to Fh">
    <bitfield id="CTRL_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable for the Region" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="30" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTRL_SIZE" width="6" begin="5" end="0" resetval="0x0" description="Size of the Region in Address Bits. 0 = 1 byte, 1 = 2B, 2 = 4B, 3 = 8B, etc. up to 32 = 4GB." range="" rwaccess="RW"/>
  </register>
  <register id="RAT_BASE_k" acronym="RAT_BASE_k" offset="0x1024" width="32" description="The Base Address for Region a. This is the source address for matching to a region. Offset = 1024h + (k * 10h); where k = 0h to Fh">
    <bitfield id="BASE_BASE" width="32" begin="31" end="0" resetval="0x0" description="Base Address for the Region. It must be aligned to the programmed size." range="" rwaccess="RW"/>
  </register>
  <register id="RAT_TRANS_L_k" acronym="RAT_TRANS_L_k" offset="0x1028" width="32" description="The Translated Lower Address Bits for Region a Offset = 1028h + (k * 10h); where k = 0h to Fh">
    <bitfield id="TRANS_L_LOWER" width="32" begin="31" end="0" resetval="0x0" description="Translated Lower Address Bits for the Region. It must be aligned to the programmed size." range="" rwaccess="RW"/>
  </register>
  <register id="RAT_TRANS_U_k" acronym="RAT_TRANS_U_k" offset="0x102C" width="32" description="The Translated Upper Address Bits for Region a Offset = 102Ch + (k * 10h); where k = 0h to Fh">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TRANS_U_UPPER" width="16" begin="15" end="0" resetval="0x0" description="Translated Upper Address Bits for the Region" range="" rwaccess="RW"/>
  </register>
  <register id="RAT_DESTINATION_ID" acronym="RAT_DESTINATION_ID" offset="0x1804" width="32" description="The Destination ID Register defines the destination ID value for error messages.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DESTINATION_ID_DEST_ID" width="8" begin="7" end="0" resetval="0x0" description="The destination ID." range="" rwaccess="RW"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_CONTROL" acronym="RAT_EXCEPTION_LOGGING_CONTROL" offset="0x1820" width="32" description="The Exception Logging Control Register controls the exception logging.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EXCEPTION_LOGGING_CONTROL_DISABLE_INTR" width="1" begin="1" end="1" resetval="0x0" description="Disables logging interrupt when set." range="" rwaccess="RW"/>
    <bitfield id="EXCEPTION_LOGGING_CONTROL_DISABLE_F" width="1" begin="0" end="0" resetval="0x0" description="Disables logging when set." range="" rwaccess="RW"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_HEADER0" acronym="RAT_EXCEPTION_LOGGING_HEADER0" offset="0x1824" width="32" description="The Exception Logging Header 0 Register contains the first word of the header.">
    <bitfield id="EXCEPTION_LOGGING_HEADER0_TYPE_F" width="8" begin="31" end="24" resetval="0x0" description="Type. 4 = RAT." range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_HEADER0_SRC_ID" width="16" begin="23" end="8" resetval="0x0" description="Source ID." range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_HEADER0_DEST_ID" width="8" begin="7" end="0" resetval="0x0" description="Destination ID." range="" rwaccess="R"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_HEADER1" acronym="RAT_EXCEPTION_LOGGING_HEADER1" offset="0x1828" width="32" description="The Exception Logging Header 1 Register contains the second word of the header.">
    <bitfield id="EXCEPTION_LOGGING_HEADER1_GROUP" width="8" begin="31" end="24" resetval="0x0" description="Group." range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_HEADER1_CODE" width="8" begin="23" end="16" resetval="0x0" description="Code. 1 = Boundary crossing error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0xX" description="" range="" rwaccess="R"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_DATA0" acronym="RAT_EXCEPTION_LOGGING_DATA0" offset="0x182C" width="32" description="The Exception Logging Data 0 Register contains the first word of the data.">
    <bitfield id="EXCEPTION_LOGGING_DATA0_ADDR_L" width="32" begin="31" end="0" resetval="0x0" description="Address lower 32 bits." range="" rwaccess="R"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_DATA1" acronym="RAT_EXCEPTION_LOGGING_DATA1" offset="0x1830" width="32" description="The Exception Logging Data 1 Register contains the second word of the data.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_DATA1_ADDR_H" width="16" begin="15" end="0" resetval="0x0" description="Address upper 12 bits." range="" rwaccess="R"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_DATA2" acronym="RAT_EXCEPTION_LOGGING_DATA2" offset="0x1834" width="32" description="The Exception Logging Data 2 Register contains the third word of the data.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_DATA2_ROUTEID" width="12" begin="27" end="16" resetval="0x0" description="Route ID." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_DATA2_WRITE" width="1" begin="13" end="13" resetval="0x0" description="Write." range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_DATA2_READ" width="1" begin="12" end="12" resetval="0x0" description="Read." range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_DATA2_DEBUG" width="1" begin="11" end="11" resetval="0x0" description="Debug." range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_DATA2_CACHEABLE" width="1" begin="10" end="10" resetval="0x0" description="Cacheable." range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_DATA2_PRIV" width="1" begin="9" end="9" resetval="0x0" description="Priv." range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_DATA2_SECURE" width="1" begin="8" end="8" resetval="0x0" description="Secure." range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_DATA2_PRIV_ID" width="8" begin="7" end="0" resetval="0x0" description="Priv ID." range="" rwaccess="R"/>
  </register>
  <register id="RAT_EXCEPTION_LOGGING_DATA3" acronym="RAT_EXCEPTION_LOGGING_DATA3" offset="0x1838" width="32" description="The Exception Logging Data 3 Register contains the fourth word of the data. Reading this register will clear the error pending bit.">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="EXCEPTION_LOGGING_DATA3_BYTECNT" width="10" begin="9" end="0" resetval="0x0" description="Byte count." range="" rwaccess="R"/>
  </register>
  <register id="RAT_EXCEPTION_PEND_SET" acronym="RAT_EXCEPTION_PEND_SET" offset="0x1840" width="32" description="The Exception Logging Interrupt Pending Set Register allows to set the pend signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EXCEPTION_PEND_SET_PEND_SET" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to set the exception pend signal." range="" rwaccess="RW1S"/>
  </register>
  <register id="RAT_EXCEPTION_PEND_CLEAR" acronym="RAT_EXCEPTION_PEND_CLEAR" offset="0x1844" width="32" description="The Exception Logging Interrupt Pending Clear Register allows to clear the pend signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EXCEPTION_PEND_CLEAR_PEND_CLR" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to clear the exception pend signal." range="" rwaccess="RW1C"/>
  </register>
  <register id="RAT_EXCEPTION_ENABLE_SET" acronym="RAT_EXCEPTION_ENABLE_SET" offset="0x1848" width="32" description="The Exception Logging Interrupt Enable Set Register allows to set the interrupt enable signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EXCEPTION_ENABLE_SET_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to set the exception interrupt enable signal." range="" rwaccess="RW1S"/>
  </register>
  <register id="RAT_EXCEPTION_ENABLE_CLEAR" acronym="RAT_EXCEPTION_ENABLE_CLEAR" offset="0x184C" width="32" description="The Exception Logging Interrupt Enable Clear Register allows to clear the interrupt enable signal.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EXCEPTION_ENABLE_CLEAR_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Write a 1 to clear the exception interrupt enable signal." range="" rwaccess="RW1C"/>
  </register>
  <register id="RAT_EOI_REG" acronym="RAT_EOI_REG" offset="0x1850" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_REG_EOI_WR" width="16" begin="15" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_REVISION" acronym="LVDSRX_REVISION" offset="0x2000" width="32" description="">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Used to distinguish between old scheme and current. RD: 0 - LEGACY : Legacy ASP or WTBU scheme RD: 1 - H08 : Highlander 0.8 scheme" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0xF98" description="Function indicates a software compatible module family. If there is no level of software compatibility a new Func number (and hence REVISION) should be assigned." range="" rwaccess="R"/>
    <bitfield id="R_RTL" width="5" begin="15" end="11" resetval="0x0" description="RTL Version (R), maintained by IP design owner. RTL follows a numbering such as X.Y.R.Z which are explained in this table. R changes ONLY when: (1) PDS uploads occur which may have been due to spec changes (2) Bug fixes occur (3) Resets to '0' when X or Y changes. Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments." range="" rwaccess="R"/>
    <bitfield id="X_MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major Revision (X), maintained by IP specification owner. X changes ONLY when: (1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old PID format) will remain the same. X does NOT change due to: (1) Bug fixes (2) Change in feature parameters." range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Indicates a special version for a particular device. Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers. STANDARD Non custom (standard) REVISION RD: 0 - STANDARD : Non custom (standard) REVISION" range="" rwaccess="R"/>
    <bitfield id="Y_MINOR" width="6" begin="5" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="LVDSRX_SYSCONFIG" acronym="LVDSRX_SYSCONFIG" offset="0x2010" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="RD: 0 - DONE : Reset done, no pending action WR: 0 - NOACTION : No action WR: 1 - RESET : Initiate software reset RD: 1 - PENDING : Reset (software or other) ongoing" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAMCFG" acronym="LVDSRX_CAMCFG" offset="0x2014" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAM4TEST" width="1" begin="19" end="19" resetval="0x0" description="Camera port #4 monitor" range="" rwaccess="RW"/>
    <bitfield id="CAM3TEST" width="1" begin="18" end="18" resetval="0x0" description="Camera port #3 monitor" range="" rwaccess="RW"/>
    <bitfield id="CAM2TEST" width="1" begin="17" end="17" resetval="0x0" description="Camera port #2 monitor" range="" rwaccess="RW"/>
    <bitfield id="CAM1TEST" width="1" begin="16" end="16" resetval="0x0" description="Camera port #1 monitor" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAM4ENA" width="1" begin="3" end="3" resetval="0x0" description="Camera port #4 control" range="" rwaccess="RW"/>
    <bitfield id="CAM3ENA" width="1" begin="2" end="2" resetval="0x0" description="Camera port #3 control" range="" rwaccess="RW"/>
    <bitfield id="CAM2ENA" width="1" begin="1" end="1" resetval="0x0" description="Camera port #2 control" range="" rwaccess="RW"/>
    <bitfield id="CAM1ENA" width="1" begin="0" end="0" resetval="0x0" description="Camera port #1 control" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_IRQ_EOI" acronym="LVDSRX_IRQ_EOI" offset="0x201C" width="32" description="The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="LINE_NUMBER" width="3" begin="2" end="0" resetval="0x0" description="Software End Of Interrupt (EOI) control. Write number of interrupt output to force re-evaluation of associated pending interrupts. Write n: EOI for interrupt output associated with EOI #n. WR:1 - EOI1 : EOI for interrupt output line #1 RD:0 - READ0 : Reads always 0 (no EOI memory) WR:2 - EOI2 : EOI for interrupt output line #2 WR:3 - EOI3 : EOI for interrupt output line #3 WR:4 - EOI4 : EOI for interrupt output line #4" range="" rwaccess="W"/>
  </register>
  <register id="LVDSRX_IRQSTATUS_RAW_0" acronym="LVDSRX_IRQSTATUS_RAW_0" offset="0x2020" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAM1_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM1_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM1_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM1_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM1_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM1_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM1_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM1_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM1_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM1_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
  </register>
  <register id="LVDSRX_IRQSTATUS_0" acronym="LVDSRX_IRQSTATUS_0" offset="0x2024" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAM1_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM1_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM1_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM1_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM1_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM1_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM1_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM1_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM1_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM1_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="LVDSRX_IRQENABLE_SET_0" acronym="LVDSRX_IRQENABLE_SET_0" offset="0x2028" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN_CAM1_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM1_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM1_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM1_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM1_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM1_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM1_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM1_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM1_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM1_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
  </register>
  <register id="LVDSRX_IRQENABLE_CLR_0" acronym="LVDSRX_IRQENABLE_CLR_0" offset="0x202C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN_CAM1_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM1_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM1_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM1_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM1_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM1_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM1_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM1_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM1_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM1_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
  </register>
  <register id="LVDSRX_IRQSTATUS_RAW_1" acronym="LVDSRX_IRQSTATUS_RAW_1" offset="0x2030" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAM2_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM2_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM2_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM2_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM2_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM2_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM2_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM2_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM2_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM2_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
  </register>
  <register id="LVDSRX_IRQSTATUS_1" acronym="LVDSRX_IRQSTATUS_1" offset="0x2034" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAM2_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM2_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM2_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM2_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM2_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM2_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM2_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM2_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM2_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM2_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="LVDSRX_IRQENABLE_SET_1" acronym="LVDSRX_IRQENABLE_SET_1" offset="0x2038" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN_CAM2_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM2_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM2_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM2_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM2_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM2_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM2_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM2_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM2_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM2_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
  </register>
  <register id="LVDSRX_IRQENABLE_CLR_1" acronym="LVDSRX_IRQENABLE_CLR_1" offset="0x203C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN_CAM2_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM2_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM2_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM2_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM2_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM2_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM2_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM2_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM2_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM2_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
  </register>
  <register id="LVDSRX_IRQSTATUS_RAW2_2" acronym="LVDSRX_IRQSTATUS_RAW2_2" offset="0x2040" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAM3_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM3_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM3_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM3_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM3_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM3_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM3_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM3_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM3_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM3_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
  </register>
  <register id="LVDSRX_IRQSTATUS_2" acronym="LVDSRX_IRQSTATUS_2" offset="0x2044" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAM3_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM3_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM3_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM3_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM3_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM3_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM3_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM3_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM3_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM3_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="LVDSRX_IRQENABLE_SET_2" acronym="LVDSRX_IRQENABLE_SET_2" offset="0x2048" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN_CAM3_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM3_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM3_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM3_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM3_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM3_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM3_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM3_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM3_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM3_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
  </register>
  <register id="LVDSRX_IRQENABLE_CLR_2" acronym="LVDSRX_IRQENABLE_CLR_2" offset="0x204C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN_CAM3_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM3_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM3_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM3_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM3_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM3_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM3_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM3_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM3_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM3_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
  </register>
  <register id="LVDSRX_IRQSTATUS_RAW_3" acronym="LVDSRX_IRQSTATUS_RAW_3" offset="0x2050" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAM4_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM4_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM4_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM4_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM4_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM4_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM5_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM4_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM4_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
    <bitfield id="CAM4_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1S"/>
  </register>
  <register id="LVDSRX_IRQSTATUS_3" acronym="LVDSRX_IRQSTATUS_3" offset="0x2054" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAM4_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM4_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM4_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM4_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM4_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM4_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM4_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM4_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM4_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
    <bitfield id="CAM4_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing RD: 0 - NOEVENT : No event pending RD: 1 - PENDING : Event pending" range="" rwaccess="RW1C"/>
  </register>
  <register id="LVDSRX_IRQENABLE_SET_3" acronym="LVDSRX_IRQENABLE_SET_3" offset="0x2058" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN_CAM4_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM4_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM4_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM4_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM4_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM4_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM4_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM4_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM4_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
    <bitfield id="EN_CAM4_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - ENABLE : Enable interrupt" range="" rwaccess="RW1S"/>
  </register>
  <register id="LVDSRX_IRQENABLE_CLR_3" acronym="LVDSRX_IRQENABLE_CLR_3" offset="0x205C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EN_CAM4_ERR7" width="1" begin="9" end="9" resetval="0x0" description="sync detected timeout reached WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM4_ERR6" width="1" begin="8" end="8" resetval="0x0" description="CRC error WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM4_ERR5" width="1" begin="7" end="7" resetval="0x0" description="unexpected SOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM4_ERR4" width="1" begin="6" end="6" resetval="0x0" description="unexpected SOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM4_ERR3" width="1" begin="5" end="5" resetval="0x0" description="unexpected EOF WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM4_ERR2" width="1" begin="4" end="4" resetval="0x0" description="unexpected EOL WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM4_ERR1" width="1" begin="3" end="3" resetval="0x0" description="unexpected SOV WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM4_ERR0" width="1" begin="2" end="2" resetval="0x0" description="EOX not received WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM4_EOF" width="1" begin="1" end="1" resetval="0x0" description="End of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
    <bitfield id="EN_CAM4_SOF" width="1" begin="0" end="0" resetval="0x0" description="Start of frame timing WR: 0 - NOACTION : No action RD: 0 - DISABLED : Interrupt disabled (masked) RD: 1 - ENABLED : Interrupt enabled WR: 1 - DISABLE : Disable interrupt" range="" rwaccess="RW1C"/>
  </register>
  <register id="LVDSRX_CAM1_CFG" acronym="LVDSRX_CAM1_CFG" offset="0x2060" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CC1_NUM_LANE4" width="3" begin="30" end="28" resetval="0x0" description="Number of lanes of PHY4 when NUM_PHY&amp;amp;gt;3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CC1_NUM_LANE3" width="3" begin="26" end="24" resetval="0x0" description="Number of lanes of PHY3 when NUM_PHY&amp;amp;gt;2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CC1_NUM_LANE2" width="3" begin="22" end="20" resetval="0x0" description="Number of lanes of PHY2 when NUM_PHY&amp;amp;gt;1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CC1_NUM_LANE1" width="3" begin="18" end="16" resetval="0x0" description="Number of lanes of PHY1" range="" rwaccess="RW"/>
    <bitfield id="CC1_ALIGN" width="1" begin="15" end="15" resetval="0x0" description="MSB, LSB alignment for output pixel data 0: LSB align 1: MSB align" range="" rwaccess="RW"/>
    <bitfield id="CC1_DENDIAN" width="1" begin="14" end="14" resetval="0x0" description="Transmit format of none SYNC area 0: Little endian 1: big endian" range="" rwaccess="RW"/>
    <bitfield id="CC1_FILEN" width="1" begin="13" end="13" resetval="0x0" description="1: Transmitted data includes filier codes" range="" rwaccess="RW"/>
    <bitfield id="CC1_CRCEN" width="1" begin="12" end="12" resetval="0x0" description="1: enables checking of the checksum transmitted in the APTINA HiSPi data stream" range="" rwaccess="RW"/>
    <bitfield id="CC1_SENDIAN" width="1" begin="11" end="11" resetval="0x0" description="Transmit format of SYNC area 0: Little endian 1: big endian" range="" rwaccess="RW"/>
    <bitfield id="CC1_PIX_WIDTH" width="3" begin="10" end="8" resetval="0x0" description="Word width of recovered parallel data. 0: 8-BITS 1: 10-BITS 2: 12-BITS 3: 14-BITS 4: 16-BITS 5-7: RESERVED" range="" rwaccess="RW"/>
    <bitfield id="CC1_FRSTAT_INIT" width="1" begin="7" end="7" resetval="0x0" description="Specifies Initial frame state in mode2,mode4,mod5 and mode8.If the first comming sync code is knows as start of frame(SOF) when enable decoding, it is able to write 0. If sync code is unknown, should write 1.In other mode, should be coded 0." range="" rwaccess="RW"/>
    <bitfield id="CC1_NUMPHY" width="3" begin="6" end="4" resetval="0x0" description="Number of PHYs 0 ~ 4 is available" range="" rwaccess="RW"/>
    <bitfield id="CC1_OP_MODE" width="4" begin="3" end="0" resetval="0x0" description="Protocol selection 0: Serial LVDS mode 1 1: Serial LVDS mode 2 2: Serial LVDS mode 3 3: Serial LVDS mode 4 4: Serial LVDS mode 5 5: Serial LVDS mode 6 6: Serial LVDS mode 7 7: Serial LVDS mode 8 8: Serial LVDS mode 9-15: Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM1_FRMSIZE" acronym="LVDSRX_CAM1_FRMSIZE" offset="0x2064" width="32" description="">
    <bitfield id="C1FS_FRWIDTH" width="16" begin="31" end="16" resetval="0x0" description="Frame size in number of image lines" range="" rwaccess="RW"/>
    <bitfield id="C1FS_LNWIDTH" width="16" begin="15" end="0" resetval="0x0" description="Image line width in number of data words" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM1_MAXWIDTH" acronym="LVDSRX_CAM1_MAXWIDTH" offset="0x2068" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="C1MW_MAXWIDTH" width="16" begin="15" end="0" resetval="0xFFFF" description="The maximum line width expected in number of pixels." range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM1_SYNCSOF" acronym="LVDSRX_CAM1_SYNCSOF" offset="0x206C" width="32" description="">
    <bitfield id="C1SF_BITMASK" width="16" begin="31" end="16" resetval="0xF" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C1SF_SOFPTN" width="16" begin="15" end="0" resetval="0x3" description="Specifies SOF(Start Of Frame) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM1_SYNCEOF" acronym="LVDSRX_CAM1_SYNCEOF" offset="0x2070" width="32" description="">
    <bitfield id="C1EF_BITMASK" width="16" begin="31" end="16" resetval="0x7" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C1EF_SOFPTN" width="16" begin="15" end="0" resetval="0x7" description="Specifies SOF(End Of Frame) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM1_SYNCSOL" acronym="LVDSRX_CAM1_SYNCSOL" offset="0x2074" width="32" description="">
    <bitfield id="C1SL_BITMASK" width="16" begin="31" end="16" resetval="0xF" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C1SL_SOFPTN" width="16" begin="15" end="0" resetval="0x1" description="Specifies SOF(Start Of Line) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM1_SYNCEOL" acronym="LVDSRX_CAM1_SYNCEOL" offset="0x2078" width="32" description="">
    <bitfield id="C1EL_BITMASK" width="16" begin="31" end="16" resetval="0x7" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C1EL_SOFPTN" width="16" begin="15" end="0" resetval="0x5" description="Specifies SOF(End Of Line) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM1_SYNCSOV" acronym="LVDSRX_CAM1_SYNCSOV" offset="0x207C" width="32" description="">
    <bitfield id="C1SV_BITMASK" width="16" begin="31" end="16" resetval="0x0" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C1SV_SOFPTN" width="16" begin="15" end="0" resetval="0x0" description="Specifies SOF(Start Of V-blanking) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM2_CFG" acronym="LVDSRX_CAM2_CFG" offset="0x2080" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="22" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CC2_NUM_LANE" width="3" begin="18" end="16" resetval="0x0" description="Number of lanes of PHY2" range="" rwaccess="RW"/>
    <bitfield id="CC2_ALIGN" width="1" begin="15" end="15" resetval="0x0" description="MSB, LSB alignment for output pixel data 0: LSB align 1: MSB align" range="" rwaccess="RW"/>
    <bitfield id="CC2_DENDIAN" width="1" begin="14" end="14" resetval="0x0" description="Transmit format of none SYNC area 0: Little endian 1: big endian" range="" rwaccess="RW"/>
    <bitfield id="CC2_FILEN" width="1" begin="13" end="13" resetval="0x0" description="1: Transmitted data includes filier codes" range="" rwaccess="RW"/>
    <bitfield id="CC2_CRCEN" width="1" begin="12" end="12" resetval="0x0" description="1: enables checking of the checksum transmitted in the APTINA HiSPi data stream" range="" rwaccess="RW"/>
    <bitfield id="CC2_SENDIAN" width="1" begin="11" end="11" resetval="0x0" description="Transmit format of SYNC area 0: Little endian 1: big endian" range="" rwaccess="RW"/>
    <bitfield id="CC2_PIX_WIDTH" width="3" begin="10" end="8" resetval="0x0" description="Word width of recovered parallel data. 0: 8-BITS 1: 10-BITS 2: 12-BITS 3: 14-BITS 4: 16-BITS 5-7: RESERVED" range="" rwaccess="RW"/>
    <bitfield id="CC2_FRSTAT_INIT" width="1" begin="7" end="7" resetval="0x0" description="Specifies Initial frame state in mode2, mode4, mod5 and mode8. If the first comming sync code is knows as start of frame(SOF) when enable decoding, it is able to write 0. If sync code is unknown, should write 1. In other mode, should be coded 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CC2_NUMPHY" width="2" begin="5" end="4" resetval="0x0" description="Number of PHYs 0 ~ 1 is available" range="" rwaccess="RW"/>
    <bitfield id="CC2_OP_MODE" width="4" begin="3" end="0" resetval="0x0" description="Protocol selection 0: Serial LVDS mode 1 1: Serial LVDS mode 2 2: Serial LVDS mode 3 3: Serial LVDS mode 4 4: Serial LVDS mode 5 5: Serial LVDS mode 6 6: Serial LVDS mode 7 7: Serial LVDS mode 8: Serial LVDS mode 9 9-15: Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM2_FRMSIZE" acronym="LVDSRX_CAM2_FRMSIZE" offset="0x2084" width="32" description="">
    <bitfield id="C2FS_FRWIDTH" width="16" begin="31" end="16" resetval="0x0" description="Frame size in number of image lines" range="" rwaccess="RW"/>
    <bitfield id="C2FS_LNWIDTH" width="16" begin="15" end="0" resetval="0x0" description="Image line width in number of data words" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM2_MAXWIDTH" acronym="LVDSRX_CAM2_MAXWIDTH" offset="0x2088" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="C2MW_MAXWIDTH" width="16" begin="15" end="0" resetval="0xFFFF" description="The maximum line width expected in number of pixels." range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM2_SYNCSOF" acronym="LVDSRX_CAM2_SYNCSOF" offset="0x208C" width="32" description="">
    <bitfield id="C2SF_BITMASK" width="16" begin="31" end="16" resetval="0xF" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C2SF_SOFPTN" width="16" begin="15" end="0" resetval="0x3" description="Specifies SOF(Start Of Frame) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM2_SYNCEOF" acronym="LVDSRX_CAM2_SYNCEOF" offset="0x2090" width="32" description="">
    <bitfield id="C2EF_BITMASK" width="16" begin="31" end="16" resetval="0x7" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C2EF_SOFPTN" width="16" begin="15" end="0" resetval="0x7" description="Specifies SOF(End Of Frame) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM2_SYNCSOL" acronym="LVDSRX_CAM2_SYNCSOL" offset="0x2094" width="32" description="">
    <bitfield id="C2SL_BITMASK" width="16" begin="31" end="16" resetval="0xF" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C2SL_SOFPTN" width="16" begin="15" end="0" resetval="0x1" description="Specifies SOF(Start Of Line) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM2_SYNCEOL" acronym="LVDSRX_CAM2_SYNCEOL" offset="0x2098" width="32" description="">
    <bitfield id="C2EL_BITMASK" width="16" begin="31" end="16" resetval="0x7" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C2EL_SOFPTN" width="16" begin="15" end="0" resetval="0x5" description="Specifies SOF(End Of Line) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM2_SYNCSOV" acronym="LVDSRX_CAM2_SYNCSOV" offset="0x209C" width="32" description="">
    <bitfield id="C2SV_BITMASK" width="16" begin="31" end="16" resetval="0x0" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C2SV_SOFPTN" width="16" begin="15" end="0" resetval="0x0" description="Specifies SOF(Start Of V-blanking) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM3_CFG" acronym="LVDSRX_CAM3_CFG" offset="0x20A0" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CC3_NUM_LANE2" width="3" begin="22" end="20" resetval="0x0" description="Number of lanes of PHY4 when NUM_PHY&amp;amp;gt;1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CC3_NUM_LANE1" width="3" begin="18" end="16" resetval="0x0" description="Number of lanes of PHY3" range="" rwaccess="RW"/>
    <bitfield id="CC3_ALIGN" width="1" begin="15" end="15" resetval="0x0" description="MSB, LSB alignment for output pixel data 0: LSB align 1: MSB align" range="" rwaccess="RW"/>
    <bitfield id="CC3_DENDIAN" width="1" begin="14" end="14" resetval="0x0" description="Transmit format of none SYNC area 0: Little endian 1: big endian" range="" rwaccess="RW"/>
    <bitfield id="CC3_FILEN" width="1" begin="13" end="13" resetval="0x0" description="1: Transmitted data includes filier codes" range="" rwaccess="RW"/>
    <bitfield id="CC3_CRCEN" width="1" begin="12" end="12" resetval="0x0" description="1: enables checking of the checksum transmitted in the APTINA HiSPi data stream" range="" rwaccess="RW"/>
    <bitfield id="CC3_SENDIAN" width="1" begin="11" end="11" resetval="0x0" description="Transmit format of SYNC area 0: Little endian 1: big endian" range="" rwaccess="RW"/>
    <bitfield id="CC3_PIX_WIDTH" width="3" begin="10" end="8" resetval="0x0" description="Word width of recovered parallel data. 0: 8-BITS 1: 10-BITS 2: 12-BITS 3: 14-BITS 4: 16-BITS 5-7: RESERVED" range="" rwaccess="RW"/>
    <bitfield id="CC3_FRSTAT_INIT" width="1" begin="7" end="7" resetval="0x0" description="Specifies Initial frame state in mode2, mode4, mod5 and mode8. If the first comming sync code is knows as start of frame(SOF) when enable decoding, it is able to write 0. If sync code is unknown, should write 1. In other mode, should be coded 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CC3_NUMPHY" width="2" begin="5" end="4" resetval="0x0" description="Number of PHYs 0,1, 2 is available" range="" rwaccess="RW"/>
    <bitfield id="CC3_OP_MODE" width="4" begin="3" end="0" resetval="0x0" description="Protocol selection 0: Serial LVDS mode 1 1: Serial LVDS mode 2 2: Serial LVDS mode 3 3: Serial LVDS mode 4 4: Serial LVDS mode 5 5: Serial LVDS mode 6 6: Serial LVDS mode 7 7: Serial LVDS mode 8: Serial LVDS mode 9 9-15: Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM3_FRMSIZE" acronym="LVDSRX_CAM3_FRMSIZE" offset="0x20A4" width="32" description="">
    <bitfield id="C3FS_FRWIDTH" width="16" begin="31" end="16" resetval="0x0" description="Frame size in number of image lines" range="" rwaccess="RW"/>
    <bitfield id="C3FS_LNWIDTH" width="16" begin="15" end="0" resetval="0x0" description="Image line width in number of data words" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM3_MAXWIDTH" acronym="LVDSRX_CAM3_MAXWIDTH" offset="0x20A8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="C3MW_MAXWIDTH" width="16" begin="15" end="0" resetval="0xFFFF" description="The maximum line width expected in number of pixels." range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM3_SYNCSOF" acronym="LVDSRX_CAM3_SYNCSOF" offset="0x20AC" width="32" description="">
    <bitfield id="C3SF_BITMASK" width="16" begin="31" end="16" resetval="0xF" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C3SF_SOFPTN" width="16" begin="15" end="0" resetval="0x3" description="Specifies SOF(Start Of Frame) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM3_SYNCEOF" acronym="LVDSRX_CAM3_SYNCEOF" offset="0x20B0" width="32" description="">
    <bitfield id="C3EF_BITMASK" width="16" begin="31" end="16" resetval="0x7" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C3EF_SOFPTN" width="16" begin="15" end="0" resetval="0x7" description="Specifies SOF(End Of Frame) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM3_SYNCSOL" acronym="LVDSRX_CAM3_SYNCSOL" offset="0x20B4" width="32" description="">
    <bitfield id="C3SL_BITMASK" width="16" begin="31" end="16" resetval="0xF" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C3SL_SOFPTN" width="16" begin="15" end="0" resetval="0x1" description="Specifies SOF(Start Of Line) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM3_SYNCEOL" acronym="LVDSRX_CAM3_SYNCEOL" offset="0x20B8" width="32" description="">
    <bitfield id="C3EL_BITMASK" width="16" begin="31" end="16" resetval="0x7" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C3EL_SOFPTN" width="16" begin="15" end="0" resetval="0x5" description="Specifies SOF(End Of Line) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM3_SYNCSOV" acronym="LVDSRX_CAM3_SYNCSOV" offset="0x20BC" width="32" description="">
    <bitfield id="C3SV_BITMASK" width="16" begin="31" end="16" resetval="0x0" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C3SV_SOFPTN" width="16" begin="15" end="0" resetval="0x0" description="Specifies SOF(Start Of V-blanking) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM4_CFG" acronym="LVDSRX_CAM4_CFG" offset="0x20C0" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CC4_NUM_LANE" width="3" begin="18" end="16" resetval="0x0" description="Number of lanes of PHY4" range="" rwaccess="RW"/>
    <bitfield id="CC4_ALIGN" width="1" begin="15" end="15" resetval="0x0" description="MSB, LSB alignment for output pixel data 0: LSB align 1: MSB align" range="" rwaccess="RW"/>
    <bitfield id="CC4_DENDIAN" width="1" begin="14" end="14" resetval="0x0" description="Transmit format of none SYNC area 0: Little endian 1: big endian" range="" rwaccess="RW"/>
    <bitfield id="CC4_FILEN" width="1" begin="13" end="13" resetval="0x0" description="1: Transmitted data includes filier codes" range="" rwaccess="RW"/>
    <bitfield id="CC4_CRCEN" width="1" begin="12" end="12" resetval="0x0" description="1: enables checking of the checksum transmitted in the APTINA HiSPi data stream" range="" rwaccess="RW"/>
    <bitfield id="CC4_SENDIAN" width="1" begin="11" end="11" resetval="0x0" description="Transmit format of SYNC area 0: Little endian 1: big endian" range="" rwaccess="RW"/>
    <bitfield id="CC4_PIX_WIDTH" width="3" begin="10" end="8" resetval="0x0" description="Word width of recovered parallel data. 0: 8-BITS 1: 10-BITS 2: 12-BITS 3: 14-BITS 4: 16-BITS 5-7: RESERVED" range="" rwaccess="RW"/>
    <bitfield id="CC4_FRSTAT_INIT" width="1" begin="7" end="7" resetval="0x0" description="Specifies Initial frame state in mode2, mode4, mod5 and mode8. If the first comming sync code is knows as start of frame(SOF) when enable decoding, it is able to write 0. If sync code is unknown, should write 1. In other mode, should be coded 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CC4_NUMPHY" width="1" begin="4" end="4" resetval="0x0" description="Number of PHYs 0,1 is available" range="" rwaccess="RW"/>
    <bitfield id="CC4_OP_MODE" width="4" begin="3" end="0" resetval="0x0" description="Protocol selection 0: Serial LVDS mode 1 1: Serial LVDS mode 2 2: Serial LVDS mode 3 3: Serial LVDS mode 4 4: Serial LVDS mode 5 5: Serial LVDS mode 6 6: Serial LVDS mode 7: Serial LVDS mode 8: Serial LVDS mode 9 9-13: Reserved 14: CMOS parallel IF (CCIR656 embeded sync) 15: CMOS parallel IF (extenal HSYNC/VSYNC). When in mode 14,15, the input parallel i/f signals go to CAM #4 output port." range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM4_FRMSIZE" acronym="LVDSRX_CAM4_FRMSIZE" offset="0x20C4" width="32" description="">
    <bitfield id="C4FS_FRWIDTH" width="16" begin="31" end="16" resetval="0x0" description="Frame size in number of image lines" range="" rwaccess="RW"/>
    <bitfield id="C4FS_LNWIDTH" width="16" begin="15" end="0" resetval="0x0" description="Image line width in number of data words" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM4_MAXWIDTH" acronym="LVDSRX_CAM4_MAXWIDTH" offset="0x20C8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="C4MW_MAXWIDTH" width="16" begin="15" end="0" resetval="0xFFFF" description="The maximum line width expected in number of pixels." range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM4_SYNCSOF" acronym="LVDSRX_CAM4_SYNCSOF" offset="0x20CC" width="32" description="">
    <bitfield id="C4SF_BITMASK" width="16" begin="31" end="16" resetval="0xF" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C4SF_SOFPTN" width="16" begin="15" end="0" resetval="0x3" description="Specifies SOF(Start Of Frame) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM4_SYNCEOF" acronym="LVDSRX_CAM4_SYNCEOF" offset="0x20D0" width="32" description="">
    <bitfield id="C4EF_BITMASK" width="16" begin="31" end="16" resetval="0x7" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C4EF_SOFPTN" width="16" begin="15" end="0" resetval="0x7" description="Specifies SOF(End Of Frame) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM4_SYNCSOL" acronym="LVDSRX_CAM4_SYNCSOL" offset="0x20D4" width="32" description="">
    <bitfield id="C4SL_BITMASK" width="16" begin="31" end="16" resetval="0xF" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C4SL_SOFPTN" width="16" begin="15" end="0" resetval="0x1" description="Specifies SOF(Start Of Line) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM4_SYNCEOL" acronym="LVDSRX_CAM4_SYNCEOL" offset="0x20D8" width="32" description="">
    <bitfield id="C4EL_BITMASK" width="16" begin="31" end="16" resetval="0x7" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C4EL_SOFPTN" width="16" begin="15" end="0" resetval="0x5" description="Specifies SOF(End Of Line) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_CAM4_SYNCSOV" acronym="LVDSRX_CAM4_SYNCSOV" offset="0x20DC" width="32" description="">
    <bitfield id="C4SV_BITMASK" width="16" begin="31" end="16" resetval="0x0" description="Specifies the mask bit to be compared. Example: set 0x3ff when doing pattern matching for low 10bit." range="" rwaccess="RW"/>
    <bitfield id="C4SV_SOFPTN" width="16" begin="15" end="0" resetval="0x0" description="Specifies SOF(Start Of V-blanking) sync pattern" range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_WDRCFG" acronym="LVDSRX_WDRCFG" offset="0x20E0" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PIX_WIDTH" width="4" begin="11" end="8" resetval="0x0" description="Word width after de-companded. 0: 12-BITS 1: 13-BITS 2: 14-BITS 3: 15-BITS 4: 16-BITS 5: 17-BITS 6: 18-BITS 7: 19-BITS 8: 20-BITS 9-15: RESERVED" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDRMODE" width="1" begin="4" end="4" resetval="0x0" description="WDR mode select 0: de-companding 1: bit interlaced format. Not allowed to code 1 to WDRENA3 and WDRENA4 at the same time." range="" rwaccess="RW"/>
    <bitfield id="WDRENA4" width="1" begin="3" end="3" resetval="0x0" description="WDR mode enable for CAM port #4. 0: disable 1: enable WDR function. Not allowed to code 1 to WDRENA3 and WDRENA4 at the same time." range="" rwaccess="RW"/>
    <bitfield id="WDRENA3" width="1" begin="2" end="2" resetval="0x0" description="WDR mode enable for CAM port #3. 0: disable 1: enable WDR function. Not allowed to code 1 to WDRENA3 and WDRENA4 at the same time." range="" rwaccess="RW"/>
    <bitfield id="WDRENA2" width="1" begin="1" end="1" resetval="0x0" description="WDR mode enable for CAM port #2. 0: disable 1: enable WDR function. Not allowed to code 1 to WDRENA1 and WDRENA2 at the same time." range="" rwaccess="RW"/>
    <bitfield id="WDRENA1" width="1" begin="0" end="0" resetval="0x0" description="WDR mode enable for CAM port #1. 0: disable 1: enable WDR function. Not allowed to code 1 to WDRENA1 and WDRENA2 at the same time." range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_WDRGN" acronym="LVDSRX_WDRGN" offset="0x20E4" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDRNPXY1" width="6" begin="21" end="16" resetval="0x0" description="Specifies the pixel level for area #1 knee point in X/Y axis. Level = WDRNPXY1 * 256." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDRGN4" width="4" begin="11" end="8" resetval="0x0" description="Specifies the gain for area #4. Gain = 1/2WDRGN4." range="" rwaccess="RW"/>
    <bitfield id="WDRGN3" width="4" begin="7" end="4" resetval="0x0" description="Specifies the gain for area #3. Gain = 1/2WDRGN3." range="" rwaccess="RW"/>
    <bitfield id="WDRGN2" width="4" begin="3" end="0" resetval="0x0" description="Specifies the gain for area #2. Gain = 1/2WDRGN2." range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_WDRKP1" acronym="LVDSRX_WDRKP1" offset="0x20E8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDRNPY3" width="10" begin="25" end="16" resetval="0x0" description="Specifies the pixel level for area #3 knee point in Y axis. Level = WDRNPY3 * 256." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDRNPY2" width="10" begin="9" end="0" resetval="0x0" description="Specifies the pixel level for area #2 knee point in Y axis. Level = WDRNPY2 * 256." range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_WDRKP2" acronym="LVDSRX_WDRKP2" offset="0x20EC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDRNPX3" width="14" begin="29" end="16" resetval="0x0" description="Specifies the pixel level for area #3 knee point in X axis. Level = WDRNPX3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WDRNPX2" width="14" begin="13" end="0" resetval="0x0" description="Specifies the pixel level for area #2 knee point in X axis. Level = WDRNPX2." range="" rwaccess="RW"/>
  </register>
  <register id="LVDSRX_TEST1" acronym="LVDSRX_TEST1" offset="0x2100" width="32" description="">
    <bitfield id="T1_LANE4" width="8" begin="31" end="24" resetval="0x0" description="lane #4 byte data" range="" rwaccess="R"/>
    <bitfield id="T1_LANE3" width="8" begin="23" end="16" resetval="0x0" description="lane #3 byte data" range="" rwaccess="R"/>
    <bitfield id="T1_LANE2" width="8" begin="15" end="8" resetval="0x0" description="lane #2 byte data" range="" rwaccess="R"/>
    <bitfield id="T1_LANE1" width="8" begin="7" end="0" resetval="0x0" description="lane #1 byte data" range="" rwaccess="R"/>
  </register>
  <register id="LVDSRX_TEST2" acronym="LVDSRX_TEST2" offset="0x2104" width="32" description="">
    <bitfield id="T2_LANE4" width="8" begin="31" end="24" resetval="0x0" description="lane #4 byte data" range="" rwaccess="R"/>
    <bitfield id="T2_LANE3" width="8" begin="23" end="16" resetval="0x0" description="lane #3 byte data" range="" rwaccess="R"/>
    <bitfield id="T2_LANE2" width="8" begin="15" end="8" resetval="0x0" description="lane #2 byte data" range="" rwaccess="R"/>
    <bitfield id="T2_LANE1" width="8" begin="7" end="0" resetval="0x0" description="lane #1 byte data" range="" rwaccess="R"/>
  </register>
  <register id="LVDSRX_TEST3" acronym="LVDSRX_TEST3" offset="0x2108" width="32" description="">
    <bitfield id="T3_LANE4" width="8" begin="31" end="24" resetval="0x0" description="lane #4 byte data" range="" rwaccess="R"/>
    <bitfield id="T3_LANE3" width="8" begin="23" end="16" resetval="0x0" description="lane #3 byte data" range="" rwaccess="R"/>
    <bitfield id="T3_LANE2" width="8" begin="15" end="8" resetval="0x0" description="lane #2 byte data" range="" rwaccess="R"/>
    <bitfield id="T3_LANE1" width="8" begin="7" end="0" resetval="0x0" description="lane #1 byte data" range="" rwaccess="R"/>
  </register>
  <register id="LVDSRX_TEST4" acronym="LVDSRX_TEST4" offset="0x210C" width="32" description="">
    <bitfield id="T4_LANE4" width="8" begin="31" end="24" resetval="0x0" description="lane #4 byte data" range="" rwaccess="R"/>
    <bitfield id="T4_LANE3" width="8" begin="23" end="16" resetval="0x0" description="lane #3 byte data" range="" rwaccess="R"/>
    <bitfield id="T4_LANE2" width="8" begin="15" end="8" resetval="0x0" description="lane #2 byte data" range="" rwaccess="R"/>
    <bitfield id="T4_LANE1" width="8" begin="7" end="0" resetval="0x0" description="lane #1 byte data" range="" rwaccess="R"/>
  </register>
  <register id="CAL_HL_REVISION" acronym="CAL_HL_REVISION" offset="0x3000" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Used to distinguish between old scheme and current." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x0" description="Function indicates a software compatible module family. If there is no level of software compatibility a new Func number (and hence CAL_REVISION) should be assigned." range="" rwaccess="R"/>
    <bitfield id="R_RTL" width="5" begin="15" end="11" resetval="0x0" description="RTL Version (R), maintained by IP design owner. RTL follows a numbering such as X.Y.R.Z which are explained in this table. R changes ONLY when: (1) PDS uploads occur which may have been due to spec changes (2) Bug fixes occur (3) Resets to '0' when X or Y changes. Design team has an internal 'Z' (customer invisible) number which increments on every drop that happens due to DV and RTL updates. Z resets to 0 when R increments." range="" rwaccess="R"/>
    <bitfield id="X_MAJOR" width="3" begin="10" end="8" resetval="0x3" description="Major Revision (X), maintained by IP specification owner. X changes ONLY when: (1) There is a major feature addition. An example would be adding Master Mode to Utopia Level2. The Func field (or Class/Type in old CAL_PID format) will remain the same. X does NOT change due to: (1) Bug fixes (2) Change in feature parameters." range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Indicates a special version for a particular device. Consequence of use may avoid use of standard Chip Support Library (CSL) / Drivers." range="" rwaccess="R"/>
    <bitfield id="Y_MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision (Y), maintained by IP specification owner. Y changes ONLY when: (1) Features are scaled (up or down). Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indicates which features are exactly available. (2) When feature creeps from Is-Not list to Is list. But this may not be the case once it sees silicon in which case X will change. Y does NOT change due to: (1) Bug fixes (2) Typos or clarifications (3) major functional/feature change/addition/deletion. Instead these changes may be reflected via R, S, X as applicable. Spec owner maintains a customer-invisible number 'S' which changes due to: (1) Typos/clarifications (2) Bug documentation. Note that this bug is not due to a spec change but due to implementation. Nevertheless, the spec tracks the IP bugs. An RTL release (say for silicon PG1.1) that occurs due to bug fix should" range="" rwaccess="R"/>
  </register>
  <register id="CAL_HL_HWINFO" acronym="CAL_HL_HWINFO" offset="0x3004" width="32" description="Information about the IP module's hardware configuration, i.e. typically the module's HDL generics (if any). Actual field format and encoding is up to the module's designer to decide.">
    <bitfield id="NPPI_CONTEXTS1" width="2" begin="31" end="30" resetval="0x2" description="Number of contexts for PPI interface #1" range="" rwaccess="R"/>
    <bitfield id="NPPI_CONTEXTS0" width="2" begin="29" end="28" resetval="0x2" description="Number of contexts for PPI interface #0" range="" rwaccess="R"/>
    <bitfield id="NCPORT" width="5" begin="27" end="23" resetval="0x7" description="Number of supported CPORTs (including CPORT #0) minus 1. That number typically corresponds to the number of CPORTs that can provide data from OCPI. Example: NCPORT = 7 means that CAL implements 8 CPorts but one of them (CPORT0) is typically used for data read from memory and typically 7 CPorts (CPORT1 ~ CPORT7) can be used for data received on OCPI. Note: Equals NCPORT generic parameter minus 1" range="" rwaccess="R"/>
    <bitfield id="VFIFO" width="4" begin="22" end="19" resetval="0x9" description="Video port FIFO size" range="" rwaccess="R"/>
    <bitfield id="WCTX" width="6" begin="18" end="13" resetval="0x8" description="Number of implemented DMA write contexts" range="" rwaccess="R"/>
    <bitfield id="PCTX" width="5" begin="12" end="8" resetval="0x4" description="Number of implemented pixel processing contexts" range="" rwaccess="R"/>
    <bitfield id="RFIFO" width="4" begin="7" end="4" resetval="0x6" description="Read FIFO size 2^RFIFO words of 16 bytes" range="" rwaccess="R"/>
    <bitfield id="WFIFO" width="4" begin="3" end="0" resetval="0x9" description="Write FIFO size 2^WFIFO words of 16 bytes" range="" rwaccess="R"/>
  </register>
  <register id="CAL_HL_SYSCONFIG" acronym="CAL_HL_SYSCONFIG" offset="0x3010" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="IDLE protocol configuration" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_HL_IRQ_EOI" acronym="CAL_HL_IRQ_EOI" offset="0x301C" width="32" description="End Of Interrupt number specification The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LINE_NUMBER" width="1" begin="0" end="0" resetval="0x0" description="Software End Of Interrupt (EOI) control. Write number of interrupt output." range="" rwaccess="RW"/>
  </register>
  <register id="CAL_HL_IRQSTATUS_RAW_j" acronym="CAL_HL_IRQSTATUS_RAW_j" offset="0x3020" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled. Offset = 3020h + (j * 10h); where j = 0h to 7h">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
  </register>
  <register id="CAL_HL_IRQSTATUS_j" acronym="CAL_HL_IRQSTATUS_j" offset="0x3024" width="32" description="Per-event enabled interrupt status vector, line #0. Enabled status isn't set unless event is enabled. Offset = 3024h + (j * 10h); where j = 0h to 7h">
    <bitfield id="IRQ31" width="1" begin="31" end="31" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ30" width="1" begin="30" end="30" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ29" width="1" begin="29" end="29" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ28" width="1" begin="28" end="28" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ27" width="1" begin="27" end="27" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ26" width="1" begin="26" end="26" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ25" width="1" begin="25" end="25" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ24" width="1" begin="24" end="24" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ23" width="1" begin="23" end="23" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ22" width="1" begin="22" end="22" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ21" width="1" begin="21" end="21" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ20" width="1" begin="20" end="20" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ19" width="1" begin="19" end="19" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ18" width="1" begin="18" end="18" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ17" width="1" begin="17" end="17" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ16" width="1" begin="16" end="16" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ15" width="1" begin="15" end="15" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ14" width="1" begin="14" end="14" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ13" width="1" begin="13" end="13" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ12" width="1" begin="12" end="12" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ11" width="1" begin="11" end="11" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ10" width="1" begin="10" end="10" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ9" width="1" begin="9" end="9" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ8" width="1" begin="8" end="8" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ7" width="1" begin="7" end="7" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ6" width="1" begin="6" end="6" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ5" width="1" begin="5" end="5" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ4" width="1" begin="4" end="4" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ3" width="1" begin="3" end="3" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ2" width="1" begin="2" end="2" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ1" width="1" begin="1" end="1" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ0" width="1" begin="0" end="0" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
  </register>
  <register id="CAL_HL_IRQENABLE_SET_j" acronym="CAL_HL_IRQENABLE_SET_j" offset="0x3028" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register. Offset = 3028h + (j * 10h); where j = 0h to 7h">
    <bitfield id="IRQ31_EN" width="1" begin="31" end="31" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ30_EN" width="1" begin="30" end="30" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ29_EN" width="1" begin="29" end="29" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ28_EN" width="1" begin="28" end="28" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ27_EN" width="1" begin="27" end="27" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ26_EN" width="1" begin="26" end="26" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ25_EN" width="1" begin="25" end="25" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ24_EN" width="1" begin="24" end="24" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ23_EN" width="1" begin="23" end="23" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ22_EN" width="1" begin="22" end="22" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ21_EN" width="1" begin="21" end="21" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ20_EN" width="1" begin="20" end="20" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ19_EN" width="1" begin="19" end="19" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ18_EN" width="1" begin="18" end="18" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ17_EN" width="1" begin="17" end="17" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ16_EN" width="1" begin="16" end="16" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ15_EN" width="1" begin="15" end="15" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ14_EN" width="1" begin="14" end="14" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ13_EN" width="1" begin="13" end="13" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ12_EN" width="1" begin="12" end="12" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ11_EN" width="1" begin="11" end="11" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ10_EN" width="1" begin="10" end="10" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ9_EN" width="1" begin="9" end="9" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ8_EN" width="1" begin="8" end="8" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ7_EN" width="1" begin="7" end="7" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ6_EN" width="1" begin="6" end="6" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ5_EN" width="1" begin="5" end="5" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ4_EN" width="1" begin="4" end="4" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ3_EN" width="1" begin="3" end="3" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ2_EN" width="1" begin="2" end="2" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ1_EN" width="1" begin="1" end="1" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
    <bitfield id="IRQ0_EN" width="1" begin="0" end="0" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1S"/>
  </register>
  <register id="CAL_HL_IRQENABLE_CLR_j" acronym="CAL_HL_IRQENABLE_CLR_j" offset="0x302C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register. Offset = 302Ch + (j * 10h); where j = 0h to 7h">
    <bitfield id="IRQ31_EN" width="1" begin="31" end="31" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ30_EN" width="1" begin="30" end="30" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ29_EN" width="1" begin="29" end="29" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ28_EN" width="1" begin="28" end="28" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ27_EN" width="1" begin="27" end="27" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ26_EN" width="1" begin="26" end="26" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ25_EN" width="1" begin="25" end="25" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ24_EN" width="1" begin="24" end="24" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ23_EN" width="1" begin="23" end="23" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ22_EN" width="1" begin="22" end="22" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ21_EN" width="1" begin="21" end="21" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ20_EN" width="1" begin="20" end="20" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ19_EN" width="1" begin="19" end="19" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ18_EN" width="1" begin="18" end="18" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ17_EN" width="1" begin="17" end="17" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ16_EN" width="1" begin="16" end="16" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ15_EN" width="1" begin="15" end="15" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ14_EN" width="1" begin="14" end="14" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ13_EN" width="1" begin="13" end="13" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ12_EN" width="1" begin="12" end="12" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ11_EN" width="1" begin="11" end="11" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ10_EN" width="1" begin="10" end="10" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ9_EN" width="1" begin="9" end="9" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ8_EN" width="1" begin="8" end="8" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ7_EN" width="1" begin="7" end="7" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ6_EN" width="1" begin="6" end="6" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ5_EN" width="1" begin="5" end="5" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ4_EN" width="1" begin="4" end="4" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ3_EN" width="1" begin="3" end="3" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ2_EN" width="1" begin="2" end="2" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ1_EN" width="1" begin="1" end="1" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ0_EN" width="1" begin="0" end="0" resetval="0x0" description="For details, check section CAL Interrupt Events." range="" rwaccess="RW1C"/>
  </register>
  <register id="CAL_PIX_PROC_j" acronym="CAL_PIX_PROC_j" offset="0x30C0" width="32" description="Pixel processing control Offset = 30C0h + (j * 4h); where j = 0h to 3h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPORT" width="5" begin="23" end="19" resetval="0x0" description="CPort ID to process." range="" rwaccess="RW"/>
    <bitfield id="PACK" width="3" begin="18" end="16" resetval="0x5" description="Control pixel packing" range="" rwaccess="RW"/>
    <bitfield id="DPCME" width="5" begin="15" end="11" resetval="0x0" description="DPCM encoder" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DPCMD" width="5" begin="9" end="5" resetval="0x0" description="DPCM Decoder" range="" rwaccess="RW"/>
    <bitfield id="EXTRACT" width="4" begin="4" end="1" resetval="0xA" description="Control pixel extraction from the byte stream" range="" rwaccess="RW"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Enable the pixel processing context" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CTRL" acronym="CAL_CTRL" offset="0x3100" width="32" description="Global control register">
    <bitfield id="MFLAGH" width="8" begin="31" end="24" resetval="0xFF" description="Refer to section CAL Write DMA Real Time Traffic." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_DMA_STALL" width="1" begin="22" end="22" resetval="0x0" description="Controls if the pixel stream from the RD DMA's FIFO to the internal pipeline shall be stalled when MFlag/=0. Shall be enabled to protect real time traffic against non real time, memory to memory dataflows through CAL." range="" rwaccess="RW"/>
    <bitfield id="PWRSCPCLK" width="1" begin="21" end="21" resetval="0x0" description="Controls autogating of the PWRSCP clock" range="" rwaccess="RW"/>
    <bitfield id="MFLAGL" width="8" begin="20" end="13" resetval="0xFF" description="Refer to section CAL Write DMA Real Time Traffic." range="" rwaccess="RW"/>
    <bitfield id="LL_FORCE_STATE" width="6" begin="12" end="7" resetval="0x0" description="Forces the state of the CSI-3 low level protocol state machine. Intended to recover synchronization. Writing 0 into this register has no effect. Reads always return 0s bit 0: 0: the next OCPI transaction for this CPORT will only contain data 1: the next OCPI transaction for this CPORT will contain the CSI-3 packet header bit 1~5: CPort ID (1..31)" range="" rwaccess="W"/>
    <bitfield id="BURSTSIZE" width="2" begin="6" end="5" resetval="0x3" description="Maximum allowed burst size for the write DMA." range="" rwaccess="RW"/>
    <bitfield id="TAGCNT" width="4" begin="4" end="1" resetval="0xF" description="Maximum number of outstanding OCP transactions = TAGCNT+1" range="" rwaccess="RW"/>
    <bitfield id="POSTED_WRITES" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CTRL1" acronym="CAL_CTRL1" offset="0x3104" width="32" description="CAL global control register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="INTERLEAVE23" width="2" begin="5" end="4" resetval="0x0" description="Controls stream interleaving Context #2 and #3" range="" rwaccess="RW"/>
    <bitfield id="INTERLEAVE01" width="2" begin="3" end="2" resetval="0x0" description="Controls stream interleaving Context #0 and #1" range="" rwaccess="RW"/>
    <bitfield id="PPI_GROUPING" width="2" begin="1" end="0" resetval="0x0" description="Controls PPI grouping" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_LINE_NUMBER_EVT" acronym="CAL_LINE_NUMBER_EVT" offset="0x3108" width="32" description="Controls generation of the line number event">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LINE" width="14" begin="29" end="16" resetval="0x0" description="0: Event triggered when PIX_DAT_FS TAG is received by the line number event generator 1 ~ 2^14-1: Event triggered when the LINEth occurece of the PIX_DAT_LS TAG is received by the line number event generator." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CPORT" width="5" begin="4" end="0" resetval="0x0" description="CPort ID to monitor" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_BYS_CTRL1" acronym="CAL_BYS_CTRL1" offset="0x3130" width="32" description="BYS port control register">
    <bitfield id="BC1_BYSINEN" width="1" begin="31" end="31" resetval="0x0" description="Enable/disable the BYS input port." range="" rwaccess="RW"/>
    <bitfield id="BC1_YBLK" width="6" begin="30" end="25" resetval="0x4" description="Vertical blanking = YBLK lines. Valid range: 0 ... 63." range="" rwaccess="RW"/>
    <bitfield id="BC1_XBLK" width="8" begin="24" end="17" resetval="0x4" description="Horizontal blanking = 8*XBLK cycles. Valid range = 0..2040 cycles." range="" rwaccess="RW"/>
    <bitfield id="BC1_PCLK" width="17" begin="16" end="0" resetval="0x0" description="BYSout port pixel clock = FCLK * PCLK / 2^16. Valid range: 0 .. 2^16. 0 disables the BYS output port." range="" rwaccess="RW"/>
  </register>
  <register id="CAL_BYS_CTRL2" acronym="CAL_BYS_CTRL2" offset="0x3134" width="32" description="BYS port control register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BC2_FREERUNNING" width="1" begin="11" end="11" resetval="0x0" description="Controls PCLK generation when the BYSout state machine is in the IDLE state" range="" rwaccess="RW"/>
    <bitfield id="BC2_DUPLICATEDDATA" width="1" begin="10" end="10" resetval="0x0" description="Control if data sent to the BYS output port should also be send to the DPCM encoder" range="" rwaccess="RW"/>
    <bitfield id="BC2_CPORTOUT" width="5" begin="9" end="5" resetval="0x0" description="BYS output port processes data received with the CPORT ID defined in this register" range="" rwaccess="RW"/>
    <bitfield id="BC2_CPORTIN" width="5" begin="4" end="0" resetval="0x0" description="Cport ID used for data received from the BYSin port" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_WR_DMA_CTRL_j" acronym="CAL_WR_DMA_CTRL_j" offset="0x3200" width="32" description="Write DMA control register Offset = 3200h + (j * 10h); where j = 0h to 7h">
    <bitfield id="YSIZE" width="14" begin="31" end="18" resetval="0x0" description="Maximum number of lines the WR DMA can write to memory. That feature is typically used to prevent writes outside of an allocated memory buffer (may, for example, happen when sync information is lost). 0: No limitation. All received lines are written to memory. 1 ~ 2^14-1: maximum number of lines to write to memory" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="YUV422BP" width="1" begin="15" end="15" resetval="0x0" description="Activates YUV422BP conversation (from YUV422). Requires two consecutive WrDMA channels where first channel is even and second is odd. Both channels shall be programmed identically except for DMA destination address. 0 - DISABLED - normal, no conversion. 1 - ENABLED - conversion enabled. Only supported, if CALSS_MODE[0] BASELINE_MODE register bit is '0'." range="" rwaccess="RW"/>
    <bitfield id="STALL_RD_DMA" width="1" begin="14" end="14" resetval="0x1" description="Controls if a the RD DMA shall be stalled when the write context is stalled because it waits for the PSTART pulse. 0 - DISABLED, Don't stall the read DMA 1 - ENABLE, Stall the read DMA if the write DMA context is stalled." range="" rwaccess="RW"/>
    <bitfield id="CPORT" width="5" begin="13" end="9" resetval="0x0" description="Cport ID" range="" rwaccess="RW"/>
    <bitfield id="DTAG" width="3" begin="8" end="6" resetval="0x0" description="Store data tagged as DTAG 0x0 - ATT_HDR, Attribute packet headers. TAG=ATT_HDR_S, ATT_HDR_E 0x1 - ATT_DAT, Attribute data. TAG=ATT_DAT_S, ATT_DAT, ATT_DAT_E 0x2 - CAL_CTRL, Control packets. TAG=CTRL_HDR_S, CTRL_HDR_E 0x3 - PIX_HDR, Pixel packet headers. TAG=PIX_HDR_S, PIX_HDR_E 0x4 - PIX_DAT, Pixel data. TAG=PIX_DAT_FS, PIX_DAT_LS, PIX_DAT, PIX_DAT_LE, PIX_DAT_FE, FE_CODE 0x5 - D5, reserved 0x6 - D6, reserved 0x7 - D7, reserved" range="" rwaccess="RW"/>
    <bitfield id="ICM_PSTART" width="1" begin="5" end="5" resetval="0x0" description="Enables monitoring of the ICM_PSTART[x] signal. 0 - Disabled. Ignore PSTART input. 1 - Enabled. Write the number of lines defined by CAL_WR_DMA_OFST_j.CIRC_MODE for each received PSTART pulse." range="" rwaccess="RW"/>
    <bitfield id="WR_PATTERN" width="2" begin="4" end="3" resetval="0x0" description="Data write pattern" range="" rwaccess="RW"/>
    <bitfield id="MODE" width="3" begin="2" end="0" resetval="0x0" description="Mode 0x0 - DIS - Disable 0x1 - SHD - Ping/pong destination address on every frame 0x2 - CNT - Continously write data to memory 0x3 - CNT_INIT - Initialize start address for continous mode. The 1st frame will be written at this address and consecutive frames will be appended. 0x4 - CONST - Use CAL_WR_DMA_ADDR_j as base address. 0x5 - 0x7 - Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_WR_DMA_ADDR_j" acronym="CAL_WR_DMA_ADDR_j" offset="0x3204" width="32" description="Byte address of the top left corner of the buffer to write in system memory Offset = 3204h + (j * 10h); where j = 0h to 7h">
    <bitfield id="ADDR" width="28" begin="31" end="4" resetval="0x0" description="Destination address, in words of 16 bytes. This value should be a multiple of 128 bytes for best performance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_WR_DMA_OFST_j" acronym="CAL_WR_DMA_OFST_j" offset="0x3208" width="32" description="Offset between two consecutive line starts. Signed value. SW can directly write a signed 32-bit offset into that register. Valid range = -262144 .. 262143 Offset = 3208h + (j * 10h); where j = 0h to 7h">
    <bitfield id="CIRC_SIZE" width="8" begin="31" end="24" resetval="0x0" description="Circular buffer size minus one. Unit defined by the CIRC_MODE register. Example: Circular buffer size = 16k lines when CIRC_SIZE=255 and CIRC_MODE=3" range="" rwaccess="RW"/>
    <bitfield id="CIRC_MODE" width="2" begin="23" end="22" resetval="0x0" description="Defines the granularity for circular buffer mode. Circular adressing mode shall be disabled (CIRC_MODE=0) when CAL_WR_DMA_CTRL_j.MODE bit isn't CONST. 0x0 - DISABLED, Circular addressing mode disabled 0x1 - ONE, 1 Line 0x2 - FOUR, 4 lines 0x3 - SIXTYFOUR, 64 lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="OFST" width="15" begin="18" end="4" resetval="0x0" description="Offset in words of 16 bytes." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_WR_DMA_XSIZE_j" acronym="CAL_WR_DMA_XSIZE_j" offset="0x320C" width="32" description="Defines the size of a line written to memory. The minimum size to be written must be &amp;gt;= 16 bytes. Offset = 320Ch + (j * 10h); where j = 0h to 7h">
    <bitfield id="XSIZE" width="13" begin="31" end="19" resetval="0x0" description="Words of 64-bits to write per line. Valid range = 0 or 1..n 0 : write the complete stream until the end is detected. n = stream size in words of 64 bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="18" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="XSKIP" width="13" begin="15" end="3" resetval="0x0" description="Words of 64 bits to skip from the line start. Valid range: 0...n-1 n = number or 64-bit words in the stream" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_PPI_CTRL_j" acronym="CAL_CSI2_PPI_CTRL_j" offset="0x3300" width="32" description="Controls the low level CSI-2 protocol interface (PPI) Offset = 3300h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0x0" description="Set the modality in which IF_EN works." range="" rwaccess="RW"/>
    <bitfield id="ECC_EN" width="1" begin="2" end="2" resetval="0x0" description="Enables the Error Correction Code check for the received header (short and long packets for all virtual channel IDs)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IF_EN" width="1" begin="0" end="0" resetval="0x0" description="Enables the physical interface to the module." range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_COMPLEXIO_CFG_j" acronym="CAL_CSI2_COMPLEXIO_CFG_j" offset="0x3304" width="32" description="COMPLEXIO CONFIGURATION REGISTER This register contains the lane configuration for the order and position of the lanes (clock and data) and the polarity order for the control of the PHY differential signals in addition to the control bit for the power FSM. Offset = 3304h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RESET_CTRL" width="1" begin="30" end="30" resetval="0x0" description="Controls the reset of the complex IO" range="" rwaccess="RW"/>
    <bitfield id="RESET_DONE" width="1" begin="29" end="29" resetval="0x0" description="Internal reset monitoring of the power domain using the PPI byte clock from the complex IO" range="" rwaccess="R"/>
    <bitfield id="PWR_CMD" width="2" begin="28" end="27" resetval="0x0" description="Command for power control of the complex IO" range="" rwaccess="RW"/>
    <bitfield id="PWR_STATUS" width="2" begin="26" end="25" resetval="0x0" description="Status of the power control of the complex IO" range="" rwaccess="R"/>
    <bitfield id="PWR_AUTO" width="1" begin="24" end="24" resetval="0x0" description="Automatic switch between ULP and ON states based on ULPM signals from complex iO" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATA4_POL" width="1" begin="19" end="19" resetval="0x0" description="+/- differential pin order of DATA lane 4." range="" rwaccess="RW"/>
    <bitfield id="DATA4_POSITION" width="3" begin="18" end="16" resetval="0x0" description="Position and order of the DATA lane 4. The values 6 and 7 are reserved." range="" rwaccess="RW"/>
    <bitfield id="DATA3_POL" width="1" begin="15" end="15" resetval="0x0" description="+/- differential pin order of DATA lane 3." range="" rwaccess="RW"/>
    <bitfield id="DATA3_POSITION" width="3" begin="14" end="12" resetval="0x0" description="Position and order of the DATA lane 3. The values 6 and 7 are reserved." range="" rwaccess="RW"/>
    <bitfield id="DATA2_POL" width="1" begin="11" end="11" resetval="0x0" description="+/- differential pin order of DATA lane 2." range="" rwaccess="RW"/>
    <bitfield id="DATA2_POSITION" width="3" begin="10" end="8" resetval="0x0" description="Position and order of the DATA lane 2. The values 6 and 7 are reserved." range="" rwaccess="RW"/>
    <bitfield id="DATA1_POL" width="1" begin="7" end="7" resetval="0x0" description="+/- differential pin order of DATA lane 1." range="" rwaccess="RW"/>
    <bitfield id="DATA1_POSITION" width="3" begin="6" end="4" resetval="0x0" description="Position and order of the DATA lane 1. 0, 6 and 7 are reserved. The data lane 1 is always present." range="" rwaccess="RW"/>
    <bitfield id="CLOCK_POL" width="1" begin="3" end="3" resetval="0x0" description="+/- differential pin order of CLOCK lane." range="" rwaccess="RW"/>
    <bitfield id="CLOCK_POSITION" width="3" begin="2" end="0" resetval="0x0" description="Position and order of the CLOCK lane. 0, 6 and 7 are reserved. The clock lane is always present." range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_COMPLEXIO_IRQSTATUS_j" acronym="CAL_CSI2_COMPLEXIO_IRQSTATUS_j" offset="0x3308" width="32" description="INTERRUPT STATUS REGISTER - All errors from complex IO #1 Offset = 3308h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ECC_NO_CORRECTION" width="1" begin="30" end="30" resetval="0x0" description="ECC has not been used to correct the header because there is more than 1-bit error (short and long packets)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_SHORT_PACKET" width="1" begin="28" end="28" resetval="0x0" description="Short packet (other than FS, FE, LS, LE) received." range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_FIFO_OVR" width="1" begin="27" end="27" resetval="0x0" description="CSI-2 low level protocol interface FIFO overflow" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_STATEALLULPMEXIT" width="1" begin="26" end="26" resetval="0x0" description="At least one of the active lanes has exit the ULPM" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_STATEALLULPMENTER" width="1" begin="25" end="25" resetval="0x0" description="All active lanes are entering in ULPM." range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_STATEULPM5" width="1" begin="24" end="24" resetval="0x0" description="Lane #5 in Ultra Low Power Mode" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_STATEULPM4" width="1" begin="23" end="23" resetval="0x0" description="Lane #4 in Ultra Low Power Mode" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_STATEULPM3" width="1" begin="22" end="22" resetval="0x0" description="Lane #3 in Ultra Low Power Mode" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_STATEULPM2" width="1" begin="21" end="21" resetval="0x0" description="Lane #2 in Ultra Low Power Mode" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_STATEULPM1" width="1" begin="20" end="20" resetval="0x0" description="Lane #1 in Ultra Low Power Mode" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRCONTROL5" width="1" begin="19" end="19" resetval="0x0" description="Control error for lane #5" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRCONTROL4" width="1" begin="18" end="18" resetval="0x0" description="Control error for lane #4" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRCONTROL3" width="1" begin="17" end="17" resetval="0x0" description="Control error for lane #3" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRCONTROL2" width="1" begin="16" end="16" resetval="0x0" description="Control error for lane #2" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRCONTROL1" width="1" begin="15" end="15" resetval="0x0" description="Control error for lane #1" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRESC5" width="1" begin="14" end="14" resetval="0x0" description="Escape entry error for lane #5" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRESC4" width="1" begin="13" end="13" resetval="0x0" description="Escape entry error for lane #4" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRESC3" width="1" begin="12" end="12" resetval="0x0" description="Escape entry error for lane #3" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRESC2" width="1" begin="11" end="11" resetval="0x0" description="Escape entry error for lane #2" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRESC1" width="1" begin="10" end="10" resetval="0x0" description="Escape entry error for lane #1" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRSOTSYNCHS5" width="1" begin="9" end="9" resetval="0x0" description="Start of transmission sync error for lane #5" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRSOTSYNCHS4" width="1" begin="8" end="8" resetval="0x0" description="Start of transmission sync error for lane #4" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRSOTSYNCHS3" width="1" begin="7" end="7" resetval="0x0" description="Start of transmission sync error for lane #3" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRSOTSYNCHS2" width="1" begin="6" end="6" resetval="0x0" description="Start of transmission sync error for lane #2" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRSOTSYNCHS1" width="1" begin="5" end="5" resetval="0x0" description="Start of transmission sync error for lane #1" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRSOTHS5" width="1" begin="4" end="4" resetval="0x0" description="Start of transmission error for lane #5" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRSOTHS4" width="1" begin="3" end="3" resetval="0x0" description="Start of transmission error for lane #4" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRSOTHS3" width="1" begin="2" end="2" resetval="0x0" description="Start of transmission error for lane #3" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRSOTHS2" width="1" begin="1" end="1" resetval="0x0" description="Start of transmission error for lane #2" range="" rwaccess="RW"/>
    <bitfield id="IRQ_STS_ERRSOTHS1" width="1" begin="0" end="0" resetval="0x0" description="Start of transmission error for lane #1" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_SHORT_PACKET_j" acronym="CAL_CSI2_SHORT_PACKET_j" offset="0x330C" width="32" description="SHORT PACKET INFORMATION - This register sets the 24-bit DATA_ID + Short Packet Data Field when the data type is between 0x8 and x0F Offset = 330Ch + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="INFO_SHORT_PACKET" width="24" begin="23" end="0" resetval="0x0" description="Short Packet information: DATA ID + DATA FIELD" range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_COMPLEXIO_IRQENABLE_j" acronym="CAL_CSI2_COMPLEXIO_IRQENABLE_j" offset="0x3310" width="32" description="INTERRUPT ENABLE REGISTER - All errors from complex IO #1 Offset = 3310h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ECC_NO_CORRECTION" width="1" begin="30" end="30" resetval="0x0" description="ECC has not been used to correct the header because there is more than 1-bit error (short and long packets)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_SHORT_PACKET" width="1" begin="28" end="28" resetval="0x0" description="Short packet (other than FS, FE, LS, LE) received." range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_FIFO_OVR" width="1" begin="27" end="27" resetval="0x0" description="CSI-2 low level protocol interface FIFO overflow" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_STATEALLULPMEXIT" width="1" begin="26" end="26" resetval="0x0" description="At least one of the active lanes has exit the ULPM" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_STATEALLULPMENTER" width="1" begin="25" end="25" resetval="0x0" description="All active lanes are entering in ULPM." range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_STATEULPM5" width="1" begin="24" end="24" resetval="0x0" description="Lane #5 in Ultra Low Power Mode" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_STATEULPM4" width="1" begin="23" end="23" resetval="0x0" description="Lane #4 in Ultra Low Power Mode" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_STATEULPM3" width="1" begin="22" end="22" resetval="0x0" description="Lane #3 in Ultra Low Power Mode" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_STATEULPM2" width="1" begin="21" end="21" resetval="0x0" description="Lane #2 in Ultra Low Power Mode" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_STATEULPM1" width="1" begin="20" end="20" resetval="0x0" description="Lane #1 in Ultra Low Power Mode" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRCONTROL5" width="1" begin="19" end="19" resetval="0x0" description="Control error for lane #5" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRCONTROL4" width="1" begin="18" end="18" resetval="0x0" description="Control error for lane #4" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRCONTROL3" width="1" begin="17" end="17" resetval="0x0" description="Control error for lane #3" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRCONTROL2" width="1" begin="16" end="16" resetval="0x0" description="Control error for lane #2" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRCONTROL1" width="1" begin="15" end="15" resetval="0x0" description="Control error for lane #1" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRESC5" width="1" begin="14" end="14" resetval="0x0" description="Escape entry error for lane #5" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRESC4" width="1" begin="13" end="13" resetval="0x0" description="Escape entry error for lane #4" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRESC3" width="1" begin="12" end="12" resetval="0x0" description="Escape entry error for lane #3" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRESC2" width="1" begin="11" end="11" resetval="0x0" description="Escape entry error for lane #2" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRESC1" width="1" begin="10" end="10" resetval="0x0" description="Escape entry error for lane #1" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRSOTSYNCHS5" width="1" begin="9" end="9" resetval="0x0" description="Start of transmission sync error for lane #5" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRSOTSYNCHS4" width="1" begin="8" end="8" resetval="0x0" description="Start of transmission sync error for lane #4" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRSOTSYNCHS3" width="1" begin="7" end="7" resetval="0x0" description="Start of transmission sync error for lane #3" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRSOTSYNCHS2" width="1" begin="6" end="6" resetval="0x0" description="Start of transmission sync error for lane #2" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRSOTSYNCHS1" width="1" begin="5" end="5" resetval="0x0" description="Start of transmission sync error for lane #1" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRSOTHS5" width="1" begin="4" end="4" resetval="0x0" description="Start of transmission error for lane #5" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRSOTHS4" width="1" begin="3" end="3" resetval="0x0" description="Start of transmission error for lane #4" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRSOTHS3" width="1" begin="2" end="2" resetval="0x0" description="Start of transmission error for lane #3" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRSOTHS2" width="1" begin="1" end="1" resetval="0x0" description="Start of transmission error for lane #2" range="" rwaccess="RW"/>
    <bitfield id="IRQ_EN_ERRSOTHS1" width="1" begin="0" end="0" resetval="0x0" description="Start of transmission error for lane #1" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_TIMING_j" acronym="CAL_CSI2_TIMING_j" offset="0x3314" width="32" description="TIMING REGISTER This register shall not be =modified when CAL_CSI2_PPI_CTRL.IF_EN=1 It is used to indicate the number of functional clock cycles for the Stop State monitoring. Offset = 3314h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FORCE_RX_MODE_IO1" width="1" begin="15" end="15" resetval="0x0" description="Control of ForceRxMode signal" range="" rwaccess="RW"/>
    <bitfield id="STOP_STATE_X16_IO1" width="1" begin="14" end="14" resetval="0x1" description="Multiplication factor for the number of L3 cycles defined in STOP_STATE_COUNTER bit-field" range="" rwaccess="RW"/>
    <bitfield id="STOP_STATE_X4_IO1" width="1" begin="13" end="13" resetval="0x1" description="Multiplication factor for the number of L3 cycles defined in STOP_STATE_COUNTER bit-field" range="" rwaccess="RW"/>
    <bitfield id="STOP_STATE_COUNTER_IO1" width="13" begin="12" end="0" resetval="0x1FFF" description="Stop State counter for monitoring. It indicates the number of L3 to monitor for Stop State before de-asserting ForceRxMode (Complex IO #1). The value is from 0 to 8191." range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_VC_IRQENABLE_j" acronym="CAL_CSI2_VC_IRQENABLE_j" offset="0x3318" width="32" description="INTERRUPT ENABLE REGISTER - Virtual channels Offset = 3318h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VC_IE_ECC_CORRECTION0_IRQ_3" width="1" begin="29" end="29" resetval="0x0" description="ECC has been used to correct the only 1-bit error" range="" rwaccess="RW"/>
    <bitfield id="VC_IE_CS_IRQ_3" width="1" begin="28" end="28" resetval="0x0" description="Check-Sum of the payload mismatch detection" range="" rwaccess="RW"/>
    <bitfield id="VC_IE_LE_IRQ_3" width="1" begin="27" end="27" resetval="0x0" description="Line end sync code detection." range="" rwaccess="RW"/>
    <bitfield id="VC_IE_LS_IRQ_3" width="1" begin="26" end="26" resetval="0x0" description="Line start sync code detection." range="" rwaccess="RW"/>
    <bitfield id="VC_IE_FE_IRQ_3" width="1" begin="25" end="25" resetval="0x0" description="Frame end sync code detection." range="" rwaccess="RW"/>
    <bitfield id="VC_IE_FS_IRQ_3" width="1" begin="24" end="24" resetval="0x0" description="Frame start sync code detection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VC_IE_ECC_CORRECTION0_IRQ_2" width="1" begin="21" end="21" resetval="0x0" description="ECC has been used to correct the only 1-bit error" range="" rwaccess="RW"/>
    <bitfield id="VC_IE_CS_IRQ_2" width="1" begin="20" end="20" resetval="0x0" description="Check-Sum of the payload mismatch detection" range="" rwaccess="RW"/>
    <bitfield id="VC_IE_LE_IRQ_2" width="1" begin="19" end="19" resetval="0x0" description="Line end sync code detection." range="" rwaccess="RW"/>
    <bitfield id="VC_IE_LS_IRQ_2" width="1" begin="18" end="18" resetval="0x0" description="Line start sync code detection." range="" rwaccess="RW"/>
    <bitfield id="VC_IE_FE_IRQ_2" width="1" begin="17" end="17" resetval="0x0" description="Frame end sync code detection." range="" rwaccess="RW"/>
    <bitfield id="VC_IE_FS_IRQ_2" width="1" begin="16" end="16" resetval="0x0" description="Frame start sync code detection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VC_IE_ECC_CORRECTION0_IRQ_1" width="1" begin="13" end="13" resetval="0x0" description="ECC has been used to correct the only 1-bit error" range="" rwaccess="RW"/>
    <bitfield id="VC_IE_CS_IRQ_1" width="1" begin="12" end="12" resetval="0x0" description="Check-Sum of the payload mismatch detection" range="" rwaccess="RW"/>
    <bitfield id="VC_IE_LE_IRQ_1" width="1" begin="11" end="11" resetval="0x0" description="Line end sync code detection." range="" rwaccess="RW"/>
    <bitfield id="VC_IE_LS_IRQ_1" width="1" begin="10" end="10" resetval="0x0" description="Line start sync code detection." range="" rwaccess="RW"/>
    <bitfield id="VC_IE_FE_IRQ_1" width="1" begin="9" end="9" resetval="0x0" description="Frame end sync code detection." range="" rwaccess="RW"/>
    <bitfield id="VC_IE_FS_IRQ_1" width="1" begin="8" end="8" resetval="0x0" description="Frame start sync code detection." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VC_IE_ECC_CORRECTION0_IRQ_0" width="1" begin="5" end="5" resetval="0x0" description="ECC has been used to correct the only 1-bit error" range="" rwaccess="RW"/>
    <bitfield id="VC_IE_CS_IRQ_0" width="1" begin="4" end="4" resetval="0x0" description="Check-Sum of the payload mismatch detection" range="" rwaccess="RW"/>
    <bitfield id="VC_IE_LE_IRQ_0" width="1" begin="3" end="3" resetval="0x0" description="Line end sync code detection." range="" rwaccess="RW"/>
    <bitfield id="VC_IE_LS_IRQ_0" width="1" begin="2" end="2" resetval="0x0" description="Line start sync code detection." range="" rwaccess="RW"/>
    <bitfield id="VC_IE_FE_IRQ_0" width="1" begin="1" end="1" resetval="0x0" description="Frame end sync code detection." range="" rwaccess="RW"/>
    <bitfield id="VC_IE_FS_IRQ_0" width="1" begin="0" end="0" resetval="0x0" description="Frame start sync code detection." range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_VC_IRQSTATUS_j" acronym="CAL_CSI2_VC_IRQSTATUS_j" offset="0x3328" width="32" description="INTERRUPT STATUS REGISTER - Virtual channels This register regroups all the events related to Context. Offset = 3328h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VC_IS_ECC_CORRECTION_IRQ_3" width="1" begin="29" end="29" resetval="0x0" description="ECC has been used to do the correction of the only 1-bit error status" range="" rwaccess="RW"/>
    <bitfield id="VC_IS_CS_IRQ_3" width="1" begin="28" end="28" resetval="0x0" description="Check-Sum mismatch status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_LE_IRQ_3" width="1" begin="27" end="27" resetval="0x0" description="Line end sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_LS_IRQ_3" width="1" begin="26" end="26" resetval="0x0" description="Line start sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_FE_IRQ_3" width="1" begin="25" end="25" resetval="0x0" description="Frame end sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_FS_IRQ_3" width="1" begin="24" end="24" resetval="0x0" description="Frame start sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VC_IS_ECC_CORRECTION_IRQ_2" width="1" begin="21" end="21" resetval="0x0" description="ECC has been used to do the correction of the only 1-bit error status" range="" rwaccess="RW"/>
    <bitfield id="VC_IS_CS_IRQ_2" width="1" begin="20" end="20" resetval="0x0" description="Check-Sum mismatch status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_LE_IRQ_2" width="1" begin="19" end="19" resetval="0x0" description="Line end sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_LS_IRQ_2" width="1" begin="18" end="18" resetval="0x0" description="Line start sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_FE_IRQ_2" width="1" begin="17" end="17" resetval="0x0" description="Frame end sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_FS_IRQ_2" width="1" begin="16" end="16" resetval="0x0" description="Frame start sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VC_IS_ECC_CORRECTION_IRQ_1" width="1" begin="13" end="13" resetval="0x0" description="ECC has been used to do the correction of the only 1-bit error status" range="" rwaccess="RW"/>
    <bitfield id="VC_IS_CS_IRQ_1" width="1" begin="12" end="12" resetval="0x0" description="Check-Sum mismatch status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_LE_IRQ_1" width="1" begin="11" end="11" resetval="0x0" description="Line end sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_LS_IRQ_1" width="1" begin="10" end="10" resetval="0x0" description="Line start sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_FE_IRQ_1" width="1" begin="9" end="9" resetval="0x0" description="Frame end sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_FS_IRQ_1" width="1" begin="8" end="8" resetval="0x0" description="Frame start sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VC_IS_ECC_CORRECTION_IRQ_0" width="1" begin="5" end="5" resetval="0x0" description="ECC has been used to do the correction of the only 1-bit error status" range="" rwaccess="RW"/>
    <bitfield id="VC_IS_CS_IRQ_0" width="1" begin="4" end="4" resetval="0x0" description="Check-Sum mismatch status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_LE_IRQ_0" width="1" begin="3" end="3" resetval="0x0" description="Line end sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_LS_IRQ_0" width="1" begin="2" end="2" resetval="0x0" description="Line start sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_FE_IRQ_0" width="1" begin="1" end="1" resetval="0x0" description="Frame end sync code detection status." range="" rwaccess="RW"/>
    <bitfield id="VC_IS_FS_IRQ_0" width="1" begin="0" end="0" resetval="0x0" description="Frame start sync code detection status." range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX0_j" acronym="CAL_CSI2_CTX0_j" offset="0x3330" width="32" description="Context control Offset = 3330h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX0_LINES" width="14" begin="29" end="16" resetval="0x0" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. &amp;amp;gt;0: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX0_PACK_MODE" width="1" begin="14" end="14" resetval="0x0" description="Controls the data packing behavior" range="" rwaccess="RW"/>
    <bitfield id="CTX0_ATT" width="1" begin="13" end="13" resetval="0x0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW"/>
    <bitfield id="CTX0_CPORT" width="5" begin="12" end="8" resetval="0x0" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="CTX0_VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="CTX0_DT" width="6" begin="5" end="0" resetval="0x0" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX1_j" acronym="CAL_CSI2_CTX1_j" offset="0x3334" width="32" description="Context control Offset = 3334h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX1_LINES" width="14" begin="29" end="16" resetval="0x0" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. &amp;amp;gt;0: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX1_PACK_MODE" width="1" begin="14" end="14" resetval="0x0" description="Controls the data packing behavior" range="" rwaccess="RW"/>
    <bitfield id="CTX1_ATT" width="1" begin="13" end="13" resetval="0x0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW"/>
    <bitfield id="CTX1_CPORT" width="5" begin="12" end="8" resetval="0x0" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="CTX1_VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="CTX1_DT" width="6" begin="5" end="0" resetval="0x0" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX2_j" acronym="CAL_CSI2_CTX2_j" offset="0x3338" width="32" description="Context control Offset = 3338h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX2_LINES" width="14" begin="29" end="16" resetval="0x0" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. &amp;amp;gt;0: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX2_PACK_MODE" width="1" begin="14" end="14" resetval="0x0" description="Controls the data packing behavior" range="" rwaccess="RW"/>
    <bitfield id="CTX2_ATT" width="1" begin="13" end="13" resetval="0x0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW"/>
    <bitfield id="CTX2_CPORT" width="5" begin="12" end="8" resetval="0x0" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="CTX2_VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="CTX2_DT" width="6" begin="5" end="0" resetval="0x0" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX3_j" acronym="CAL_CSI2_CTX3_j" offset="0x333C" width="32" description="Context control Offset = 333Ch + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX3_LINES" width="14" begin="29" end="16" resetval="0x0" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. &amp;amp;gt;0: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX3_PACK_MODE" width="1" begin="14" end="14" resetval="0x0" description="Controls the data packing behavior" range="" rwaccess="RW"/>
    <bitfield id="CTX3_ATT" width="1" begin="13" end="13" resetval="0x0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW"/>
    <bitfield id="CTX3_CPORT" width="5" begin="12" end="8" resetval="0x0" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="CTX3_VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="CTX3_DT" width="6" begin="5" end="0" resetval="0x0" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX4_j" acronym="CAL_CSI2_CTX4_j" offset="0x3340" width="32" description="Context control Offset = 3340h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX4_LINES" width="14" begin="29" end="16" resetval="0x0" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. &amp;amp;gt;0: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX4_PACK_MODE" width="1" begin="14" end="14" resetval="0x0" description="Controls the data packing behavior" range="" rwaccess="RW"/>
    <bitfield id="CTX4_ATT" width="1" begin="13" end="13" resetval="0x0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW"/>
    <bitfield id="CTX4_CPORT" width="5" begin="12" end="8" resetval="0x0" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="CTX4_VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="CTX4_DT" width="6" begin="5" end="0" resetval="0x0" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX5_j" acronym="CAL_CSI2_CTX5_j" offset="0x3344" width="32" description="Context control Offset = 3344h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX5_LINES" width="14" begin="29" end="16" resetval="0x0" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. &amp;amp;gt;0: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX5_PACK_MODE" width="1" begin="14" end="14" resetval="0x0" description="Controls the data packing behavior" range="" rwaccess="RW"/>
    <bitfield id="CTX5_ATT" width="1" begin="13" end="13" resetval="0x0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW"/>
    <bitfield id="CTX5_CPORT" width="5" begin="12" end="8" resetval="0x0" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="CTX5_VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="CTX5_DT" width="6" begin="5" end="0" resetval="0x0" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX6_j" acronym="CAL_CSI2_CTX6_j" offset="0x3348" width="32" description="Context control Offset = 3348h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX6_LINES" width="14" begin="29" end="16" resetval="0x0" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. &amp;amp;gt;0: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX6_PACK_MODE" width="1" begin="14" end="14" resetval="0x0" description="Controls the data packing behavior" range="" rwaccess="RW"/>
    <bitfield id="CTX6_ATT" width="1" begin="13" end="13" resetval="0x0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW"/>
    <bitfield id="CTX6_CPORT" width="5" begin="12" end="8" resetval="0x0" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="CTX6_VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="CTX6_DT" width="6" begin="5" end="0" resetval="0x0" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_CTX7_j" acronym="CAL_CSI2_CTX7_j" offset="0x334C" width="32" description="Context control Offset = 334Ch + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX7_LINES" width="14" begin="29" end="16" resetval="0x0" description="Number of expected lines 0: Number of lines unknown. TAG generation FSM will insert a dummy line upon reception of a FE short packet. &amp;amp;gt;0: Number of lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CTX7_PACK_MODE" width="1" begin="14" end="14" resetval="0x0" description="Controls the data packing behavior" range="" rwaccess="RW"/>
    <bitfield id="CTX7_ATT" width="1" begin="13" end="13" resetval="0x0" description="Selects which tags to use for the CAL internal pipeline" range="" rwaccess="RW"/>
    <bitfield id="CTX7_CPORT" width="5" begin="12" end="8" resetval="0x0" description="CAL internal CPort ID to use for Data" range="" rwaccess="RW"/>
    <bitfield id="CTX7_VC" width="2" begin="7" end="6" resetval="0x0" description="Virtual channel" range="" rwaccess="RW"/>
    <bitfield id="CTX7_DT" width="6" begin="5" end="0" resetval="0x0" description="DT value received over CSI-2 to use for data. 0x00 : context is disabled (don't receive data) 0x01 : filter is disabled (accept any DT) 0x02 ~ 0x0F: reserved 0x10 ~ 0x3F: receive data with Data Type field = DT" range="" rwaccess="RW"/>
  </register>
  <register id="CAL_CSI2_STATUS0_j" acronym="CAL_CSI2_STATUS0_j" offset="0x3350" width="32" description="Context status register Offset = 3350h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STS0_FRAME" width="16" begin="15" end="0" resetval="0x0" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS1_j" acronym="CAL_CSI2_STATUS1_j" offset="0x3354" width="32" description="Context status register Offset = 3354h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STS1_FRAME" width="16" begin="15" end="0" resetval="0x0" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS2_j" acronym="CAL_CSI2_STATUS2_j" offset="0x3358" width="32" description="Context status register Offset = 3358h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STS2_FRAME" width="16" begin="15" end="0" resetval="0x0" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS3_j" acronym="CAL_CSI2_STATUS3_j" offset="0x335C" width="32" description="Context status register Offset = 335Ch + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STS3_FRAME" width="16" begin="15" end="0" resetval="0x0" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS4_j" acronym="CAL_CSI2_STATUS4_j" offset="0x3360" width="32" description="Context status register Offset = 3360h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STS4_FRAME" width="16" begin="15" end="0" resetval="0x0" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS5_j" acronym="CAL_CSI2_STATUS5_j" offset="0x3364" width="32" description="Context status register Offset = 3364h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STS5_FRAME" width="16" begin="15" end="0" resetval="0x0" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS6_j" acronym="CAL_CSI2_STATUS6_j" offset="0x3368" width="32" description="Context status register Offset = 3368h + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STS6_FRAME" width="16" begin="15" end="0" resetval="0x0" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
  <register id="CAL_CSI2_STATUS7_j" acronym="CAL_CSI2_STATUS7_j" offset="0x336C" width="32" description="Context status register Offset = 336Ch + (j * 80h); where j = 0h to 1h">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="STS7_FRAME" width="16" begin="15" end="0" resetval="0x0" description="Frame number. Matches the frame number sent by the camera when the camera transmits it. Otherwise, incremented by one on every FS short packet for this context. Reset when the context is enabled." range="" rwaccess="R"/>
  </register>
</module>
