[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Fri Dec 29 12:02:19 2023
[*]
[dumpfile] "/mnt/c/Users/simon/Downloads/FPGA/my-discrete-fpga/vhdl/tests/4bit-counter/wave.vcd"
[dumpfile_mtime] "Fri Dec 29 12:01:53 2023"
[dumpfile_size] 270782
[savefile] "/mnt/c/Users/simon/Downloads/FPGA/my-discrete-fpga/vhdl/tests/4bit-counter/waveform.gtkw"
[timestart] 0
[size] 1846 979
[pos] 297 950
*-25.000000 165000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb_fpga_arch_tile.
[treeopen] tb_fpga_arch_tile.bcinst.
[treeopen] tb_fpga_arch_tile.bcinst.clb_inst.
[sst_width] 338
[signals_width] 216
[sst_expanded] 1
[sst_vpaned_height] 335
@28
tb_fpga_arch_tile.bitstream_done
tb_fpga_arch_tile.sclk
tb_fpga_arch_tile.rst_n
tb_fpga_arch_tile.mosi
tb_fpga_arch_tile.miso
tb_fpga_arch_tile.latch
tb_fpga_arch_tile.bcinst.clb_inst.clk_0
tb_fpga_arch_tile.bcinst.clb_inst.clk_1
tb_fpga_arch_tile.clk
tb_fpga_arch_tile.bcinst.clb_inst.qb
@22
tb_fpga_arch_tile.bcinst.cbv_inst.bus_north[3:0]
tb_fpga_arch_tile.bcinst.cbv_inst.bus_west[3:0]
@28
tb_fpga_arch_tile.bcinst.clb_inst.set_reg_b
@22
tb_fpga_arch_tile.bcinst.clb_inst.lut3b0[7:0]
tb_fpga_arch_tile.bcinst.clb_inst.lut3b1[7:0]
@28
tb_fpga_arch_tile.bcinst.clb_inst.oa
tb_fpga_arch_tile.bcinst.clb_inst.ob
tb_fpga_arch_tile.bcinst.clb_inst.oc
tb_fpga_arch_tile.bcinst.clb_inst.od
@22
tb_fpga_arch_tile.bcinst.clb_inst.lut3muxa0_inst.i[7:0]
tb_fpga_arch_tile.bcinst.clb_inst.lut3muxa1_inst.i[7:0]
@28
tb_fpga_arch_tile.bcinst.clb_inst.lut3muxa0_inst.s[2:0]
tb_fpga_arch_tile.bcinst.clb_inst.lut3muxa1_inst.s[2:0]
tb_fpga_arch_tile.bcinst.clb_inst.lut3muxa0_inst.y
tb_fpga_arch_tile.bcinst.clb_inst.lut3muxa1_inst.y
tb_fpga_arch_tile.bcinst.clb_inst.lut4muxa_inst.i0
tb_fpga_arch_tile.bcinst.clb_inst.lut4muxa_inst.i1
tb_fpga_arch_tile.bcinst.clb_inst.lut4muxa_inst.s
tb_fpga_arch_tile.bcinst.clb_inst.lut4muxa_inst.y
@22
tb_fpga_arch_tile.bcinst.clb_inst.lut3muxb0_inst.i[7:0]
tb_fpga_arch_tile.bcinst.clb_inst.lut3muxb1_inst.i[7:0]
@28
tb_fpga_arch_tile.bcinst.clb_inst.lut3muxb0_inst.s[2:0]
tb_fpga_arch_tile.bcinst.clb_inst.lut3muxb1_inst.s[2:0]
tb_fpga_arch_tile.bcinst.clb_inst.lut3muxb0_inst.y
tb_fpga_arch_tile.bcinst.clb_inst.lut3muxb1_inst.y
tb_fpga_arch_tile.bcinst.clb_inst.lut4muxb_inst.i0
tb_fpga_arch_tile.bcinst.clb_inst.lut4muxb_inst.i1
tb_fpga_arch_tile.bcinst.clb_inst.lut4muxb_inst.s
tb_fpga_arch_tile.bcinst.clb_inst.lut4muxb_inst.y
@23
tb_fpga_arch_tile.bcinst.clb_inst.cb_pre[3:0]
[pattern_trace] 1
[pattern_trace] 0
