Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat May 14 00:14:59 2022
| Host         : hoogly running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file bch_to_display_timing_summary_routed.rpt -rpx bch_to_display_timing_summary_routed.rpx
| Design       : bch_to_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.895        0.000                      0                  143        0.207        0.000                      0                  143        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.895        0.000                      0                  143        0.207        0.000                      0                  143        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.150ns (42.112%)  route 2.955ns (57.888%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.443    clk_counter_reg[13]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  tenth[3]_i_4/O
                         net (fo=2, routed)           0.982     7.549    tenth[3]_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.673 f  tenth[3]_i_3/O
                         net (fo=29, routed)          1.131     8.804    sws
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.928 r  clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.928    clk_counter[0]_i_7_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.460 r  clk_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_counter_reg[0]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_counter_reg[4]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_counter_reg[8]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_counter_reg[12]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_counter_reg[16]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.250 r  clk_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.250    clk_counter_reg[20]_i_1_n_6
    SLICE_X61Y23         FDRE                                         r  clk_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  clk_counter_reg[21]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.062    15.145    clk_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 2.129ns (41.872%)  route 2.955ns (58.127%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.443    clk_counter_reg[13]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  tenth[3]_i_4/O
                         net (fo=2, routed)           0.982     7.549    tenth[3]_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.673 f  tenth[3]_i_3/O
                         net (fo=29, routed)          1.131     8.804    sws
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.928 r  clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.928    clk_counter[0]_i_7_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.460 r  clk_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_counter_reg[0]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_counter_reg[4]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_counter_reg[8]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_counter_reg[12]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_counter_reg[16]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.229 r  clk_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.229    clk_counter_reg[20]_i_1_n_4
    SLICE_X61Y23         FDRE                                         r  clk_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  clk_counter_reg[23]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.062    15.145    clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 2.055ns (41.014%)  route 2.955ns (58.986%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.443    clk_counter_reg[13]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  tenth[3]_i_4/O
                         net (fo=2, routed)           0.982     7.549    tenth[3]_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.673 f  tenth[3]_i_3/O
                         net (fo=29, routed)          1.131     8.804    sws
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.928 r  clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.928    clk_counter[0]_i_7_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.460 r  clk_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_counter_reg[0]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_counter_reg[4]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_counter_reg[8]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_counter_reg[12]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_counter_reg[16]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.155 r  clk_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.155    clk_counter_reg[20]_i_1_n_5
    SLICE_X61Y23         FDRE                                         r  clk_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  clk_counter_reg[22]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.062    15.145    clk_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 2.039ns (40.825%)  route 2.955ns (59.175%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.443    clk_counter_reg[13]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  tenth[3]_i_4/O
                         net (fo=2, routed)           0.982     7.549    tenth[3]_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.673 f  tenth[3]_i_3/O
                         net (fo=29, routed)          1.131     8.804    sws
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.928 r  clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.928    clk_counter[0]_i_7_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.460 r  clk_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_counter_reg[0]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_counter_reg[4]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_counter_reg[8]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_counter_reg[12]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    clk_counter_reg[16]_i_1_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.139 r  clk_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.139    clk_counter_reg[20]_i_1_n_7
    SLICE_X61Y23         FDRE                                         r  clk_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  clk_counter_reg[20]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.062    15.145    clk_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 2.036ns (40.789%)  route 2.955ns (59.211%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.443    clk_counter_reg[13]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  tenth[3]_i_4/O
                         net (fo=2, routed)           0.982     7.549    tenth[3]_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.673 f  tenth[3]_i_3/O
                         net (fo=29, routed)          1.131     8.804    sws
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.928 r  clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.928    clk_counter[0]_i_7_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.460 r  clk_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_counter_reg[0]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_counter_reg[4]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_counter_reg[8]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_counter_reg[12]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.136 r  clk_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.136    clk_counter_reg[16]_i_1_n_6
    SLICE_X61Y22         FDRE                                         r  clk_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  clk_counter_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.062    15.146    clk_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 2.015ns (40.539%)  route 2.955ns (59.461%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.443    clk_counter_reg[13]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  tenth[3]_i_4/O
                         net (fo=2, routed)           0.982     7.549    tenth[3]_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.673 f  tenth[3]_i_3/O
                         net (fo=29, routed)          1.131     8.804    sws
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.928 r  clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.928    clk_counter[0]_i_7_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.460 r  clk_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_counter_reg[0]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_counter_reg[4]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_counter_reg[8]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_counter_reg[12]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  clk_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.115    clk_counter_reg[16]_i_1_n_4
    SLICE_X61Y22         FDRE                                         r  clk_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  clk_counter_reg[19]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.062    15.146    clk_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 1.941ns (39.641%)  route 2.955ns (60.359%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.443    clk_counter_reg[13]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  tenth[3]_i_4/O
                         net (fo=2, routed)           0.982     7.549    tenth[3]_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.673 f  tenth[3]_i_3/O
                         net (fo=29, routed)          1.131     8.804    sws
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.928 r  clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.928    clk_counter[0]_i_7_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.460 r  clk_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_counter_reg[0]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_counter_reg[4]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_counter_reg[8]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_counter_reg[12]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.041 r  clk_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.041    clk_counter_reg[16]_i_1_n_5
    SLICE_X61Y22         FDRE                                         r  clk_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  clk_counter_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.062    15.146    clk_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.925ns (39.443%)  route 2.955ns (60.557%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.443    clk_counter_reg[13]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  tenth[3]_i_4/O
                         net (fo=2, routed)           0.982     7.549    tenth[3]_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.673 f  tenth[3]_i_3/O
                         net (fo=29, routed)          1.131     8.804    sws
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.928 r  clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.928    clk_counter[0]_i_7_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.460 r  clk_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_counter_reg[0]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_counter_reg[4]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_counter_reg[8]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.802    clk_counter_reg[12]_i_1_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.025 r  clk_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.025    clk_counter_reg[16]_i_1_n_7
    SLICE_X61Y22         FDRE                                         r  clk_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  clk_counter_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.062    15.146    clk_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 1.922ns (39.406%)  route 2.955ns (60.594%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.443    clk_counter_reg[13]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  tenth[3]_i_4/O
                         net (fo=2, routed)           0.982     7.549    tenth[3]_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.673 f  tenth[3]_i_3/O
                         net (fo=29, routed)          1.131     8.804    sws
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.928 r  clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.928    clk_counter[0]_i_7_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.460 r  clk_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_counter_reg[0]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_counter_reg[4]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_counter_reg[8]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.022 r  clk_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.022    clk_counter_reg[12]_i_1_n_6
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[13]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.062    15.171    clk_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.901ns (39.144%)  route 2.955ns (60.856%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  clk_counter_reg[13]/Q
                         net (fo=2, routed)           0.843     6.443    clk_counter_reg[13]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.567 r  tenth[3]_i_4/O
                         net (fo=2, routed)           0.982     7.549    tenth[3]_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.673 f  tenth[3]_i_3/O
                         net (fo=29, routed)          1.131     8.804    sws
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.124     8.928 r  clk_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.928    clk_counter[0]_i_7_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.460 r  clk_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_counter_reg[0]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    clk_counter_reg[4]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    clk_counter_reg[8]_i_1_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.001 r  clk_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.001    clk_counter_reg[12]_i_1_n_4
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X61Y21         FDRE                                         r  clk_counter_reg[15]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X61Y21         FDRE (Setup_fdre_C_D)        0.062    15.171    clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  5.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 seconds1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sws_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  seconds1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seconds1_reg[1]/Q
                         net (fo=7, routed)           0.115     1.748    seconds1_reg_n_0_[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.048     1.796 r  sws[5]_i_1/O
                         net (fo=1, routed)           0.000     1.796    sws[5]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  sws_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  sws_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.107     1.588    sws_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 seconds2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sws_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.536%)  route 0.162ns (53.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  seconds2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  seconds2_reg[1]/Q
                         net (fo=6, routed)           0.162     1.769    seconds2_reg_n_0_[1]
    SLICE_X63Y22         FDRE                                         r  sws_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  sws_reg[9]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.078     1.559    sws_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 minutes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sws_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.217%)  route 0.139ns (42.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  minutes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  minutes_reg[1]/Q
                         net (fo=6, routed)           0.139     1.746    minutes_reg_n_0_[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.791 r  sws[14]_i_1/O
                         net (fo=1, routed)           0.000     1.791    sws[14]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  sws_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  sws_reg[14]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.092     1.573    sws_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 seconds1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sws_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  seconds1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  seconds1_reg[1]/Q
                         net (fo=7, routed)           0.115     1.748    seconds1_reg_n_0_[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.793 r  sws[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    sws[4]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  sws_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  sws_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.091     1.572    sws_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 seconds1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sws_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  seconds1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  seconds1_reg[1]/Q
                         net (fo=7, routed)           0.116     1.749    seconds1_reg_n_0_[1]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.794 r  sws[6]_i_1/O
                         net (fo=1, routed)           0.000     1.794    sws[6]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  sws_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  sws_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.092     1.573    sws_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 seconds2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sws_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.569%)  route 0.190ns (57.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  seconds2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  seconds2_reg[2]/Q
                         net (fo=6, routed)           0.190     1.797    seconds2_reg_n_0_[2]
    SLICE_X65Y22         FDRE                                         r  sws_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  sws_reg[10]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.071     1.552    sws_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tenth_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  tenth_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  tenth_reg[1]/Q
                         net (fo=8, routed)           0.175     1.806    tenth_reg_n_0_[1]
    SLICE_X60Y21         LUT4 (Prop_lut4_I2_O)        0.043     1.849 r  tenth[1]_i_1/O
                         net (fo=1, routed)           0.000     1.849    tenth[1]_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  tenth_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  tenth_reg[1]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.133     1.600    tenth_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tenth_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenth_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.188ns (46.361%)  route 0.218ns (53.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  tenth_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  tenth_reg[0]/Q
                         net (fo=7, routed)           0.218     1.826    tenth_reg_n_0_[0]
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.047     1.873 r  tenth[3]_i_2/O
                         net (fo=1, routed)           0.000     1.873    tenth[3]_i_2_n_0
    SLICE_X60Y21         FDRE                                         r  tenth_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.852     1.979    clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  tenth_reg[3]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.131     1.612    tenth_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 seconds1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.188ns (46.314%)  route 0.218ns (53.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  seconds1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  seconds1_reg[0]/Q
                         net (fo=6, routed)           0.218     1.827    seconds1_reg_n_0_[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.047     1.874 r  seconds1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.874    seconds1[3]_i_2_n_0
    SLICE_X64Y22         FDRE                                         r  seconds1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  seconds1_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.131     1.612    seconds1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 anode_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  anode_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  anode_counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.728    anode_counter_reg_n_0_[16]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  anode_counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.836    data0[16]
    SLICE_X63Y21         FDRE                                         r  anode_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  anode_counter_reg[16]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    anode_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   anode_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   anode_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   anode_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y20   anode_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   anode_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   anode_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   anode_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   anode_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   anode_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   clk_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   clk_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   clk_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   clk_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   clk_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   clk_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   clk_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   anode_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y20   anode_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   clk_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   clk_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   clk_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   clk_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   clk_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   clk_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   clk_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   clk_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   minutes_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   minutes_reg[1]/C



