

================================================================
== Vitis HLS Report for 'main_Pipeline_loop_2'
================================================================
* Date:           Mon Aug 12 18:53:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2570|     2570|  13.084 us|  13.084 us|  2570|  2570|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_2  |     2568|     2568|        29|         10|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 10, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 32 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_forwarded39 = alloca i32 1"   --->   Operation 33 'alloca' 'store_forwarded39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%B_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %B_load"   --->   Operation 34 'read' 'B_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %B_load_read, i32 %store_forwarded39"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln75 = store i8 0, i8 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 36 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc63"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_2 = load i8 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 38 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.91ns)   --->   "%icmp_ln75 = icmp_eq  i8 %i_2, i8 255" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 39 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln77 = add i8 %i_2, i8 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 40 'add' 'add_ln77' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc63.split, void %for.end65.exitStub" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 41 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %i_2" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 42 'zext' 'zext_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum_s, i64 0, i64 %zext_ln75" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:76]   --->   Operation 43 'getelementptr' 'sum_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%q = load i8 %sum_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:76]   --->   Operation 44 'load' 'q' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln75 = store i8 %add_ln77, i8 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 45 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%q = load i8 %sum_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:76]   --->   Operation 46 'load' 'q' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 47 [8/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 47 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 48 [7/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 48 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 49 [6/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 49 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 50 [5/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 50 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 51 [4/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 51 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 52 [3/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 52 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 53 [2/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 53 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 54 [1/8] (2.56ns)   --->   "%mul = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 54 'fmul' 'mul' <Predicate = (!icmp_ln75)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 55 [8/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 55 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 56 [7/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 56 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 57 [6/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 57 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.56>
ST_14 : Operation 58 [5/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 58 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 59 [4/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 59 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 60 [3/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 60 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.56>
ST_17 : Operation 61 [2/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 61 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 62 [1/8] (2.56ns)   --->   "%mul1 = fmul i32 %mul, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 62 'fmul' 'mul1' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%store_forwarded39_load = load i32 %store_forwarded39" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 63 'load' 'store_forwarded39_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 64 [10/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 64 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 65 [9/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 65 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 66 [8/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 66 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 67 [7/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 67 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 68 [6/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 68 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.35>
ST_24 : Operation 69 [5/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 69 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 70 [4/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 70 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 71 [3/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 71 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 72 [2/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 72 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 73 [1/10] (3.35ns)   --->   "%add = fadd i32 %store_forwarded39_load, i32 %mul1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 73 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 74 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln75 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln75' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 76 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %add_ln77" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 77 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 78 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln77" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 78 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln77 = store i32 %add, i8 %B_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 79 'store' 'store_ln77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_29 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln77 = store i32 %add, i32 %store_forwarded39" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77]   --->   Operation 80 'store' 'store_ln77' <Predicate = true> <Delay = 1.58>
ST_29 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc63" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75]   --->   Operation 81 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 5.091ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln75', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75) of constant 0 on local variable 'i', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75 [8]  (1.588 ns)
	'load' operation 8 bit ('i', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) on local variable 'i', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln75', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75) [12]  (1.915 ns)
	'store' operation 0 bit ('store_ln75', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75) of variable 'add_ln77', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77 on local variable 'i', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:75 [30]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('q', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:76) on array 'sum_s' [22]  (3.254 ns)

 <State 3>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [23]  (2.566 ns)

 <State 4>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [23]  (2.566 ns)

 <State 5>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [23]  (2.566 ns)

 <State 6>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [23]  (2.566 ns)

 <State 7>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [23]  (2.566 ns)

 <State 8>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [23]  (2.566 ns)

 <State 9>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [23]  (2.566 ns)

 <State 10>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [23]  (2.566 ns)

 <State 11>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [24]  (2.566 ns)

 <State 12>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [24]  (2.566 ns)

 <State 13>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [24]  (2.566 ns)

 <State 14>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [24]  (2.566 ns)

 <State 15>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [24]  (2.566 ns)

 <State 16>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [24]  (2.566 ns)

 <State 17>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [24]  (2.566 ns)

 <State 18>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [24]  (2.566 ns)

 <State 19>: 3.356ns
The critical path consists of the following:
	'load' operation 32 bit ('store_forwarded39_load', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) on local variable 'store_forwarded39' [16]  (0.000 ns)
	'fadd' operation 32 bit ('add', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [25]  (3.356 ns)

 <State 20>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [25]  (3.356 ns)

 <State 21>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [25]  (3.356 ns)

 <State 22>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [25]  (3.356 ns)

 <State 23>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [25]  (3.356 ns)

 <State 24>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [25]  (3.356 ns)

 <State 25>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [25]  (3.356 ns)

 <State 26>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [25]  (3.356 ns)

 <State 27>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [25]  (3.356 ns)

 <State 28>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [25]  (3.356 ns)

 <State 29>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('B_addr', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) [27]  (0.000 ns)
	'store' operation 0 bit ('store_ln77', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77) of variable 'add', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:77 on array 'B' [28]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
