$date
	Sat May 11 04:54:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_tb $end
$var wire 32 ! mem_read_data [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ write_data [31:0] $end
$var reg 1 % write_enable $end
$scope module mem $end
$var wire 32 & address [31:0] $end
$var wire 1 # clk $end
$var wire 32 ' write_data [31:0] $end
$var wire 1 % write_enable $end
$var reg 32 ( mem_read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
b1010101 &
0%
b0 $
0#
b1010101 "
bx !
$end
#10
1#
#20
0#
#30
1#
#40
0#
b110110 $
b110110 '
b1100110 "
b1100110 &
#50
1#
#60
0#
1%
#70
1#
#80
0#
b110111 $
b110111 '
b1110111 "
b1110111 &
0%
#90
1#
#100
0#
1%
#110
1#
#120
0#
