Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 20 23:24:02 2023
| Host         : DESKTOP-OTSQRGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_timing_summary_routed.rpt -pb sistema_timing_summary_routed.pb -rpx sistema_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: debouncing_inst1/actual_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: debouncing_inst1/actual_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: debouncing_inst2/actual_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: debouncing_inst2/actual_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/contador_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gestor_escritura_inst/FSM_sequential_actual_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gestor_escritura_inst/FSM_sequential_actual_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/FSM_onehot_actual_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/FSM_onehot_actual_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/FSM_onehot_actual_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/FSM_onehot_actual_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/START_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FINISHED_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/SENTIDO_SINC_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 197 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.126        0.000                      0                  201        0.064        0.000                      0                  201        4.500        0.000                       0                   210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.126        0.000                      0                  201        0.064        0.000                      0                  201        4.500        0.000                       0                   210  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 fifo_inst/FIFO_COUNT_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gestor_escritura_inst/FSM_sequential_actual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.072ns (24.041%)  route 3.387ns (75.959%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.555     5.076    fifo_inst/CLK
    SLICE_X41Y52         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  fifo_inst/FIFO_COUNT_reg[31]/Q
                         net (fo=2, routed)           1.098     6.630    fifo_inst/FIFO_COUNT_reg[31]
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.754 r  fifo_inst/LED_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.444     7.198    fifo_inst/LED_OBUF_inst_i_8_n_3
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.322 r  fifo_inst/LED_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.303     7.625    fifo_inst/LED_OBUF_inst_i_5_n_3
    SLICE_X40Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.749 f  fifo_inst/LED_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.707     8.456    fifo_inst/LED_OBUF_inst_i_2_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.580 f  fifo_inst/LED_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.447     9.027    gestor_escritura_inst/LED_OBUF
    SLICE_X36Y46         LUT5 (Prop_lut5_I4_O)        0.120     9.147 r  gestor_escritura_inst/FSM_sequential_actual[0]_i_1/O
                         net (fo=1, routed)           0.388     9.535    gestor_escritura_inst/futuro[0]
    SLICE_X36Y46         FDCE                                         r  gestor_escritura_inst/FSM_sequential_actual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.445    14.786    gestor_escritura_inst/CLK
    SLICE_X36Y46         FDCE                                         r  gestor_escritura_inst/FSM_sequential_actual_reg[0]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)       -0.270    14.661    gestor_escritura_inst/FSM_sequential_actual_reg[0]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 fifo_inst/WRITE_POINTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_DATA_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.439ns (31.122%)  route 3.185ns (68.878%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.565     5.086    fifo_inst/CLK
    SLICE_X35Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  fifo_inst/WRITE_POINTER_reg[3]/Q
                         net (fo=2, routed)           1.000     6.505    fifo_inst/WRITE_POINTER[3]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.296     6.801 r  fifo_inst/WRITE_POINTER[31]_i_9/O
                         net (fo=1, routed)           0.650     7.452    fifo_inst/WRITE_POINTER[31]_i_9_n_3
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  fifo_inst/WRITE_POINTER[31]_i_7/O
                         net (fo=1, routed)           0.468     8.043    fifo_inst/WRITE_POINTER[31]_i_7_n_3
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  fifo_inst/WRITE_POINTER[31]_i_4/O
                         net (fo=3, routed)           0.586     8.753    fifo_inst/WRITE_POINTER[31]_i_4_n_3
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.150     8.903 r  fifo_inst/WRITE_POINTER[0]_i_2/O
                         net (fo=5, routed)           0.481     9.384    fifo_inst/WRITE_POINTER[0]_i_2_n_3
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.326     9.710 r  fifo_inst/FIFO_DATA[1][5]_i_1/O
                         net (fo=1, routed)           0.000     9.710    fifo_inst/FIFO_DATA[1][5]_i_1_n_3
    SLICE_X36Y45         FDCE                                         r  fifo_inst/FIFO_DATA_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.445    14.786    fifo_inst/CLK
    SLICE_X36Y45         FDCE                                         r  fifo_inst/FIFO_DATA_reg[1][5]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.029    14.968    fifo_inst/FIFO_DATA_reg[1][5]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 fifo_inst/WRITE_POINTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.439ns (31.122%)  route 3.185ns (68.878%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.565     5.086    fifo_inst/CLK
    SLICE_X35Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  fifo_inst/WRITE_POINTER_reg[3]/Q
                         net (fo=2, routed)           1.000     6.505    fifo_inst/WRITE_POINTER[3]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.296     6.801 r  fifo_inst/WRITE_POINTER[31]_i_9/O
                         net (fo=1, routed)           0.650     7.452    fifo_inst/WRITE_POINTER[31]_i_9_n_3
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  fifo_inst/WRITE_POINTER[31]_i_7/O
                         net (fo=1, routed)           0.468     8.043    fifo_inst/WRITE_POINTER[31]_i_7_n_3
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  fifo_inst/WRITE_POINTER[31]_i_4/O
                         net (fo=3, routed)           0.586     8.753    fifo_inst/WRITE_POINTER[31]_i_4_n_3
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.150     8.903 r  fifo_inst/WRITE_POINTER[0]_i_2/O
                         net (fo=5, routed)           0.481     9.384    fifo_inst/WRITE_POINTER[0]_i_2_n_3
    SLICE_X36Y47         LUT3 (Prop_lut3_I1_O)        0.326     9.710 r  fifo_inst/WRITE_POINTER[0]_i_1/O
                         net (fo=1, routed)           0.000     9.710    fifo_inst/WRITE_POINTER_0[0]
    SLICE_X36Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.446    14.787    fifo_inst/CLK
    SLICE_X36Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[0]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.029    14.969    fifo_inst/WRITE_POINTER_reg[0]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 fifo_inst/WRITE_POINTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_DATA_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.439ns (31.172%)  route 3.177ns (68.828%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.565     5.086    fifo_inst/CLK
    SLICE_X35Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  fifo_inst/WRITE_POINTER_reg[3]/Q
                         net (fo=2, routed)           1.000     6.505    fifo_inst/WRITE_POINTER[3]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.296     6.801 r  fifo_inst/WRITE_POINTER[31]_i_9/O
                         net (fo=1, routed)           0.650     7.452    fifo_inst/WRITE_POINTER[31]_i_9_n_3
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  fifo_inst/WRITE_POINTER[31]_i_7/O
                         net (fo=1, routed)           0.468     8.043    fifo_inst/WRITE_POINTER[31]_i_7_n_3
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  fifo_inst/WRITE_POINTER[31]_i_4/O
                         net (fo=3, routed)           0.586     8.753    fifo_inst/WRITE_POINTER[31]_i_4_n_3
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.150     8.903 r  fifo_inst/WRITE_POINTER[0]_i_2/O
                         net (fo=5, routed)           0.473     9.377    fifo_inst/WRITE_POINTER[0]_i_2_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.326     9.703 r  fifo_inst/FIFO_DATA[0][5]_i_1/O
                         net (fo=1, routed)           0.000     9.703    fifo_inst/FIFO_DATA[0][5]_i_1_n_3
    SLICE_X37Y45         FDCE                                         r  fifo_inst/FIFO_DATA_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.445    14.786    fifo_inst/CLK
    SLICE_X37Y45         FDCE                                         r  fifo_inst/FIFO_DATA_reg[0][5]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)        0.029    14.968    fifo_inst/FIFO_DATA_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 fifo_inst/WRITE_POINTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_DATA_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.439ns (31.193%)  route 3.174ns (68.807%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.565     5.086    fifo_inst/CLK
    SLICE_X35Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  fifo_inst/WRITE_POINTER_reg[3]/Q
                         net (fo=2, routed)           1.000     6.505    fifo_inst/WRITE_POINTER[3]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.296     6.801 r  fifo_inst/WRITE_POINTER[31]_i_9/O
                         net (fo=1, routed)           0.650     7.452    fifo_inst/WRITE_POINTER[31]_i_9_n_3
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  fifo_inst/WRITE_POINTER[31]_i_7/O
                         net (fo=1, routed)           0.468     8.043    fifo_inst/WRITE_POINTER[31]_i_7_n_3
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  fifo_inst/WRITE_POINTER[31]_i_4/O
                         net (fo=3, routed)           0.586     8.753    fifo_inst/WRITE_POINTER[31]_i_4_n_3
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.150     8.903 r  fifo_inst/WRITE_POINTER[0]_i_2/O
                         net (fo=5, routed)           0.470     9.374    fifo_inst/WRITE_POINTER[0]_i_2_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.326     9.700 r  fifo_inst/FIFO_DATA[0][2]_i_1/O
                         net (fo=1, routed)           0.000     9.700    fifo_inst/FIFO_DATA[0][2]_i_1_n_3
    SLICE_X37Y47         FDCE                                         r  fifo_inst/FIFO_DATA_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.446    14.787    fifo_inst/CLK
    SLICE_X37Y47         FDCE                                         r  fifo_inst/FIFO_DATA_reg[0][2]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.031    14.971    fifo_inst/FIFO_DATA_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 fifo_inst/WRITE_POINTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_DATA_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.211ns (26.819%)  route 3.304ns (73.181%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.565     5.086    fifo_inst/CLK
    SLICE_X35Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  fifo_inst/WRITE_POINTER_reg[3]/Q
                         net (fo=2, routed)           1.000     6.505    fifo_inst/WRITE_POINTER[3]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.296     6.801 r  fifo_inst/WRITE_POINTER[31]_i_9/O
                         net (fo=1, routed)           0.650     7.452    fifo_inst/WRITE_POINTER[31]_i_9_n_3
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  fifo_inst/WRITE_POINTER[31]_i_7/O
                         net (fo=1, routed)           0.468     8.043    fifo_inst/WRITE_POINTER[31]_i_7_n_3
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  fifo_inst/WRITE_POINTER[31]_i_4/O
                         net (fo=3, routed)           0.586     8.753    fifo_inst/WRITE_POINTER[31]_i_4_n_3
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  fifo_inst/FIFO_DATA[2][5]_i_2/O
                         net (fo=4, routed)           0.601     9.478    fifo_inst/FIFO_DATA[2][5]_i_2_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.602 r  fifo_inst/FIFO_DATA[2][2]_i_1/O
                         net (fo=1, routed)           0.000     9.602    fifo_inst/FIFO_DATA[2][2]_i_1_n_3
    SLICE_X37Y47         FDCE                                         r  fifo_inst/FIFO_DATA_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.446    14.787    fifo_inst/CLK
    SLICE_X37Y47         FDCE                                         r  fifo_inst/FIFO_DATA_reg[2][2]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.029    14.969    fifo_inst/FIFO_DATA_reg[2][2]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 fifo_inst/WRITE_POINTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_DATA_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.211ns (26.872%)  route 3.296ns (73.128%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.565     5.086    fifo_inst/CLK
    SLICE_X35Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  fifo_inst/WRITE_POINTER_reg[3]/Q
                         net (fo=2, routed)           1.000     6.505    fifo_inst/WRITE_POINTER[3]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.296     6.801 r  fifo_inst/WRITE_POINTER[31]_i_9/O
                         net (fo=1, routed)           0.650     7.452    fifo_inst/WRITE_POINTER[31]_i_9_n_3
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  fifo_inst/WRITE_POINTER[31]_i_7/O
                         net (fo=1, routed)           0.468     8.043    fifo_inst/WRITE_POINTER[31]_i_7_n_3
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  fifo_inst/WRITE_POINTER[31]_i_4/O
                         net (fo=3, routed)           0.586     8.753    fifo_inst/WRITE_POINTER[31]_i_4_n_3
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  fifo_inst/FIFO_DATA[2][5]_i_2/O
                         net (fo=4, routed)           0.592     9.469    fifo_inst/FIFO_DATA[2][5]_i_2_n_3
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.593 r  fifo_inst/FIFO_DATA[3][5]_i_1/O
                         net (fo=1, routed)           0.000     9.593    fifo_inst/FIFO_DATA[3][5]_i_1_n_3
    SLICE_X36Y45         FDCE                                         r  fifo_inst/FIFO_DATA_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.445    14.786    fifo_inst/CLK
    SLICE_X36Y45         FDCE                                         r  fifo_inst/FIFO_DATA_reg[3][5]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y45         FDCE (Setup_fdce_C_D)        0.031    14.970    fifo_inst/FIFO_DATA_reg[3][5]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 fifo_inst/WRITE_POINTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_DATA_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.211ns (27.010%)  route 3.273ns (72.990%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.565     5.086    fifo_inst/CLK
    SLICE_X35Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  fifo_inst/WRITE_POINTER_reg[3]/Q
                         net (fo=2, routed)           1.000     6.505    fifo_inst/WRITE_POINTER[3]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.296     6.801 r  fifo_inst/WRITE_POINTER[31]_i_9/O
                         net (fo=1, routed)           0.650     7.452    fifo_inst/WRITE_POINTER[31]_i_9_n_3
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  fifo_inst/WRITE_POINTER[31]_i_7/O
                         net (fo=1, routed)           0.468     8.043    fifo_inst/WRITE_POINTER[31]_i_7_n_3
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  fifo_inst/WRITE_POINTER[31]_i_4/O
                         net (fo=3, routed)           0.586     8.753    fifo_inst/WRITE_POINTER[31]_i_4_n_3
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.877 r  fifo_inst/FIFO_DATA[2][5]_i_2/O
                         net (fo=4, routed)           0.569     9.446    fifo_inst/FIFO_DATA[2][5]_i_2_n_3
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.124     9.570 r  fifo_inst/FIFO_DATA[3][2]_i_1/O
                         net (fo=1, routed)           0.000     9.570    fifo_inst/FIFO_DATA[3][2]_i_1_n_3
    SLICE_X37Y46         FDCE                                         r  fifo_inst/FIFO_DATA_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.445    14.786    fifo_inst/CLK
    SLICE_X37Y46         FDCE                                         r  fifo_inst/FIFO_DATA_reg[3][2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.031    14.970    fifo_inst/FIFO_DATA_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  5.400    

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 fifo_inst/WRITE_POINTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_DATA_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.439ns (32.234%)  route 3.025ns (67.766%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.565     5.086    fifo_inst/CLK
    SLICE_X35Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  fifo_inst/WRITE_POINTER_reg[3]/Q
                         net (fo=2, routed)           1.000     6.505    fifo_inst/WRITE_POINTER[3]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.296     6.801 r  fifo_inst/WRITE_POINTER[31]_i_9/O
                         net (fo=1, routed)           0.650     7.452    fifo_inst/WRITE_POINTER[31]_i_9_n_3
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  fifo_inst/WRITE_POINTER[31]_i_7/O
                         net (fo=1, routed)           0.468     8.043    fifo_inst/WRITE_POINTER[31]_i_7_n_3
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  fifo_inst/WRITE_POINTER[31]_i_4/O
                         net (fo=3, routed)           0.586     8.753    fifo_inst/WRITE_POINTER[31]_i_4_n_3
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.150     8.903 r  fifo_inst/WRITE_POINTER[0]_i_2/O
                         net (fo=5, routed)           0.321     9.224    fifo_inst/WRITE_POINTER[0]_i_2_n_3
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.326     9.550 r  fifo_inst/FIFO_DATA[1][2]_i_1/O
                         net (fo=1, routed)           0.000     9.550    fifo_inst/FIFO_DATA[1][2]_i_1_n_3
    SLICE_X37Y46         FDCE                                         r  fifo_inst/FIFO_DATA_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.445    14.786    fifo_inst/CLK
    SLICE_X37Y46         FDCE                                         r  fifo_inst/FIFO_DATA_reg[1][2]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X37Y46         FDCE (Setup_fdce_C_D)        0.031    14.970    fifo_inst/FIFO_DATA_reg[1][2]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 fifo_inst/WRITE_POINTER_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.211ns (26.747%)  route 3.317ns (73.253%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.565     5.086    fifo_inst/CLK
    SLICE_X35Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  fifo_inst/WRITE_POINTER_reg[3]/Q
                         net (fo=2, routed)           1.000     6.505    fifo_inst/WRITE_POINTER[3]
    SLICE_X34Y47         LUT6 (Prop_lut6_I1_O)        0.296     6.801 r  fifo_inst/WRITE_POINTER[31]_i_9/O
                         net (fo=1, routed)           0.650     7.452    fifo_inst/WRITE_POINTER[31]_i_9_n_3
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  fifo_inst/WRITE_POINTER[31]_i_7/O
                         net (fo=1, routed)           0.468     8.043    fifo_inst/WRITE_POINTER[31]_i_7_n_3
    SLICE_X34Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  fifo_inst/WRITE_POINTER[31]_i_4/O
                         net (fo=3, routed)           0.313     8.480    fifo_inst/WRITE_POINTER[31]_i_4_n_3
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.604 f  fifo_inst/WRITE_POINTER[31]_i_3/O
                         net (fo=33, routed)          0.886     9.490    fifo_inst/WRITE_POINTER[31]_i_3_n_3
    SLICE_X32Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.614 r  fifo_inst/WRITE_POINTER[18]_i_1/O
                         net (fo=1, routed)           0.000     9.614    fifo_inst/WRITE_POINTER_0[18]
    SLICE_X32Y46         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.445    14.786    fifo_inst/CLK
    SLICE_X32Y46         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[18]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y46         FDCE (Setup_fdce_C_D)        0.031    15.042    fifo_inst/WRITE_POINTER_reg[18]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  5.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fifo_inst/WRITE_POINTER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.226ns (53.856%)  route 0.194ns (46.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.446    fifo_inst/CLK
    SLICE_X35Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.128     1.574 f  fifo_inst/WRITE_POINTER_reg[2]/Q
                         net (fo=11, routed)          0.194     1.768    fifo_inst/WRITE_POINTER[2]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.098     1.866 r  fifo_inst/WRITE_POINTER[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    fifo_inst/WRITE_POINTER_0[0]
    SLICE_X36Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.833     1.960    fifo_inst/CLK
    SLICE_X36Y47         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[0]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.091     1.802    fifo_inst/WRITE_POINTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 fifo_inst/FIFO_COUNT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.499%)  route 0.171ns (32.501%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.564     1.447    fifo_inst/CLK
    SLICE_X41Y49         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  fifo_inst/FIFO_COUNT_reg[19]/Q
                         net (fo=2, routed)           0.170     1.758    gestor_escritura_inst/FIFO_COUNT_reg[19]
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  gestor_escritura_inst/FIFO_COUNT[16]_i_6/O
                         net (fo=1, routed)           0.000     1.803    gestor_escritura_inst/FIFO_COUNT[16]_i_6_n_3
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  gestor_escritura_inst/FIFO_COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    gestor_escritura_inst/FIFO_COUNT_reg[16]_i_1_n_3
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  gestor_escritura_inst/FIFO_COUNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    fifo_inst/FIFO_COUNT_reg[23]_0[0]
    SLICE_X41Y50         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.832     1.959    fifo_inst/CLK
    SLICE_X41Y50         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.105     1.820    fifo_inst/FIFO_COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fifo_inst/FIFO_COUNT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.165%)  route 0.171ns (31.835%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.564     1.447    fifo_inst/CLK
    SLICE_X41Y49         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  fifo_inst/FIFO_COUNT_reg[19]/Q
                         net (fo=2, routed)           0.170     1.758    gestor_escritura_inst/FIFO_COUNT_reg[19]
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  gestor_escritura_inst/FIFO_COUNT[16]_i_6/O
                         net (fo=1, routed)           0.000     1.803    gestor_escritura_inst/FIFO_COUNT[16]_i_6_n_3
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  gestor_escritura_inst/FIFO_COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    gestor_escritura_inst/FIFO_COUNT_reg[16]_i_1_n_3
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  gestor_escritura_inst/FIFO_COUNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    fifo_inst/FIFO_COUNT_reg[23]_0[2]
    SLICE_X41Y50         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.832     1.959    fifo_inst/CLK
    SLICE_X41Y50         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[22]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.105     1.820    fifo_inst/FIFO_COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fifo_inst/FIFO_COUNT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.581%)  route 0.171ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.564     1.447    fifo_inst/CLK
    SLICE_X41Y49         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  fifo_inst/FIFO_COUNT_reg[19]/Q
                         net (fo=2, routed)           0.170     1.758    gestor_escritura_inst/FIFO_COUNT_reg[19]
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  gestor_escritura_inst/FIFO_COUNT[16]_i_6/O
                         net (fo=1, routed)           0.000     1.803    gestor_escritura_inst/FIFO_COUNT[16]_i_6_n_3
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  gestor_escritura_inst/FIFO_COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    gestor_escritura_inst/FIFO_COUNT_reg[16]_i_1_n_3
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.009 r  gestor_escritura_inst/FIFO_COUNT_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.009    fifo_inst/FIFO_COUNT_reg[23]_0[1]
    SLICE_X41Y50         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.832     1.959    fifo_inst/CLK
    SLICE_X41Y50         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[21]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.105     1.820    fifo_inst/FIFO_COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fifo_inst/FIFO_COUNT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.391ns (69.581%)  route 0.171ns (30.419%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.564     1.447    fifo_inst/CLK
    SLICE_X41Y49         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  fifo_inst/FIFO_COUNT_reg[19]/Q
                         net (fo=2, routed)           0.170     1.758    gestor_escritura_inst/FIFO_COUNT_reg[19]
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  gestor_escritura_inst/FIFO_COUNT[16]_i_6/O
                         net (fo=1, routed)           0.000     1.803    gestor_escritura_inst/FIFO_COUNT[16]_i_6_n_3
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  gestor_escritura_inst/FIFO_COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    gestor_escritura_inst/FIFO_COUNT_reg[16]_i_1_n_3
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.009 r  gestor_escritura_inst/FIFO_COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.009    fifo_inst/FIFO_COUNT_reg[23]_0[3]
    SLICE_X41Y50         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.832     1.959    fifo_inst/CLK
    SLICE_X41Y50         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[23]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.105     1.820    fifo_inst/FIFO_COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 fifo_inst/FIFO_COUNT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.394ns (69.743%)  route 0.171ns (30.257%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.564     1.447    fifo_inst/CLK
    SLICE_X41Y49         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  fifo_inst/FIFO_COUNT_reg[19]/Q
                         net (fo=2, routed)           0.170     1.758    gestor_escritura_inst/FIFO_COUNT_reg[19]
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  gestor_escritura_inst/FIFO_COUNT[16]_i_6/O
                         net (fo=1, routed)           0.000     1.803    gestor_escritura_inst/FIFO_COUNT[16]_i_6_n_3
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  gestor_escritura_inst/FIFO_COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    gestor_escritura_inst/FIFO_COUNT_reg[16]_i_1_n_3
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  gestor_escritura_inst/FIFO_COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    gestor_escritura_inst/FIFO_COUNT_reg[20]_i_1_n_3
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  gestor_escritura_inst/FIFO_COUNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.012    fifo_inst/FIFO_COUNT_reg[27]_0[0]
    SLICE_X41Y51         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.832     1.959    fifo_inst/CLK
    SLICE_X41Y51         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDCE (Hold_fdce_C_D)         0.105     1.820    fifo_inst/FIFO_COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 fifo_inst/WRITE_POINTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_DATA_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.254ns (45.958%)  route 0.299ns (54.042%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.562     1.445    fifo_inst/CLK
    SLICE_X34Y46         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  fifo_inst/WRITE_POINTER_reg[1]/Q
                         net (fo=4, routed)           0.105     1.714    fifo_inst/WRITE_POINTER[1]
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.759 r  fifo_inst/FIFO_DATA[2][5]_i_2/O
                         net (fo=4, routed)           0.193     1.953    fifo_inst/FIFO_DATA[2][5]_i_2_n_3
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.998 r  fifo_inst/FIFO_DATA[2][5]_i_1/O
                         net (fo=1, routed)           0.000     1.998    fifo_inst/FIFO_DATA[2][5]_i_1_n_3
    SLICE_X37Y45         FDCE                                         r  fifo_inst/FIFO_DATA_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.832     1.959    fifo_inst/CLK
    SLICE_X37Y45         FDCE                                         r  fifo_inst/FIFO_DATA_reg[2][5]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.092     1.802    fifo_inst/FIFO_DATA_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 fifo_inst/WRITE_POINTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_DATA_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.254ns (45.517%)  route 0.304ns (54.483%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.562     1.445    fifo_inst/CLK
    SLICE_X34Y46         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  fifo_inst/WRITE_POINTER_reg[1]/Q
                         net (fo=4, routed)           0.105     1.714    fifo_inst/WRITE_POINTER[1]
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.759 r  fifo_inst/FIFO_DATA[2][5]_i_2/O
                         net (fo=4, routed)           0.199     1.958    fifo_inst/FIFO_DATA[2][5]_i_2_n_3
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.003 r  fifo_inst/FIFO_DATA[3][2]_i_1/O
                         net (fo=1, routed)           0.000     2.003    fifo_inst/FIFO_DATA[3][2]_i_1_n_3
    SLICE_X37Y46         FDCE                                         r  fifo_inst/FIFO_DATA_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.832     1.959    fifo_inst/CLK
    SLICE_X37Y46         FDCE                                         r  fifo_inst/FIFO_DATA_reg[3][2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.092     1.802    fifo_inst/FIFO_DATA_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fifo_inst/FIFO_COUNT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.405ns (70.321%)  route 0.171ns (29.679%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.564     1.447    fifo_inst/CLK
    SLICE_X41Y49         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  fifo_inst/FIFO_COUNT_reg[19]/Q
                         net (fo=2, routed)           0.170     1.758    gestor_escritura_inst/FIFO_COUNT_reg[19]
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  gestor_escritura_inst/FIFO_COUNT[16]_i_6/O
                         net (fo=1, routed)           0.000     1.803    gestor_escritura_inst/FIFO_COUNT[16]_i_6_n_3
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  gestor_escritura_inst/FIFO_COUNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    gestor_escritura_inst/FIFO_COUNT_reg[16]_i_1_n_3
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  gestor_escritura_inst/FIFO_COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    gestor_escritura_inst/FIFO_COUNT_reg[20]_i_1_n_3
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  gestor_escritura_inst/FIFO_COUNT_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    fifo_inst/FIFO_COUNT_reg[27]_0[2]
    SLICE_X41Y51         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.832     1.959    fifo_inst/CLK
    SLICE_X41Y51         FDCE                                         r  fifo_inst/FIFO_COUNT_reg[26]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDCE (Hold_fdce_C_D)         0.105     1.820    fifo_inst/FIFO_COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fifo_inst/WRITE_POINTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_DATA_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.319ns (56.895%)  route 0.242ns (43.105%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.562     1.445    fifo_inst/CLK
    SLICE_X34Y46         FDCE                                         r  fifo_inst/WRITE_POINTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  fifo_inst/WRITE_POINTER_reg[1]/Q
                         net (fo=4, routed)           0.105     1.714    fifo_inst/WRITE_POINTER[1]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.048     1.762 r  fifo_inst/WRITE_POINTER[0]_i_2/O
                         net (fo=5, routed)           0.136     1.899    fifo_inst/WRITE_POINTER[0]_i_2_n_3
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.107     2.006 r  fifo_inst/FIFO_DATA[1][2]_i_1/O
                         net (fo=1, routed)           0.000     2.006    fifo_inst/FIFO_DATA[1][2]_i_1_n_3
    SLICE_X37Y46         FDCE                                         r  fifo_inst/FIFO_DATA_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.832     1.959    fifo_inst/CLK
    SLICE_X37Y46         FDCE                                         r  fifo_inst/FIFO_DATA_reg[1][2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.092     1.802    fifo_inst/FIFO_DATA_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y47   debouncing_inst1/actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y47   debouncing_inst1/actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   debouncing_inst1/contador_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44   debouncing_inst1/contador_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y43   debouncing_inst1/contador_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y43   debouncing_inst1/contador_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   debouncing_inst1/contador_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   debouncing_inst1/contador_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y45   debouncing_inst1/contador_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y43   debouncing_inst1/contador_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   debouncing_inst1/contador_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   debouncing_inst1/contador_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   debouncing_inst2/contador_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   debouncing_inst2/contador_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y42   debouncing_inst2/contador_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   divisor_frecuencia_inst/contador_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   divisor_frecuencia_inst/contador_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   divisor_frecuencia_inst/contador_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   divisor_frecuencia_inst/contador_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   debouncing_inst1/actual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   debouncing_inst1/actual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   debouncing_inst1/contador_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   debouncing_inst1/contador_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   debouncing_inst1/contador_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48   debouncing_inst2/contador_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48   debouncing_inst2/contador_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y49   debouncing_inst2/contador_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   debouncing_inst2/contador_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   debouncing_inst2/contador_reg[29]/C



