DSE Messages
Message
"Info: Archive command: ['quartus_sh', '--ipc_json', '--archive', '-output', 'C:\\_Development\\UltranetReceiver\\FPGA\\dse\\dse1\\UltranetReceiver.qar', '-revision', 'UltranetReceiver', 'C:/_Development/UltranetReceiver/FPGA/UltranetReceiver.qpf']"
Info: Archiving C:/_Development/UltranetReceiver/FPGA/UltranetReceiver.qpf revision UltranetReceiver ...
Info: Job 1 : quartus_sh --ipc_json --flow compile UltranetReceiver.qsf
Info: Explorer server: http://localhost:62256 started.
Info: Starting compile design only exploration
Info: Revision: dse1_base will be compiled on compute node: GL1R224
Info: Registering self with server http://localhost:62256/api/v1.0/broker/server/
Info: Successfully registered with server.
Info: Starting compilation quartus_sh --ipc_json --flow compile UltranetReceiver.qsf
Info: Sent timestamps successfully
Info: Preparing to compile UltranetReceiver ...
Info: Downloading UltranetReceiver.qar.sha256 ...
Info: Finished download.
Info: Verified dse/dse1/dse1_base\UltranetReceiver.qar.sha256 exists.
Info: Downloading UltranetReceiver.qar ...
Info: Finished download.
Info: Verified dse/dse1/dse1_base\UltranetReceiver.qar exists.
Info: Download successful. Checksum matched expected value.
"Info: Unarchive command: ['quartus_sh', '--restore', '-output', 'dse/dse1/dse1_base', 'dse/dse1/dse1_base\\UltranetReceiver.qar']"
Info: Downloading dse1_base.qsf ...
Info: Finished download.
Info: Verified C:\_Development\UltranetReceiver\FPGA\dse/dse1/dse1_base\UltranetReceiver.qsf exists.
Info: Downloading dse1_base.qpf ...
Info: Finished download.
Info: Verified dse/dse1/dse1_base\UltranetReceiver.qpf exists.
Info: Sent timestamps successfully
Info: Sent timestamps successfully
Info: *******************************************************************
Info: Running Quartus Prime Shell
Info: 	Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
Info: 	Processing started: Tue Jun 18 11:30:26 2024
Info: Command: quartus_sh --flow compile UltranetReceiver.qsf
Info: Quartus(args): compile UltranetReceiver.qsf
Info: Project Name = C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/UltranetReceiver
Info: Revision Name = UltranetReceiver
Info: *******************************************************************
Info: Running Quartus Prime Signal Tap
Info: 	Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
Info: 	Processing started: Tue Jun 18 11:30:27 2024
Info: Command: quartus_stp UltranetReceiver -c UltranetReceiver
"Info: Quartus Prime Signal Tap was successful. 0 errors, 0 warnings"
Info: 	Peak virtual memory: 4561 megabytes
Info: 	Processing ended: Tue Jun 18 11:30:27 2024
Info: 	Elapsed time: 00:00:00
Info: 	Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
Info: 	Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
Info: 	Processing started: Tue Jun 18 11:30:28 2024
Info: Command: quartus_map --read_settings_files=off --write_settings_files=off UltranetReceiver -c UltranetReceiver
Info: Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 14 of the 14 processors detected
"Info: Found 2 design units, including 1 entities, in source file division.vhd"
Info: 	Found design unit 1: division-behavior
Info: 	Found entity 1: division
"Info: Found 2 design units, including 1 entities, in source file multiplication.vhd"
Info: 	Found design unit 1: multiplication-behavior
Info: 	Found entity 1: multiplication
"Info: Found 2 design units, including 1 entities, in source file uart_tx_clk.vhd"
Info: 	Found design unit 1: uart_tx_clk-Behavioral
Info: 	Found entity 1: uart_tx_clk
"Info: Found 2 design units, including 1 entities, in source file i2s_ultranet_rx.vhd"
Info: 	Found design unit 1: i2s_ultranet_rx-rtl
Info: 	Found entity 1: i2s_ultranet_rx
"Info: Found 2 design units, including 1 entities, in source file spdif_transmitter.vhd"
Info: 	Found design unit 1: spdif_transmitter-behavioral
Info: 	Found entity 1: spdif_transmitter
"Info: Found 2 design units, including 1 entities, in source file i2s_tx.vhd"
Info: 	Found design unit 1: i2s_tx-rtl
Info: 	Found entity 1: i2s_tx
"Info: Found 2 design units, including 1 entities, in source file i2s_lrclk.vhd"
Info: 	Found design unit 1: i2s_lrclk-Behavioral
Info: 	Found entity 1: i2s_lrclk
"Info: Found 2 design units, including 1 entities, in source file aes3rx.vhd"
Info: 	Found design unit 1: aes3rx-Behavioral
Info: 	Found entity 1: aes3rx
"Info: Found 2 design units, including 1 entities, in source file pll_1.vhd"
Info: 	Found design unit 1: pll_1-SYN
Info: 	Found entity 1: pll_1
"Info: Found 2 design units, including 1 entities, in source file rs232_interface.vhd"
Info: 	Found design unit 1: RS232_Interface-Behavioral
Info: 	Found entity 1: RS232_Interface
"Info: Found 2 design units, including 1 entities, in source file rs232_decoder.vhdl"
Info: 	Found design unit 1: RS232_Decoder-Behavioral
Info: 	Found entity 1: RS232_Decoder
"Info: Found 1 design units, including 1 entities, in source file ultranetreceiver.bdf"
Info: 	Found entity 1: UltranetReceiver
"Info: Found 2 design units, including 1 entities, in source file i2s_bclk.vhd"
Info: 	Found design unit 1: i2s_bclk-Behavioral
Info: 	Found entity 1: i2s_bclk
"Info: Found 2 design units, including 1 entities, in source file i2s_mclk.vhd"
Info: 	Found design unit 1: i2s_mclk-Behavioral
Info: 	Found entity 1: i2s_mclk
"Info: Found 2 design units, including 1 entities, in source file ultranet_demux.vhd"
Info: 	Found design unit 1: ultranet_demux-rtl
Info: 	Found entity 1: ultranet_demux
"Info: Found 2 design units, including 1 entities, in source file pll_2.vhd"
Info: 	Found design unit 1: pll_2-SYN
Info: 	Found entity 1: pll_2
"Info: Elaborating entity ""UltranetReceiver"" for the top level hierarchy"
"Warning: Pin ""bMKR_D15"" is missing source"
"Warning: Pin ""bMKR_D16"" is missing source"
"Warning: Pin ""bMKR_D17"" is missing source"
"Warning: Pin ""bMKR_D18"" is missing source"
"Warning: Pin ""bMKR_D19"" is missing source"
"Warning: Pin ""bMKR_D20"" is missing source"
"Info: Elaborating entity ""spdif_transmitter"" for hierarchy ""spdif_transmitter:inst5"""
"Warning: VHDL Signal Declaration warning at spdif_transmitter.vhd(30): used explicit default value for signal ""channel_status"" because signal was never assigned a value"
"Info: Elaborating entity ""pll_2"" for hierarchy ""pll_2:inst6"""
"Info: Elaborating entity ""altpll"" for hierarchy ""pll_2:inst6|altpll:altpll_component"""
"Info: Elaborated megafunction instantiation ""pll_2:inst6|altpll:altpll_component"""
"Info: Instantiated megafunction ""pll_2:inst6|altpll:altpll_component"" with the following parameter:"
"Info: 	Parameter ""bandwidth_type"" = ""AUTO"""
"Info: 	Parameter ""clk0_divide_by"" = ""125"""
"Info: 	Parameter ""clk0_duty_cycle"" = ""50"""
"Info: 	Parameter ""clk0_multiply_by"" = ""24"""
"Info: 	Parameter ""clk0_phase_shift"" = ""0"""
"Info: 	Parameter ""clk1_divide_by"" = ""20"""
"Info: 	Parameter ""clk1_duty_cycle"" = ""50"""
"Info: 	Parameter ""clk1_multiply_by"" = ""3"""
"Info: 	Parameter ""clk1_phase_shift"" = ""0"""
"Info: 	Parameter ""compensate_clock"" = ""CLK0"""
"Info: 	Parameter ""inclk0_input_frequency"" = ""31250"""
"Info: 	Parameter ""intended_device_family"" = ""Cyclone 10 LP"""
"Info: 	Parameter ""lpm_hint"" = ""CBX_MODULE_PREFIX=pll_2"""
"Info: 	Parameter ""lpm_type"" = ""altpll"""
"Info: 	Parameter ""operation_mode"" = ""NORMAL"""
"Info: 	Parameter ""pll_type"" = ""AUTO"""
"Info: 	Parameter ""port_activeclock"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_areset"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkbad0"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkbad1"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkloss"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkswitch"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_configupdate"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_fbin"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_inclk0"" = ""PORT_USED"""
"Info: 	Parameter ""port_inclk1"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_locked"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_pfdena"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_phasecounterselect"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_phasedone"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_phasestep"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_phaseupdown"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_pllena"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scanaclr"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scanclk"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scanclkena"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scandata"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scandataout"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scandone"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scanread"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scanwrite"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clk0"" = ""PORT_USED"""
"Info: 	Parameter ""port_clk1"" = ""PORT_USED"""
"Info: 	Parameter ""port_clk2"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clk3"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clk4"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clk5"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkena0"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkena1"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkena2"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkena3"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkena4"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkena5"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_extclk0"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_extclk1"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_extclk2"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_extclk3"" = ""PORT_UNUSED"""
"Info: 	Parameter ""width_clock"" = ""5"""
"Info: Found 1 design units, including 1 entities, in source file db/pll_2_altpll.v"
Info: 	Found entity 1: pll_2_altpll
"Info: Elaborating entity ""pll_2_altpll"" for hierarchy ""pll_2:inst6|altpll:altpll_component|pll_2_altpll:auto_generated"""
"Info: Elaborating entity ""pll_1"" for hierarchy ""pll_1:inst1"""
"Info: Elaborating entity ""altpll"" for hierarchy ""pll_1:inst1|altpll:altpll_component"""
"Info: Elaborated megafunction instantiation ""pll_1:inst1|altpll:altpll_component"""
"Info: Instantiated megafunction ""pll_1:inst1|altpll:altpll_component"" with the following parameter:"
"Info: 	Parameter ""bandwidth_type"" = ""AUTO"""
"Info: 	Parameter ""clk0_divide_by"" = ""6"""
"Info: 	Parameter ""clk0_duty_cycle"" = ""50"""
"Info: 	Parameter ""clk0_multiply_by"" = ""25"""
"Info: 	Parameter ""clk0_phase_shift"" = ""0"""
"Info: 	Parameter ""clk1_divide_by"" = ""12"""
"Info: 	Parameter ""clk1_duty_cycle"" = ""50"""
"Info: 	Parameter ""clk1_multiply_by"" = ""25"""
"Info: 	Parameter ""clk1_phase_shift"" = ""0"""
"Info: 	Parameter ""clk2_divide_by"" = ""3"""
"Info: 	Parameter ""clk2_duty_cycle"" = ""50"""
"Info: 	Parameter ""clk2_multiply_by"" = ""2"""
"Info: 	Parameter ""clk2_phase_shift"" = ""0"""
"Info: 	Parameter ""clk3_divide_by"" = ""12"""
"Info: 	Parameter ""clk3_duty_cycle"" = ""50"""
"Info: 	Parameter ""clk3_multiply_by"" = ""1"""
"Info: 	Parameter ""clk3_phase_shift"" = ""0"""
"Info: 	Parameter ""compensate_clock"" = ""CLK0"""
"Info: 	Parameter ""inclk0_input_frequency"" = ""20833"""
"Info: 	Parameter ""intended_device_family"" = ""Cyclone 10 LP"""
"Info: 	Parameter ""lpm_hint"" = ""CBX_MODULE_PREFIX=pll_1"""
"Info: 	Parameter ""lpm_type"" = ""altpll"""
"Info: 	Parameter ""operation_mode"" = ""NORMAL"""
"Info: 	Parameter ""pll_type"" = ""AUTO"""
"Info: 	Parameter ""port_activeclock"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_areset"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkbad0"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkbad1"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkloss"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkswitch"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_configupdate"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_fbin"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_inclk0"" = ""PORT_USED"""
"Info: 	Parameter ""port_inclk1"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_locked"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_pfdena"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_phasecounterselect"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_phasedone"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_phasestep"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_phaseupdown"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_pllena"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scanaclr"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scanclk"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scanclkena"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scandata"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scandataout"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scandone"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scanread"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_scanwrite"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clk0"" = ""PORT_USED"""
"Info: 	Parameter ""port_clk1"" = ""PORT_USED"""
"Info: 	Parameter ""port_clk2"" = ""PORT_USED"""
"Info: 	Parameter ""port_clk3"" = ""PORT_USED"""
"Info: 	Parameter ""port_clk4"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clk5"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkena0"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkena1"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkena2"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkena3"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkena4"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_clkena5"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_extclk0"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_extclk1"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_extclk2"" = ""PORT_UNUSED"""
"Info: 	Parameter ""port_extclk3"" = ""PORT_UNUSED"""
"Info: 	Parameter ""width_clock"" = ""5"""
"Info: Found 1 design units, including 1 entities, in source file db/pll_1_altpll.v"
Info: 	Found entity 1: pll_1_altpll
"Info: Elaborating entity ""pll_1_altpll"" for hierarchy ""pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated"""
"Warning: Using design file volume_ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project"
Info: 	Found design unit 1: volume_ctrl-behavior
Info: 	Found entity 1: volume_ctrl
"Info: Elaborating entity ""volume_ctrl"" for hierarchy ""volume_ctrl:inst34"""
"Warning: Using design file audio_sum.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project"
Info: 	Found design unit 1: audio_sum-behavior
Info: 	Found entity 1: audio_sum
"Info: Elaborating entity ""audio_sum"" for hierarchy ""audio_sum:inst32"""
"Warning: Using design file volume_ctrl_stereo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project"
Info: 	Found design unit 1: volume_ctrl_stereo-behavior
Info: 	Found entity 1: volume_ctrl_stereo
"Info: Elaborating entity ""volume_ctrl_stereo"" for hierarchy ""volume_ctrl_stereo:inst25"""
"Info: Elaborating entity ""ultranet_demux"" for hierarchy ""ultranet_demux:inst9"""
"Info: Elaborating entity ""i2s_ultranet_rx"" for hierarchy ""i2s_ultranet_rx:inst8"""
"Info: Elaborating entity ""aes3rx"" for hierarchy ""aes3rx:inst7"""
"Info: Elaborating entity ""RS232_Decoder"" for hierarchy ""RS232_Decoder:inst3"""
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(127): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(127): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(132): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(132): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(137): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(137): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(142): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(142): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(147): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(147): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(152): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(152): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(157): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(157): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(162): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(162): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(167): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(167): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(172): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(172): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(177): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(177): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(182): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(182): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(187): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(187): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(192): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(192): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(197): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(197): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(202): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(202): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(207): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(207): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(213): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(213): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(218): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(218): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(223): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(223): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(228): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(228): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(233): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(233): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(238): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(238): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(243): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(243): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(248): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(248): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(253): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(253): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(258): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(258): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(263): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(263): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(268): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(268): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(273): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(273): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(278): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(278): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(283): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(283): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(288): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(288): ignored assignment of value to null range
Warning: VHDL Subtype or Type Declaration warning at RS232_Decoder.vhdl(293): subtype or type has null range
Warning: VHDL warning at RS232_Decoder.vhdl(293): ignored assignment of value to null range
"Info: Elaborating entity ""RS232_Interface"" for hierarchy ""RS232_Interface:inst2"""
"Info: Elaborating entity ""uart_tx_clk"" for hierarchy ""uart_tx_clk:inst10"""
"Info: Elaborating entity ""LPM_CONSTANT"" for hierarchy ""LPM_CONSTANT:fpga_version"""
"Info: Elaborated megafunction instantiation ""LPM_CONSTANT:fpga_version"""
"Info: Instantiated megafunction ""LPM_CONSTANT:fpga_version"" with the following parameter:"
"Info: 	Parameter ""LPM_CVALUE"" = ""100"""
"Info: 	Parameter ""LPM_WIDTH"" = ""8"""
"Info: Elaborating entity ""i2s_mclk"" for hierarchy ""i2s_mclk:inst16"""
"Info: Elaborating entity ""i2s_lrclk"" for hierarchy ""i2s_lrclk:inst13"""
"Info: Elaborating entity ""i2s_bclk"" for hierarchy ""i2s_bclk:inst15"""
"Info: Elaborating entity ""i2s_tx"" for hierarchy ""i2s_tx:inst12"""
"Warning: Using design file dac_pdm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project"
Info: 	Found design unit 1: dac_pdm-Behavioral
Info: 	Found entity 1: dac_pdm
"Info: Elaborating entity ""dac_pdm"" for hierarchy ""dac_pdm:inst36"""
Info: Inferred 20 megafunctions from design logic
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl:inst34|Mult0"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl:inst35|Mult0"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst24|Mult0"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst24|Mult1"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst23|Mult0"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst22|Mult0"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst23|Mult1"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst22|Mult1"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst21|Mult0"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst20|Mult0"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst21|Mult1"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst20|Mult1"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst19|Mult0"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst18|Mult0"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst17|Mult0"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst11|Mult0"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst19|Mult1"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst18|Mult1"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst17|Mult1"""
"Info: 	Inferred multiplier megafunction (""lpm_mult"") from the following logic: ""volume_ctrl_stereo:inst11|Mult1"""
"Info: Elaborated megafunction instantiation ""volume_ctrl:inst34|lpm_mult:Mult0"""
"Info: Instantiated megafunction ""volume_ctrl:inst34|lpm_mult:Mult0"" with the following parameter:"
"Info: 	Parameter ""LPM_WIDTHA"" = ""24"""
"Info: 	Parameter ""LPM_WIDTHB"" = ""24"""
"Info: 	Parameter ""LPM_WIDTHP"" = ""48"""
"Info: 	Parameter ""LPM_WIDTHR"" = ""48"""
"Info: 	Parameter ""LPM_WIDTHS"" = ""1"""
"Info: 	Parameter ""LPM_REPRESENTATION"" = ""SIGNED"""
"Info: 	Parameter ""INPUT_A_IS_CONSTANT"" = ""NO"""
"Info: 	Parameter ""INPUT_B_IS_CONSTANT"" = ""NO"""
"Info: 	Parameter ""MAXIMIZE_SPEED"" = ""5"""
"Info: Found 1 design units, including 1 entities, in source file db/mult_16t.tdf"
Info: 	Found entity 1: mult_16t
Info: Converted 24 DSP block slices
Info: 	Used 70 DSP blocks before DSP block balancing
Info: 	Converted the following 24 DSP block slices to logic elements
Info: 	Used 56 DSP blocks after DSP block balancing
"Info: Elaborated megafunction instantiation ""volume_ctrl:inst34|lpm_mult:Mult0|mult_16t:auto_generated|alt_mac_mult:mac_mult7"""
"Info: Instantiated megafunction ""volume_ctrl:inst34|lpm_mult:Mult0|mult_16t:auto_generated|alt_mac_mult:mac_mult7"" with the following parameter:"
"Info: 	Parameter ""MULT_REPRESENTATION_A"" = ""SIGNED"""
"Info: 	Parameter ""MULT_REPRESENTATION_B"" = ""SIGNED"""
"Info: 	Parameter ""MULT_PIPELINE"" = ""0"""
"Info: 	Parameter ""MULT_CLOCK"" = ""NONE"""
"Info: 	Parameter ""MULT_CLEAR"" = ""NONE"""
"Info: 	Parameter ""MULT_INPUT_A_IS_CONSTANT"" = ""NO"""
"Info: 	Parameter ""MULT_INPUT_B_IS_CONSTANT"" = ""NO"""
"Info: 	Parameter ""dataa_width"" = ""6"""
"Info: 	Parameter ""datab_width"" = ""6"""
"Info: 	Parameter ""output_width"" = ""12"""
"Info: 	Parameter ""dataa_clock"" = ""NONE"""
"Info: 	Parameter ""datab_clock"" = ""NONE"""
"Info: 	Parameter ""signa_clock"" = ""NONE"""
"Info: 	Parameter ""signb_clock"" = ""NONE"""
"Info: 	Parameter ""output_clock"" = ""NONE"""
"Info: 	Parameter ""dataa_clear"" = ""NONE"""
"Info: 	Parameter ""datab_clear"" = ""NONE"""
"Info: 	Parameter ""signa_clear"" = ""NONE"""
"Info: 	Parameter ""signb_clear"" = ""NONE"""
"Info: 	Parameter ""output_clear"" = ""NONE"""
"Info: Found 1 design units, including 1 entities, in source file db/mac_mult_a6h1.tdf"
Info: 	Found entity 1: mac_mult_a6h1
"Info: Found 1 design units, including 1 entities, in source file db/mult_4do.tdf"
Info: 	Found entity 1: mult_4do
"Info: Elaborated megafunction instantiation ""volume_ctrl:inst34|lpm_mult:Mult0|mult_16t:auto_generated|alt_mac_out:mac_out8"""
"Info: Instantiated megafunction ""volume_ctrl:inst34|lpm_mult:Mult0|mult_16t:auto_generated|alt_mac_out:mac_out8"" with the following parameter:"
"Info: 	Parameter ""OPERATION_MODE"" = ""OUTPUT_ONLY"""
"Info: 	Parameter ""dataa_width"" = ""12"""
"Info: 	Parameter ""datab_width"" = ""0"""
"Info: 	Parameter ""datac_width"" = ""0"""
"Info: 	Parameter ""datad_width"" = ""0"""
"Info: 	Parameter ""output_width"" = ""12"""
"Info: 	Parameter ""signa_clock"" = ""NONE"""
"Info: 	Parameter ""signb_clock"" = ""NONE"""
"Info: 	Parameter ""addnsub0_clock"" = ""NONE"""
"Info: 	Parameter ""addnsub1_clock"" = ""NONE"""
"Info: 	Parameter ""zeroacc_clock"" = ""NONE"""
"Info: 	Parameter ""first_adder0_clock"" = ""NONE"""
"Info: 	Parameter ""first_adder1_clock"" = ""NONE"""
"Info: 	Parameter ""output_clock"" = ""NONE"""
"Info: 	Parameter ""signa_clear"" = ""NONE"""
"Info: 	Parameter ""signb_clear"" = ""NONE"""
"Info: 	Parameter ""addnsub0_clear"" = ""NONE"""
"Info: 	Parameter ""addnsub1_clear"" = ""NONE"""
"Info: 	Parameter ""zeroacc_clear"" = ""NONE"""
"Info: 	Parameter ""first_adder0_clear"" = ""NONE"""
"Info: 	Parameter ""first_adder1_clear"" = ""NONE"""
"Info: 	Parameter ""output_clear"" = ""NONE"""
"Info: 	Parameter ""signa_pipeline_clock"" = ""NONE"""
"Info: 	Parameter ""signb_pipeline_clock"" = ""NONE"""
"Info: 	Parameter ""addnsub0_pipeline_clock"" = ""NONE"""
"Info: 	Parameter ""addnsub1_pipeline_clock"" = ""NONE"""
"Info: 	Parameter ""zeroacc_pipeline_clock"" = ""NONE"""
"Info: 	Parameter ""signa_pipeline_clear"" = ""NONE"""
"Info: 	Parameter ""signb_pipeline_clear"" = ""NONE"""
"Info: 	Parameter ""addnsub0_pipeline_clear"" = ""NONE"""
"Info: 	Parameter ""addnsub1_pipeline_clear"" = ""NONE"""
"Info: 	Parameter ""zeroacc_pipeline_clear"" = ""NONE"""
"Info: Found 1 design units, including 1 entities, in source file db/mac_out_fr82.tdf"
Info: 	Found entity 1: mac_out_fr82
"Info: Elaborated megafunction instantiation ""volume_ctrl:inst34|lpm_mult:Mult0|mult_16t:auto_generated|alt_mac_mult:mac_mult3"""
"Info: Instantiated megafunction ""volume_ctrl:inst34|lpm_mult:Mult0|mult_16t:auto_generated|alt_mac_mult:mac_mult3"" with the following parameter:"
"Info: 	Parameter ""MULT_REPRESENTATION_A"" = ""UNSIGNED"""
"Info: 	Parameter ""MULT_REPRESENTATION_B"" = ""SIGNED"""
"Info: 	Parameter ""MULT_PIPELINE"" = ""0"""
"Info: 	Parameter ""MULT_CLOCK"" = ""NONE"""
"Info: 	Parameter ""MULT_CLEAR"" = ""NONE"""
"Info: 	Parameter ""MULT_INPUT_A_IS_CONSTANT"" = ""NO"""
"Info: 	Parameter ""MULT_INPUT_B_IS_CONSTANT"" = ""NO"""
"Info: 	Parameter ""dataa_width"" = ""18"""
"Info: 	Parameter ""datab_width"" = ""6"""
"Info: 	Parameter ""output_width"" = ""24"""
"Info: 	Parameter ""dataa_clock"" = ""NONE"""
"Info: 	Parameter ""datab_clock"" = ""NONE"""
"Info: 	Parameter ""signa_clock"" = ""NONE"""
"Info: 	Parameter ""signb_clock"" = ""NONE"""
"Info: 	Parameter ""output_clock"" = ""NONE"""
"Info: 	Parameter ""dataa_clear"" = ""NONE"""
"Info: 	Parameter ""datab_clear"" = ""NONE"""
"Info: 	Parameter ""signa_clear"" = ""NONE"""
"Info: 	Parameter ""signb_clear"" = ""NONE"""
"Info: 	Parameter ""output_clear"" = ""NONE"""
"Info: Found 1 design units, including 1 entities, in source file db/mac_mult_m2h1.tdf"
Info: 	Found entity 1: mac_mult_m2h1
"Info: Found 1 design units, including 1 entities, in source file db/mult_seo.tdf"
Info: 	Found entity 1: mult_seo
"Info: Elaborated megafunction instantiation ""volume_ctrl:inst34|lpm_mult:Mult0|mult_16t:auto_generated|alt_mac_out:mac_out4"""
"Info: Instantiated megafunction ""volume_ctrl:inst34|lpm_mult:Mult0|mult_16t:auto_generated|alt_mac_out:mac_out4"" with the following parameter:"
"Info: 	Parameter ""OPERATION_MODE"" = ""OUTPUT_ONLY"""
"Info: 	Parameter ""dataa_width"" = ""24"""
"Info: 	Parameter ""datab_width"" = ""0"""
"Info: 	Parameter ""datac_width"" = ""0"""
"Info: 	Parameter ""datad_width"" = ""0"""
"Info: 	Parameter ""output_width"" = ""24"""
"Info: 	Parameter ""signa_clock"" = ""NONE"""
"Info: 	Parameter ""signb_clock"" = ""NONE"""
"Info: 	Parameter ""addnsub0_clock"" = ""NONE"""
"Info: 	Parameter ""addnsub1_clock"" = ""NONE"""
"Info: 	Parameter ""zeroacc_clock"" = ""NONE"""
"Info: 	Parameter ""first_adder0_clock"" = ""NONE"""
"Info: 	Parameter ""first_adder1_clock"" = ""NONE"""
"Info: 	Parameter ""output_clock"" = ""NONE"""
"Info: 	Parameter ""signa_clear"" = ""NONE"""
"Info: 	Parameter ""signb_clear"" = ""NONE"""
"Info: 	Parameter ""addnsub0_clear"" = ""NONE"""
"Info: 	Parameter ""addnsub1_clear"" = ""NONE"""
"Info: 	Parameter ""zeroacc_clear"" = ""NONE"""
"Info: 	Parameter ""first_adder0_clear"" = ""NONE"""
"Info: 	Parameter ""first_adder1_clear"" = ""NONE"""
"Info: 	Parameter ""output_clear"" = ""NONE"""
"Info: 	Parameter ""signa_pipeline_clock"" = ""NONE"""
"Info: 	Parameter ""signb_pipeline_clock"" = ""NONE"""
"Info: 	Parameter ""addnsub0_pipeline_clock"" = ""NONE"""
"Info: 	Parameter ""addnsub1_pipeline_clock"" = ""NONE"""
"Info: 	Parameter ""zeroacc_pipeline_clock"" = ""NONE"""
"Info: 	Parameter ""signa_pipeline_clear"" = ""NONE"""
"Info: 	Parameter ""signb_pipeline_clear"" = ""NONE"""
"Info: 	Parameter ""addnsub0_pipeline_clear"" = ""NONE"""
"Info: 	Parameter ""addnsub1_pipeline_clear"" = ""NONE"""
"Info: 	Parameter ""zeroacc_pipeline_clear"" = ""NONE"""
"Info: Found 1 design units, including 1 entities, in source file db/mac_out_lr82.tdf"
Info: 	Found entity 1: mac_out_lr82
"Info: Elaborated megafunction instantiation ""volume_ctrl:inst34|lpm_mult:Mult0|mult_16t:auto_generated|alt_mac_mult:mac_mult5"""
"Info: Instantiated megafunction ""volume_ctrl:inst34|lpm_mult:Mult0|mult_16t:auto_generated|alt_mac_mult:mac_mult5"" with the following parameter:"
"Info: 	Parameter ""MULT_REPRESENTATION_A"" = ""SIGNED"""
"Info: 	Parameter ""MULT_REPRESENTATION_B"" = ""UNSIGNED"""
"Info: 	Parameter ""MULT_PIPELINE"" = ""0"""
"Info: 	Parameter ""MULT_CLOCK"" = ""NONE"""
"Info: 	Parameter ""MULT_CLEAR"" = ""NONE"""
"Info: 	Parameter ""MULT_INPUT_A_IS_CONSTANT"" = ""NO"""
"Info: 	Parameter ""MULT_INPUT_B_IS_CONSTANT"" = ""NO"""
"Info: 	Parameter ""dataa_width"" = ""6"""
"Info: 	Parameter ""datab_width"" = ""18"""
"Info: 	Parameter ""output_width"" = ""24"""
"Info: 	Parameter ""dataa_clock"" = ""NONE"""
"Info: 	Parameter ""datab_clock"" = ""NONE"""
"Info: 	Parameter ""signa_clock"" = ""NONE"""
"Info: 	Parameter ""signb_clock"" = ""NONE"""
"Info: 	Parameter ""output_clock"" = ""NONE"""
"Info: 	Parameter ""dataa_clear"" = ""NONE"""
"Info: 	Parameter ""datab_clear"" = ""NONE"""
"Info: 	Parameter ""signa_clear"" = ""NONE"""
"Info: 	Parameter ""signb_clear"" = ""NONE"""
"Info: 	Parameter ""output_clear"" = ""NONE"""
"Info: Found 1 design units, including 1 entities, in source file db/mac_mult_n2h1.tdf"
Info: 	Found entity 1: mac_mult_n2h1
"Info: Found 1 design units, including 1 entities, in source file db/mult_teo.tdf"
Info: 	Found entity 1: mult_teo
Info: Ignored 5084 buffer(s)
Info: 	Ignored 96 CARRY_SUM buffer(s)
Info: 	Ignored 4988 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
"Warning: 	Pin ""bMKR_D15"" is stuck at GND"
"Warning: 	Pin ""bMKR_D16"" is stuck at GND"
"Warning: 	Pin ""bMKR_D17"" is stuck at GND"
"Warning: 	Pin ""bMKR_D18"" is stuck at GND"
"Warning: 	Pin ""bMKR_D19"" is stuck at GND"
"Warning: 	Pin ""bMKR_D20"" is stuck at GND"
"Warning: 	Pin ""bMKR_D7"" is stuck at GND"
Info: Timing-Driven Synthesis is running
Info: 350 registers lost all their fanouts during netlist optimizations.
"Warning: PLL ""pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|pll1"" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected"
Info: Starting physical synthesis optimizations for speed
Info: Reading SDC File: 'UltranetReceiver.sdc'
Warning: Ignored filter at UltranetReceiver.sdc(16): inst1|altpll_component|auto_generated|pll1|clk[1] could not be matched with a pin
Warning: Ignored create_generated_clock at UltranetReceiver.sdc(16): Argument <targets> is an empty collection
Info: 	create_generated_clock -name {inst1|altpll_component|auto_generated|pll1|clk[1]} -source [get_pins {inst1|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50/1 -phase 0.00 -multiply_by 25 -divide_by 12 -master_clock {iCLK} [get_pins {inst1|altpll_component|auto_generated|pll1|clk[1]}] 
Warning: Ignored filter at UltranetReceiver.sdc(21): inst6|altpll_component|auto_generated|pll2|inclk[0] could not be matched with a pin
Warning: Ignored filter at UltranetReceiver.sdc(21): inst6|altpll_component|auto_generated|pll2|clk[0] could not be matched with a pin
Warning: Ignored create_generated_clock at UltranetReceiver.sdc(21): Argument <targets> is an empty collection
Info: 	create_generated_clock -name {inst6|altpll_component|auto_generated|pll2|clk[0]} -source [get_pins {inst6|altpll_component|auto_generated|pll2|inclk[0]}] -duty_cycle 50/1 -phase 0.00 -multiply_by 24 -divide_by 125 -master_clock {iCLK} [get_pins {inst6|altpll_component|auto_generated|pll2|clk[0]}] 
Warning: Ignored create_generated_clock at UltranetReceiver.sdc(21): Argument -source is an empty collection
Info: Clock uncertainty is not calculated until you update the timing netlist.
Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning: PLL cross checking found inconsistent PLL clock settings:
Warning: 	Node: inst6|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250
Warning: 	Node: inst6|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 4 clocks
Info: 	  Period   Clock Name
Info: 	======== ============
Info: 	  20.833         iCLK
Info: 	   4.999 inst1|altpll_component|auto_generated|pll1|clk[0]
Info: 	  31.249 inst1|altpll_component|auto_generated|pll1|clk[2]
Info: 	 249.996 inst1|altpll_component|auto_generated|pll1|clk[3]
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 1996 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 109 ps
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info: Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.map.json_files/
Info: Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.flow.json_files/
"Info: Generating hard_block partition ""hard_block:auto_generated_inst"""
"Info: 	Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL"
Info: Optimize away 19 nodes that do not fanout to OUTPUT or BIDIR pins
"Info: 	Node: ""RS232_Decoder:inst3|PayloadSum[3]"""
"Info: 	Node: ""RS232_Decoder:inst3|PayloadSum[2]"""
"Info: 	Node: ""RS232_Decoder:inst3|PayloadSum[1]"""
"Info: 	Node: ""RS232_Decoder:inst3|PayloadSum[0]"""
"Info: 	Node: ""RS232_Decoder:inst3|b2[6]"""
"Info: 	Node: ""RS232_Decoder:inst3|b2[3]"""
"Info: 	Node: ""RS232_Decoder:inst3|b2[4]"""
"Info: 	Node: ""RS232_Decoder:inst3|b2[5]"""
"Info: 	Node: ""RS232_Decoder:inst3|ErrorCheckWord[2]"""
"Info: 	Node: ""RS232_Decoder:inst3|ErrorCheckWord[3]"""
"Info: 	Node: ""RS232_Decoder:inst3|ErrorCheckWord[10]"""
"Info: 	Node: ""RS232_Decoder:inst3|ErrorCheckWord[11]"""
"Info: 	Node: ""RS232_Decoder:inst3|ErrorCheckWord[12]"""
"Info: 	Node: ""RS232_Decoder:inst3|ErrorCheckWord[13]"""
"Info: 	Node: ""RS232_Decoder:inst3|ErrorCheckWord[0]"""
"Info: 	Node: ""RS232_Decoder:inst3|ErrorCheckWord[1]"""
Info: Implemented 5611 device resources after synthesis - the final resource count might be different
Info: 	Implemented 4 input pins
Info: 	Implemented 13 output pins
Info: 	Implemented 5480 logic cells
Info: 	Implemented 2 PLLs
Info: 	Implemented 112 DSP elements
Info: Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.map.json_files/
Info: Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.flow.json_files/
"Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings"
Info: 	Peak virtual memory: 5026 megabytes
Info: 	Processing ended: Tue Jun 18 11:30:47 2024
Info: 	Elapsed time: 00:00:19
Info: 	Total CPU time (on all processors): 00:00:11
Info: *******************************************************************
Info: Running Quartus Prime Fitter
Info: 	Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
Info: 	Processing started: Tue Jun 18 11:30:47 2024
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off UltranetReceiver -c UltranetReceiver
Info: qfit2_default_script.tcl version: #1
Info: Project  = UltranetReceiver
Info: Revision = UltranetReceiver
Info: Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 14 of the 14 processors detected
"Info: Selected device 10CL016YU256C8G for design ""UltranetReceiver"""
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
"Info: Implemented PLL ""pll_2:inst6|altpll:altpll_component|pll_2_altpll:auto_generated|pll1"" as Cyclone 10 LP PLL type"
"Info: 	Implementing clock multiplication of 24, clock division of 125, and phase shift of 0 degrees (0 ps) for pll_2:inst6|altpll:altpll_component|pll_2_altpll:auto_generated|wire_pll1_clk[0] port"
"Info: 	Implementing clock multiplication of 3, clock division of 20, and phase shift of 0 degrees (0 ps) for pll_2:inst6|altpll:altpll_component|pll_2_altpll:auto_generated|wire_pll1_clk[1] port"
"Info: Implemented PLL ""pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|pll1"" as Cyclone 10 LP PLL type"
"Info: 	Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[0] port"
"Info: 	Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[2] port"
"Info: 	Implementing clock multiplication of 1, clock division of 12, and phase shift of 0 degrees (0 ps) for pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[3] port"
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
"Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices"
Info: 	Device 10CL006YU256C8G is compatible
Info: 	Device 10CL010YU256C8G is compatible
Info: 	Device 10CL025YU256C8G is compatible
Info: Fitter converted 4 user pins into dedicated programming pins
Info: 	Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
Info: 	Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
Info: 	Pin ~ALTERA_DCLK~ is reserved at location H1
Info: 	Pin ~ALTERA_DATA0~ is reserved at location H2
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
"Info: Implemented PLL ""pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|pll1"" as Cyclone 10 LP PLL type"
"Info: 	Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[0] port"
"Info: 	Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[2] port"
"Info: 	Implementing clock multiplication of 1, clock division of 12, and phase shift of 0 degrees (0 ps) for pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[3] port"
"Info: Implemented PLL ""pll_2:inst6|altpll:altpll_component|pll_2_altpll:auto_generated|pll1"" as Cyclone 10 LP PLL type"
"Info: 	Implementing clock multiplication of 24, clock division of 125, and phase shift of 0 degrees (0 ps) for pll_2:inst6|altpll:altpll_component|pll_2_altpll:auto_generated|wire_pll1_clk[0] port"
"Info: 	Implementing clock multiplication of 3, clock division of 20, and phase shift of 0 degrees (0 ps) for pll_2:inst6|altpll:altpll_component|pll_2_altpll:auto_generated|wire_pll1_clk[1] port"
Info: Reading SDC File: 'UltranetReceiver.sdc'
Warning: Ignored filter at UltranetReceiver.sdc(16): inst1|altpll_component|auto_generated|pll1|clk[1] could not be matched with a pin
Warning: Ignored create_generated_clock at UltranetReceiver.sdc(16): Argument <targets> is an empty collection
Info: 	create_generated_clock -name {inst1|altpll_component|auto_generated|pll1|clk[1]} -source [get_pins {inst1|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50/1 -phase 0.00 -multiply_by 25 -divide_by 12 -master_clock {iCLK} [get_pins {inst1|altpll_component|auto_generated|pll1|clk[1]}] 
Warning: Ignored filter at UltranetReceiver.sdc(21): inst6|altpll_component|auto_generated|pll2|inclk[0] could not be matched with a pin
Warning: Ignored filter at UltranetReceiver.sdc(21): inst6|altpll_component|auto_generated|pll2|clk[0] could not be matched with a pin
Warning: Ignored create_generated_clock at UltranetReceiver.sdc(21): Argument <targets> is an empty collection
Info: 	create_generated_clock -name {inst6|altpll_component|auto_generated|pll2|clk[0]} -source [get_pins {inst6|altpll_component|auto_generated|pll2|inclk[0]}] -duty_cycle 50/1 -phase 0.00 -multiply_by 24 -divide_by 125 -master_clock {iCLK} [get_pins {inst6|altpll_component|auto_generated|pll2|clk[0]}] 
Warning: Ignored create_generated_clock at UltranetReceiver.sdc(21): Argument -source is an empty collection
Info: Clock uncertainty is not calculated until you update the timing netlist.
Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning: PLL cross checking found inconsistent PLL clock settings:
Warning: 	Node: inst6|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250
Warning: 	Node: inst6|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 4 clocks
Info: 	  Period   Clock Name
Info: 	======== ============
Info: 	  20.833         iCLK
Info: 	   4.999 inst1|altpll_component|auto_generated|pll1|clk[0]
Info: 	  31.249 inst1|altpll_component|auto_generated|pll1|clk[2]
Info: 	 249.996 inst1|altpll_component|auto_generated|pll1|clk[3]
"Info: Automatically promoted node iCLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p))"
Info: 	Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info: Automatically promoted node pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
Info: 	Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_1)
Info: 	Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C1 of PLL_1)
Info: 	Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node pll_2:inst6|altpll:altpll_component|pll_2_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_3)
Info: 	Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info: Automatically promoted node pll_2:inst6|altpll:altpll_component|pll_2_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_3)
Info: 	Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info: Starting register packing
Info: Finished register packing
"Warning: PLL ""pll_2:inst6|altpll:altpll_component|pll_2_altpll:auto_generated|pll1"" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input"
"Info: 	Input port INCLK[0] of node ""pll_2:inst6|altpll:altpll_component|pll_2_altpll:auto_generated|pll1"" is driven by pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[2]~clkctrl which is OUTCLK output port of Clock control block type node pll_1:inst1|altpll:altpll_component|pll_1_altpll:auto_generated|wire_pll1_clk[2]~clkctrl"
Info: Starting physical synthesis optimizations for speed
Info: Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Warning: Ignored locations or region assignments to the following nodes
"Warning: 	Node ""bMKR_D2"" is assigned to location or region, but does not exist in design"
Info: Fitter preparation operations ending: elapsed time is 00:00:03
Info: Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:09
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 13% of the available device resources
Info: 	Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19
Info: Fitter routing operations ending: elapsed time is 00:00:13
Info: Total time spent on timing analysis during the Fitter is 2.27 seconds.
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Fitter post-fit operations ending: elapsed time is 00:00:02
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
"Warning: 4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems."
Info: 	Pin iCLK uses I/O standard 3.3-V LVTTL at E2
Info: 	Pin bMKR_D14 uses I/O standard 3.3-V LVTTL at A13
Info: 	Pin bMKR_D1 uses I/O standard 3.3-V LVTTL at N3
Info: 	Pin bMKR_D0 uses I/O standard 3.3-V LVTTL at G1
Info: Generated suppressed messages file C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/output_files/UltranetReceiver.fit.smsg
Info: Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.fit.json_files/
Info: Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.flow.json_files/
"Info: Quartus Prime Fitter was successful. 0 errors, 17 warnings"
Info: 	Peak virtual memory: 6431 megabytes
Info: 	Processing ended: Tue Jun 18 11:31:19 2024
Info: 	Elapsed time: 00:00:32
Info: 	Total CPU time (on all processors): 00:00:19
Info: *******************************************************************
Info: Running Quartus Prime Assembler
Info: 	Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
Info: 	Processing started: Tue Jun 18 11:31:20 2024
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off UltranetReceiver -c UltranetReceiver
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
"Info: Created JAM or JBC file for the specified chain: 
Device 1 (10CL016YU256; C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/output_files/UltranetReceiver.sof)"
"Info: Created JAM or JBC file for the specified chain: 
Device 1 (10CL016YU256; C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/output_files/UltranetReceiver.sof)"
"Info: Quartus Prime Assembler was successful. 0 errors, 1 warning"
Info: 	Peak virtual memory: 4728 megabytes
Info: 	Processing ended: Tue Jun 18 11:31:23 2024
Info: 	Elapsed time: 00:00:03
Info: 	Total CPU time (on all processors): 00:00:01
Info: Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
Info: 	Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
Info: 	Processing started: Tue Jun 18 11:31:24 2024
Info: Command: quartus_sta UltranetReceiver -c UltranetReceiver
Info: qsta_default_script.tcl version: #1
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 14 of the 14 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'UltranetReceiver.sdc'
Warning: Ignored filter at UltranetReceiver.sdc(16): inst1|altpll_component|auto_generated|pll1|clk[1] could not be matched with a pin
Warning: Ignored create_generated_clock at UltranetReceiver.sdc(16): Argument <targets> is an empty collection
Info: 	create_generated_clock -name {inst1|altpll_component|auto_generated|pll1|clk[1]} -source [get_pins {inst1|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50/1 -phase 0.00 -multiply_by 25 -divide_by 12 -master_clock {iCLK} [get_pins {inst1|altpll_component|auto_generated|pll1|clk[1]}] 
Warning: Ignored filter at UltranetReceiver.sdc(21): inst6|altpll_component|auto_generated|pll2|inclk[0] could not be matched with a pin
Warning: Ignored filter at UltranetReceiver.sdc(21): inst6|altpll_component|auto_generated|pll2|clk[0] could not be matched with a pin
Warning: Ignored create_generated_clock at UltranetReceiver.sdc(21): Argument <targets> is an empty collection
Info: 	create_generated_clock -name {inst6|altpll_component|auto_generated|pll2|clk[0]} -source [get_pins {inst6|altpll_component|auto_generated|pll2|inclk[0]}] -duty_cycle 50/1 -phase 0.00 -multiply_by 24 -divide_by 125 -master_clock {iCLK} [get_pins {inst6|altpll_component|auto_generated|pll2|clk[0]}] 
Warning: Ignored create_generated_clock at UltranetReceiver.sdc(21): Argument -source is an empty collection
Info: Clock uncertainty is not calculated until you update the timing netlist.
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning: PLL cross checking found inconsistent PLL clock settings:
Warning: 	Node: inst6|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250
Warning: 	Node: inst6|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Warning: Timing requirements not met
"Info: 	For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer."
Info: Worst-case setup slack is -40.937
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	  -40.937           -2685.395 inst1|altpll_component|auto_generated|pll1|clk[2] 
Info: 	    0.169               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: 	   15.898               0.000 iCLK 
Info: 	  244.327               0.000 inst1|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case hold slack is 0.432
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.432               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: 	    0.454               0.000 inst1|altpll_component|auto_generated|pll1|clk[3] 
Info: 	    0.455               0.000 iCLK 
Info: 	    0.455               0.000 inst1|altpll_component|auto_generated|pll1|clk[2] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -0.001
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   -0.001              -0.732 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: 	   10.130               0.000 iCLK 
Info: 	   15.292               0.000 inst1|altpll_component|auto_generated|pll1|clk[2] 
Info: 	  124.648               0.000 inst1|altpll_component|auto_generated|pll1|clk[3] 
Info: Report Metastability: Found 3 synchronizer chains.
Info: 	The design MTBF is not calculated because there are no specified synchronizers in the design.
Info: 	Number of Synchronizer Chains Found: 3
Info: 	Shortest Synchronizer Chain: 2 Registers
Info: 	Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Info: 	Worst Case Available Settling Time: 7.522 ns
Info: 	
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning: PLL cross checking found inconsistent PLL clock settings:
Warning: 	Node: inst6|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250
Warning: 	Node: inst6|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250
Warning: Timing requirements not met
"Info: 	For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer."
Info: Worst-case setup slack is -37.287
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	  -37.287           -2460.838 inst1|altpll_component|auto_generated|pll1|clk[2] 
Info: 	    0.389               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: 	   16.360               0.000 iCLK 
Info: 	  244.579               0.000 inst1|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case hold slack is 0.382
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.382               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: 	    0.403               0.000 iCLK 
Info: 	    0.403               0.000 inst1|altpll_component|auto_generated|pll1|clk[2] 
Info: 	    0.403               0.000 inst1|altpll_component|auto_generated|pll1|clk[3] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -0.001
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   -0.001              -0.732 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: 	   10.147               0.000 iCLK 
Info: 	   15.264               0.000 inst1|altpll_component|auto_generated|pll1|clk[2] 
Info: 	  124.656               0.000 inst1|altpll_component|auto_generated|pll1|clk[3] 
Info: Report Metastability: Found 3 synchronizer chains.
Info: 	The design MTBF is not calculated because there are no specified synchronizers in the design.
Info: 	Number of Synchronizer Chains Found: 3
Info: 	Shortest Synchronizer Chain: 2 Registers
Info: 	Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Info: 	Worst Case Available Settling Time: 7.717 ns
Info: 	
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning: PLL cross checking found inconsistent PLL clock settings:
Warning: 	Node: inst6|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250
Warning: 	Node: inst6|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 31.250
Warning: Timing requirements not met
"Info: 	For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer."
Info: Worst-case setup slack is -17.444
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	  -17.444           -1110.027 inst1|altpll_component|auto_generated|pll1|clk[2] 
Info: 	    2.712               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: 	   18.634               0.000 iCLK 
Info: 	  247.497               0.000 inst1|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case hold slack is 0.178
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.178               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: 	    0.187               0.000 iCLK 
Info: 	    0.187               0.000 inst1|altpll_component|auto_generated|pll1|clk[3] 
Info: 	    0.188               0.000 inst1|altpll_component|auto_generated|pll1|clk[2] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 2.254
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    2.254               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: 	    9.667               0.000 iCLK 
Info: 	   15.364               0.000 inst1|altpll_component|auto_generated|pll1|clk[2] 
Info: 	  124.761               0.000 inst1|altpll_component|auto_generated|pll1|clk[3] 
Info: Report Metastability: Found 3 synchronizer chains.
Info: 	The design MTBF is not calculated because there are no specified synchronizers in the design.
Info: 	Number of Synchronizer Chains Found: 3
Info: 	Shortest Synchronizer Chain: 2 Registers
Info: 	Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Info: 	Worst Case Available Settling Time: 8.904 ns
Info: 	
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.sta.json_files/
Info: Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.flow.json_files/
"Info: Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings"
Info: 	Peak virtual memory: 4953 megabytes
Info: 	Processing ended: Tue Jun 18 11:31:27 2024
Info: 	Elapsed time: 00:00:03
Info: 	Total CPU time (on all processors): 00:00:01
Info: Generated JSON formatted report files in C:/_Development/UltranetReceiver/FPGA/dse/dse1/dse1_base/db/UltranetReceiver.sta.json_files/
"Info: Quartus Prime Full Compilation was successful. 0 errors, 135 warnings"
Info: Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/qsh_flow.tcl was successful
"Info: Quartus Prime Shell was successful. 0 errors, 135 warnings"
Info: 	Peak virtual memory: 4630 megabytes
Info: 	Processing ended: Tue Jun 18 11:31:29 2024
Info: 	Elapsed time: 00:01:03
Info: 	Total CPU time (on all processors): 00:00:02
Info: Compilation finished. 337 msgs
Info: Processing keep results option: all
Info: Completed exploration. Results: 1 passed; 0 failed.
Info: Processing ended: Tue Jun 18 11:32:51 2024
Info: Elapsed time: 0:02:49
