{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715415022793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715415022793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 16:10:22 2024 " "Processing started: Sat May 11 16:10:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715415022793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715415022793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_oscilloscope -c FPGA_oscilloscope" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715415022793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1715415023125 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Uart uart.v(8) " "Verilog Module Declaration warning at uart.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Uart\"" {  } { { "src/uart.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/uart.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415023197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart " "Found entity 1: Uart" {  } { { "src/uart.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415023197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415023197 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "FPGA_oscilloscope FPGA_oscilloscope.v(13) " "Verilog Module Declaration warning at FPGA_oscilloscope.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"FPGA_oscilloscope\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 13 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415023197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_oscilloscope.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_oscilloscope.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_oscilloscope " "Found entity 1: FPGA_oscilloscope" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415023197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415023197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc0_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc0_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_FIFO " "Found entity 1: ADC0_FIFO" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415023197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415023197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc0_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc0_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_drive " "Found entity 1: ADC0_drive" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415023213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415023213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_oscilloscope " "Elaborating entity \"FPGA_oscilloscope\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715415023354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_drive ADC0_drive:ADC0_drive " "Elaborating entity \"ADC0_drive\" for hierarchy \"ADC0_drive:ADC0_drive\"" {  } { { "src/FPGA_oscilloscope.v" "ADC0_drive" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_FIFO ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO " "Elaborating entity \"ADC0_FIFO\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\"" {  } { { "src/ADC0_drive.v" "ADC0_FIFO" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "scfifo_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 65535 " "Parameter \"almost_full_value\" = \"65535\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 65536 " "Parameter \"lpm_numwords\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 16 " "Parameter \"lpm_widthu\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023544 ""}  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1715415023544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0da1 " "Found entity 1: scfifo_0da1" {  } { { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415023622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415023622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0da1 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated " "Elaborating entity \"scfifo_0da1\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f141 " "Found entity 1: a_dpfifo_f141" {  } { { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415023637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415023637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f141 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo " "Elaborating entity \"a_dpfifo_f141\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\"" {  } { { "db/scfifo_0da1.tdf" "dpfifo" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_rcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_rcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_rcf " "Found entity 1: a_fefifo_rcf" {  } { { "db/a_fefifo_rcf.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_fefifo_rcf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415023669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415023669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_rcf ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|a_fefifo_rcf:fifo_state " "Elaborating entity \"a_fefifo_rcf\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|a_fefifo_rcf:fifo_state\"" {  } { { "db/a_dpfifo_f141.tdf" "fifo_state" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_up7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_up7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_up7 " "Found entity 1: cntr_up7" {  } { { "db/cntr_up7.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_up7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415023747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415023747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_up7 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|a_fefifo_rcf:fifo_state\|cntr_up7:count_usedw " "Elaborating entity \"cntr_up7\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|a_fefifo_rcf:fifo_state\|cntr_up7:count_usedw\"" {  } { { "db/a_fefifo_rcf.tdf" "count_usedw" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_fefifo_rcf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_j811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_j811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_j811 " "Found entity 1: dpram_j811" {  } { { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415023825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415023825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_j811 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram " "Elaborating entity \"dpram_j811\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\"" {  } { { "db/a_dpfifo_f141.tdf" "FIFOram" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3k1 " "Found entity 1: altsyncram_o3k1" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415023903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415023903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o3k1 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1 " "Elaborating entity \"altsyncram_o3k1\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\"" {  } { { "db/dpram_j811.tdf" "altsyncram1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_i87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_i87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_i87 " "Found entity 1: decode_i87" {  } { { "db/decode_i87.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/decode_i87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415023983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415023983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_i87 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|decode_i87:decode3 " "Elaborating entity \"decode_i87\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|decode_i87:decode3\"" {  } { { "db/altsyncram_o3k1.tdf" "decode3" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415023983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_238.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_238.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_238 " "Found entity 1: mux_238" {  } { { "db/mux_238.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/mux_238.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415024047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415024047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_238 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|mux_238:mux4 " "Elaborating entity \"mux_238\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|mux_238:mux4\"" {  } { { "db/altsyncram_o3k1.tdf" "mux4" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415024047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ipb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ipb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ipb " "Found entity 1: cntr_ipb" {  } { { "db/cntr_ipb.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/cntr_ipb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715415024126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715415024126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ipb ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|cntr_ipb:rd_ptr_count " "Elaborating entity \"cntr_ipb\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|cntr_ipb:rd_ptr_count\"" {  } { { "db/a_dpfifo_f141.tdf" "rd_ptr_count" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715415024126 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a0 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 47 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a1 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 77 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a2 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 107 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a3 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 137 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a4 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 167 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a5 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 197 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a6 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 227 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a7 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 257 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a8 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 287 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a9 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 317 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a10 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 347 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a11 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 377 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a12 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 407 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a13 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 437 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a14 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 467 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a15 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 497 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a16 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a16\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 527 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a17 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a17\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 557 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a18 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a18\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 587 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a19 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a19\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 617 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a20 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a20\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 647 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a21 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a21\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 677 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a22 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a22\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 707 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a23 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a23\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 737 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a24 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a24\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 767 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a25 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a25\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 797 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a26 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a26\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 827 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a27 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a27\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 857 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a28 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a28\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 887 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a29 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a29\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 917 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a30 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a30\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 947 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a31 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a31\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 977 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a32 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a32\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1007 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a33 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a33\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1037 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a34 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a34\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1067 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a35 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a35\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1097 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a36 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a36\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1127 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a37 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a37\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1157 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a38 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a38\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1187 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a39 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a39\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1217 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a40 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a40\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1247 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a41 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a41\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1277 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a42 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a42\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1307 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a43 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a43\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1337 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a44 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a44\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1367 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a45 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a45\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1397 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a46 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a46\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1427 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a47 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a47\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1457 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a48 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a48\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1487 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a49 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a49\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1517 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a50 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a50\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1547 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a51 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a51\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1577 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a52 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a52\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1607 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a53 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a53\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1637 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a54 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a54\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1667 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a55 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a55\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1697 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a56 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a56\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1727 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a57 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a57\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1757 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a58 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a58\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1787 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a59 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a59\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1817 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a60 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a60\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1847 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a61 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a61\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1877 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a62 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a62\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1907 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a63 " "Synthesized away node \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO\|scfifo:scfifo_component\|scfifo_0da1:auto_generated\|a_dpfifo_f141:dpfifo\|dpram_j811:FIFOram\|altsyncram_o3k1:altsyncram1\|ram_block2a63\"" {  } { { "db/altsyncram_o3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/altsyncram_o3k1.tdf" 1937 2 0 } } { "db/dpram_j811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/dpram_j811.tdf" 36 2 0 } } { "db/a_dpfifo_f141.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/a_dpfifo_f141.tdf" 42 2 0 } } { "db/scfifo_0da1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/db/scfifo_0da1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/IP/ADC0_FIFO.v" 85 0 0 } } { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/ADC0_drive.v" 49 0 0 } } { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 37 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024268 "|FPGA_oscilloscope|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO|scfifo:scfifo_component|scfifo_0da1:auto_generated|a_dpfifo_f141:dpfifo|dpram_j811:FIFOram|altsyncram_o3k1:altsyncram1|ram_block2a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1715415024268 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1715415024268 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1715415024457 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC0_bg GND " "Pin \"ADC0_bg\" is stuck at GND" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715415024504 "|FPGA_oscilloscope|ADC0_bg"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC0_Clk GND " "Pin \"ADC0_Clk\" is stuck at GND" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715415024504 "|FPGA_oscilloscope|ADC0_Clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC0_rdreq GND " "Pin \"ADC0_rdreq\" is stuck at GND" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715415024504 "|FPGA_oscilloscope|ADC0_rdreq"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC0_sclr GND " "Pin \"ADC0_sclr\" is stuck at GND" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715415024504 "|FPGA_oscilloscope|ADC0_sclr"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC0_Trigger_lever GND " "Pin \"ADC0_Trigger_lever\" is stuck at GND" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1715415024504 "|FPGA_oscilloscope|ADC0_Trigger_lever"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1715415024504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715415024770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024770 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024912 "|FPGA_oscilloscope|Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset_n " "No output dependent on input pin \"Reset_n\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024912 "|FPGA_oscilloscope|Reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_O_ADC0_Data " "No output dependent on input pin \"F_O_ADC0_Data\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024912 "|FPGA_oscilloscope|F_O_ADC0_Data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC0_almost_empty " "No output dependent on input pin \"ADC0_almost_empty\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024912 "|FPGA_oscilloscope|ADC0_almost_empty"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC0_empty " "No output dependent on input pin \"ADC0_empty\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024912 "|FPGA_oscilloscope|ADC0_empty"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Trigger_lever " "No output dependent on input pin \"Trigger_lever\"" {  } { { "src/FPGA_oscilloscope.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_oscilloscope/src/FPGA_oscilloscope.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715415024912 "|FPGA_oscilloscope|Trigger_lever"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1715415024912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715415024928 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715415024928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715415024928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715415024944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 16:10:24 2024 " "Processing ended: Sat May 11 16:10:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715415024944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715415024944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715415024944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715415024944 ""}
