<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › platforms › wsp › wsp_pci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>wsp_pci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Ben Herrenschmidt, IBM Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#define DEBUG</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/bootmem.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/debugfs.h&gt;</span>

<span class="cp">#include &lt;asm/sections.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>
<span class="cp">#include &lt;asm/pci-bridge.h&gt;</span>
<span class="cp">#include &lt;asm/machdep.h&gt;</span>
<span class="cp">#include &lt;asm/ppc-pci.h&gt;</span>
<span class="cp">#include &lt;asm/iommu.h&gt;</span>
<span class="cp">#include &lt;asm/io-workarounds.h&gt;</span>
<span class="cp">#include &lt;asm/debug.h&gt;</span>

<span class="cp">#include &quot;wsp.h&quot;</span>
<span class="cp">#include &quot;wsp_pci.h&quot;</span>
<span class="cp">#include &quot;msi.h&quot;</span>


<span class="cm">/* Max number of TVTs for one table. Only 32-bit tables can use</span>
<span class="cm"> * multiple TVTs and so the max currently supported is thus 8</span>
<span class="cm"> * since only 2G of DMA space is supported</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_TABLE_TVT_COUNT		8</span>

<span class="k">struct</span> <span class="n">wsp_dma_table</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">link</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iommu_table</span>	<span class="n">table</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">wsp_phb</span>	<span class="o">*</span><span class="n">phb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">page</span>		<span class="o">*</span><span class="n">tces</span><span class="p">[</span><span class="n">MAX_TABLE_TVT_COUNT</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* We support DMA regions from 0...2G in 32bit space (no support for</span>
<span class="cm"> * 64-bit DMA just yet). Each device gets a separate TCE table (TVT</span>
<span class="cm"> * entry) with validation enabled (though not supported by SimiCS</span>
<span class="cm"> * just yet).</span>
<span class="cm"> *</span>
<span class="cm"> * To simplify things, we divide this 2G space into N regions based</span>
<span class="cm"> * on the constant below which could be turned into a tunable eventually</span>
<span class="cm"> *</span>
<span class="cm"> * We then assign dynamically those regions to devices as they show up.</span>
<span class="cm"> *</span>
<span class="cm"> * We use a bitmap as an allocator for these.</span>
<span class="cm"> *</span>
<span class="cm"> * Tables are allocated/created dynamically as devices are discovered,</span>
<span class="cm"> * multiple TVT entries are used if needed</span>
<span class="cm"> *</span>
<span class="cm"> * When 64-bit DMA support is added we should simply use a separate set</span>
<span class="cm"> * of larger regions (the HW supports 64 TVT entries). We can</span>
<span class="cm"> * additionally create a bypass region in 64-bit space for performances</span>
<span class="cm"> * though that would have a cost in term of security.</span>
<span class="cm"> *</span>
<span class="cm"> * If you set NUM_DMA32_REGIONS to 1, then a single table is shared</span>
<span class="cm"> * for all devices and bus/dev/fn validation is disabled</span>
<span class="cm"> *</span>
<span class="cm"> * Note that a DMA32 region cannot be smaller than 256M so the max</span>
<span class="cm"> * supported here for now is 8. We don&#39;t yet support sharing regions</span>
<span class="cm"> * between multiple devices so the max number of devices supported</span>
<span class="cm"> * is MAX_TABLE_TVT_COUNT.</span>
<span class="cm"> */</span>
<span class="cp">#define NUM_DMA32_REGIONS	1</span>

<span class="k">struct</span> <span class="n">wsp_phb</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span>	<span class="o">*</span><span class="n">hose</span><span class="p">;</span>

	<span class="cm">/* Lock controlling access to the list of dma tables.</span>
<span class="cm">	 * It does -not- protect against dma_* operations on</span>
<span class="cm">	 * those tables, those should be stopped before an entry</span>
<span class="cm">	 * is removed from the list.</span>
<span class="cm">	 *</span>
<span class="cm">	 * The lock is also used for error handling operations</span>
<span class="cm">	 */</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">dma_tables</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">dma32_map</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">dma32_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">dma32_num_regions</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">dma32_region_size</span><span class="p">;</span>

	<span class="cm">/* Debugfs stuff */</span>
	<span class="k">struct</span> <span class="n">dentry</span>		<span class="o">*</span><span class="n">ddir</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">all</span><span class="p">;</span>
<span class="p">};</span>
<span class="k">static</span> <span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">wsp_phbs</span><span class="p">);</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><h1>define cfg<em>debug(fmt...)    pr</em>debug(fmt)</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define cfg_debug(fmt...)</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">wsp_pcie_read_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				  <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">suboff</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">addr</span><span class="p">;</span>

	<span class="n">hose</span> <span class="o">=</span> <span class="n">pci_bus_to_host</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hose</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&gt;=</span> <span class="mh">0x1000</span><span class="p">)</span>
		<span class="k">return</span>  <span class="n">PCIBIOS_BAD_REGISTER_NUMBER</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="n">PCIE_REG_CA_ENABLE</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_REG_CA_BUS_SHIFT</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_REG_CA_FUNC_SHIFT</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">offset</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_REG_CA_REG_SHIFT</span><span class="p">;</span>
	<span class="n">suboff</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Note: the caller has already checked that offset is</span>
<span class="cm">	 * suitably aligned and that len is 1, 2 or 4.</span>
<span class="cm">	 */</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x8ul</span> <span class="o">&gt;&gt;</span> <span class="n">suboff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_REG_CA_BE_SHIFT</span><span class="p">;</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_CONFIG_ADDRESS</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">in_le32</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_CONFIG_DATA</span><span class="p">)</span>
			<span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">suboff</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">cfg_debug</span><span class="p">(</span><span class="s">&quot;read 1 %02x:%02x:%02x + %02x/%x addr=0x%llx val=%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">devfn</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">,</span> <span class="n">devfn</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">,</span>
			  <span class="n">offset</span><span class="p">,</span> <span class="n">suboff</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0xcul</span> <span class="o">&gt;&gt;</span> <span class="n">suboff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_REG_CA_BE_SHIFT</span><span class="p">;</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_CONFIG_ADDRESS</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">in_le32</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_CONFIG_DATA</span><span class="p">)</span>
			<span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">suboff</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
		<span class="n">cfg_debug</span><span class="p">(</span><span class="s">&quot;read 2 %02x:%02x:%02x + %02x/%x addr=0x%llx val=%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">devfn</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">,</span> <span class="n">devfn</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">,</span>
			  <span class="n">offset</span><span class="p">,</span> <span class="n">suboff</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">addr</span> <span class="o">|=</span> <span class="mh">0xful</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_REG_CA_BE_SHIFT</span><span class="p">;</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_CONFIG_ADDRESS</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">in_le32</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_CONFIG_DATA</span><span class="p">);</span>
		<span class="n">cfg_debug</span><span class="p">(</span><span class="s">&quot;read 4 %02x:%02x:%02x + %02x/%x addr=0x%llx val=%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">devfn</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">,</span> <span class="n">devfn</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">,</span>
			  <span class="n">offset</span><span class="p">,</span> <span class="n">suboff</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wsp_pcie_write_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span>
				   <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">suboff</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">addr</span><span class="p">;</span>

	<span class="n">hose</span> <span class="o">=</span> <span class="n">pci_bus_to_host</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hose</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&gt;=</span> <span class="mh">0x1000</span><span class="p">)</span>
		<span class="k">return</span>  <span class="n">PCIBIOS_BAD_REGISTER_NUMBER</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="n">PCIE_REG_CA_ENABLE</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_REG_CA_BUS_SHIFT</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_REG_CA_FUNC_SHIFT</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">offset</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_REG_CA_REG_SHIFT</span><span class="p">;</span>
	<span class="n">suboff</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Note: the caller has already checked that offset is</span>
<span class="cm">	 * suitably aligned and that len is 1, 2 or 4.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x8ul</span> <span class="o">&gt;&gt;</span> <span class="n">suboff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_REG_CA_BE_SHIFT</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">&lt;&lt;=</span> <span class="n">suboff</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_CONFIG_ADDRESS</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="n">out_le32</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_CONFIG_DATA</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">cfg_debug</span><span class="p">(</span><span class="s">&quot;write 1 %02x:%02x:%02x + %02x/%x addr=0x%llx val=%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">devfn</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">,</span> <span class="n">devfn</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">,</span>
			  <span class="n">offset</span><span class="p">,</span> <span class="n">suboff</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">addr</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0xcul</span> <span class="o">&gt;&gt;</span> <span class="n">suboff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_REG_CA_BE_SHIFT</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">&lt;&lt;=</span> <span class="n">suboff</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_CONFIG_ADDRESS</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="n">out_le32</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_CONFIG_DATA</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">cfg_debug</span><span class="p">(</span><span class="s">&quot;write 2 %02x:%02x:%02x + %02x/%x addr=0x%llx val=%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">devfn</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">,</span> <span class="n">devfn</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">,</span>
			  <span class="n">offset</span><span class="p">,</span> <span class="n">suboff</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">addr</span> <span class="o">|=</span> <span class="mh">0xful</span> <span class="o">&lt;&lt;</span> <span class="n">PCIE_REG_CA_BE_SHIFT</span><span class="p">;</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_CONFIG_ADDRESS</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="n">out_le32</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_CONFIG_DATA</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">cfg_debug</span><span class="p">(</span><span class="s">&quot;write 4 %02x:%02x:%02x + %02x/%x addr=0x%llx val=%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">devfn</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">,</span> <span class="n">devfn</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">,</span>
			  <span class="n">offset</span><span class="p">,</span> <span class="n">suboff</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">wsp_pcie_pci_ops</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">wsp_pcie_read_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">wsp_pcie_write_config</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define TCE_SHIFT		12</span>
<span class="cp">#define TCE_PAGE_SIZE		(1 &lt;&lt; TCE_SHIFT)</span>
<span class="cp">#define TCE_PCI_WRITE		0x2		 </span><span class="cm">/* write from PCI allowed */</span><span class="cp"></span>
<span class="cp">#define TCE_PCI_READ		0x1	 	 </span><span class="cm">/* read from PCI allowed */</span><span class="cp"></span>
<span class="cp">#define TCE_RPN_MASK		0x3fffffffffful  </span><span class="cm">/* 42-bit RPN (4K pages) */</span><span class="cp"></span>
<span class="cp">#define TCE_RPN_SHIFT		12</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><h1>define dma<em>debug(fmt...)    pr</em>debug(fmt)</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define dma_debug(fmt...)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tce_build_wsp</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_table</span> <span class="o">*</span><span class="n">tbl</span><span class="p">,</span> <span class="kt">long</span> <span class="n">index</span><span class="p">,</span> <span class="kt">long</span> <span class="n">npages</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">uaddr</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dma_data_direction</span> <span class="n">direction</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">dma_attrs</span> <span class="o">*</span><span class="n">attrs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wsp_dma_table</span> <span class="o">*</span><span class="n">ptbl</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">tbl</span><span class="p">,</span>
						    <span class="k">struct</span> <span class="n">wsp_dma_table</span><span class="p">,</span>
						    <span class="n">table</span><span class="p">);</span>
	<span class="n">u64</span> <span class="n">proto_tce</span><span class="p">;</span>
	<span class="n">u64</span> <span class="o">*</span><span class="n">tcep</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rpn</span><span class="p">;</span>

	<span class="n">proto_tce</span> <span class="o">=</span> <span class="n">TCE_PCI_READ</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_WSP_DD1_WORKAROUND_DD1_TCE_BUGS</span>
	<span class="n">proto_tce</span> <span class="o">|=</span> <span class="n">TCE_PCI_WRITE</span><span class="p">;</span>
<span class="cp">#else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">direction</span> <span class="o">!=</span> <span class="n">DMA_TO_DEVICE</span><span class="p">)</span>
		<span class="n">proto_tce</span> <span class="o">|=</span> <span class="n">TCE_PCI_WRITE</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="cm">/* XXX Make this faster by factoring out the page address for</span>
<span class="cm">	 * within a TCE table</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">npages</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* We don&#39;t use it-&gt;base as the table can be scattered */</span>
		<span class="n">tcep</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span> <span class="o">*</span><span class="p">)</span><span class="n">page_address</span><span class="p">(</span><span class="n">ptbl</span><span class="o">-&gt;</span><span class="n">tces</span><span class="p">[</span><span class="n">index</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">]);</span>
		<span class="n">tcep</span> <span class="o">+=</span> <span class="p">(</span><span class="n">index</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>

		<span class="cm">/* can&#39;t move this out since we might cross LMB boundary */</span>
		<span class="n">rpn</span> <span class="o">=</span> <span class="n">__pa</span><span class="p">(</span><span class="n">uaddr</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">TCE_SHIFT</span><span class="p">;</span>
		<span class="o">*</span><span class="n">tcep</span> <span class="o">=</span> <span class="n">proto_tce</span> <span class="o">|</span> <span class="p">(</span><span class="n">rpn</span> <span class="o">&amp;</span> <span class="n">TCE_RPN_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">TCE_RPN_SHIFT</span><span class="p">;</span>

		<span class="n">dma_debug</span><span class="p">(</span><span class="s">&quot;[DMA] TCE %p set to 0x%016llx (dma addr: 0x%lx)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">tcep</span><span class="p">,</span> <span class="o">*</span><span class="n">tcep</span><span class="p">,</span> <span class="p">(</span><span class="n">tbl</span><span class="o">-&gt;</span><span class="n">it_offset</span> <span class="o">+</span> <span class="n">index</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IOMMU_PAGE_SHIFT</span><span class="p">);</span>

		<span class="n">uaddr</span> <span class="o">+=</span> <span class="n">TCE_PAGE_SIZE</span><span class="p">;</span>
		<span class="n">index</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tce_free_wsp</span><span class="p">(</span><span class="k">struct</span> <span class="n">iommu_table</span> <span class="o">*</span><span class="n">tbl</span><span class="p">,</span> <span class="kt">long</span> <span class="n">index</span><span class="p">,</span> <span class="kt">long</span> <span class="n">npages</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wsp_dma_table</span> <span class="o">*</span><span class="n">ptbl</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">tbl</span><span class="p">,</span>
						    <span class="k">struct</span> <span class="n">wsp_dma_table</span><span class="p">,</span>
						    <span class="n">table</span><span class="p">);</span>
<span class="cp">#ifndef CONFIG_WSP_DD1_WORKAROUND_DD1_TCE_BUGS</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">ptbl</span><span class="o">-&gt;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">hose</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u64</span> <span class="o">*</span><span class="n">tcep</span><span class="p">;</span>

	<span class="cm">/* XXX Make this faster by factoring out the page address for</span>
<span class="cm">	 * within a TCE table. Also use line-kill option to kill multiple</span>
<span class="cm">	 * TCEs at once</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">npages</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* We don&#39;t use it-&gt;base as the table can be scattered */</span>
		<span class="n">tcep</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span> <span class="o">*</span><span class="p">)</span><span class="n">page_address</span><span class="p">(</span><span class="n">ptbl</span><span class="o">-&gt;</span><span class="n">tces</span><span class="p">[</span><span class="n">index</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">]);</span>
		<span class="n">tcep</span> <span class="o">+=</span> <span class="p">(</span><span class="n">index</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>
		<span class="n">dma_debug</span><span class="p">(</span><span class="s">&quot;[DMA] TCE %p cleared</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tcep</span><span class="p">);</span>
		<span class="o">*</span><span class="n">tcep</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#ifndef CONFIG_WSP_DD1_WORKAROUND_DD1_TCE_BUGS</span>
		<span class="cm">/* Don&#39;t write there since it would pollute other MMIO accesses */</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_TCE_KILL</span><span class="p">,</span>
			 <span class="n">PCIE_REG_TCEKILL_SINGLE</span> <span class="o">|</span> <span class="n">PCIE_REG_TCEKILL_PS_4K</span> <span class="o">|</span>
			 <span class="p">(</span><span class="n">__pa</span><span class="p">(</span><span class="n">tcep</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCIE_REG_TCEKILL_ADDR_MASK</span><span class="p">));</span>
<span class="cp">#endif</span>
		<span class="n">index</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">wsp_dma_table</span> <span class="o">*</span><span class="nf">wsp_pci_create_dma32_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">wsp_phb</span> <span class="o">*</span><span class="n">phb</span><span class="p">,</span>
							    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">region</span><span class="p">,</span>
							    <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">validate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">hose</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span> <span class="o">=</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_region_size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_region_size</span> <span class="o">*</span> <span class="n">region</span> <span class="o">+</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">wsp_dma_table</span> <span class="o">*</span><span class="n">tbl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">tvts_per_table</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">tvt</span><span class="p">,</span> <span class="n">nid</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">nid</span> <span class="o">=</span> <span class="n">of_node_to_nid</span><span class="p">(</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">);</span>

	<span class="cm">/* Calculate how many TVTs are needed */</span>
	<span class="n">tvts_per_table</span> <span class="o">=</span> <span class="n">size</span> <span class="o">/</span> <span class="mh">0x10000000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tvts_per_table</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">tvts_per_table</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Calculate the base TVT index. We know all tables have the same</span>
<span class="cm">	 * size so we just do a simple multiply here</span>
<span class="cm">	 */</span>
	<span class="n">tvt</span> <span class="o">=</span> <span class="n">region</span> <span class="o">*</span> <span class="n">tvts_per_table</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;         Region : %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">region</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;      DMA range : 0x%08lx..0x%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot; Number of TVTs : %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tvts_per_table</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;       Base TVT : %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tvt</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;         Node   : %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">nid</span><span class="p">);</span>

	<span class="n">tbl</span> <span class="o">=</span> <span class="n">kzalloc_node</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">wsp_dma_table</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">,</span> <span class="n">nid</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tbl</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>
	<span class="n">tbl</span><span class="o">-&gt;</span><span class="n">phb</span> <span class="o">=</span> <span class="n">phb</span><span class="p">;</span>

	<span class="cm">/* Create as many TVTs as needed, each represents 256M at most */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">tvts_per_table</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">tvt_data1</span><span class="p">,</span> <span class="n">tvt_data0</span><span class="p">;</span>

		<span class="cm">/* Allocate table. We use a 4K TCE size for now always so</span>
<span class="cm">		 * one table is always 8 * (258M / 4K) == 512K</span>
<span class="cm">		 */</span>
		<span class="n">tbl</span><span class="o">-&gt;</span><span class="n">tces</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">alloc_pages_node</span><span class="p">(</span><span class="n">nid</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">,</span> <span class="n">get_order</span><span class="p">(</span><span class="mh">0x80000</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tbl</span><span class="o">-&gt;</span><span class="n">tces</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
		<span class="n">memset</span><span class="p">(</span><span class="n">page_address</span><span class="p">(</span><span class="n">tbl</span><span class="o">-&gt;</span><span class="n">tces</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x80000</span><span class="p">);</span>

		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot; TCE table %d at : %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">page_address</span><span class="p">(</span><span class="n">tbl</span><span class="o">-&gt;</span><span class="n">tces</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>

		<span class="cm">/* Table size. We currently set it to be the whole 256M region */</span>
		<span class="n">tvt_data0</span> <span class="o">=</span> <span class="mi">2ull</span> <span class="o">&lt;&lt;</span> <span class="n">IODA_TVT0_TCE_TABLE_SIZE_SHIFT</span><span class="p">;</span>
		<span class="cm">/* IO page size set to 4K */</span>
		<span class="n">tvt_data1</span> <span class="o">=</span> <span class="mi">1ull</span> <span class="o">&lt;&lt;</span> <span class="n">IODA_TVT1_IO_PAGE_SIZE_SHIFT</span><span class="p">;</span>
		<span class="cm">/* Shift in the address */</span>
		<span class="n">tvt_data0</span> <span class="o">|=</span> <span class="n">__pa</span><span class="p">(</span><span class="n">page_address</span><span class="p">(</span><span class="n">tbl</span><span class="o">-&gt;</span><span class="n">tces</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span> <span class="o">&lt;&lt;</span> <span class="n">IODA_TVT0_TTA_SHIFT</span><span class="p">;</span>

		<span class="cm">/* Validation stuff. We only validate fully bus/dev/fn for now</span>
<span class="cm">		 * one day maybe we can group devices but that isn&#39;t the case</span>
<span class="cm">		 * at the moment</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">validate</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tvt_data0</span> <span class="o">|=</span> <span class="n">IODA_TVT0_BUSNUM_VALID_MASK</span><span class="p">;</span>
			<span class="n">tvt_data0</span> <span class="o">|=</span> <span class="n">validate</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">;</span>
			<span class="n">tvt_data1</span> <span class="o">|=</span> <span class="n">IODA_TVT1_DEVNUM_VALID</span><span class="p">;</span>
			<span class="n">tvt_data1</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">validate</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">))</span>
				<span class="o">&lt;&lt;</span> <span class="n">IODA_TVT1_DEVNUM_VALUE_SHIFT</span><span class="p">;</span>
			<span class="n">tvt_data1</span> <span class="o">|=</span> <span class="n">IODA_TVT1_FUNCNUM_VALID</span><span class="p">;</span>
			<span class="n">tvt_data1</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">validate</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">))</span>
				<span class="o">&lt;&lt;</span> <span class="n">IODA_TVT1_FUNCNUM_VALUE_SHIFT</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* XX PE number is always 0 for now */</span>

		<span class="cm">/* Program the values using the PHB lock */</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_IODA_ADDR</span><span class="p">,</span>
			 <span class="p">(</span><span class="n">tvt</span> <span class="o">+</span> <span class="n">i</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCIE_REG_IODA_AD_TBL_TVT</span><span class="p">);</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_IODA_DATA1</span><span class="p">,</span> <span class="n">tvt_data1</span><span class="p">);</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_IODA_DATA0</span><span class="p">,</span> <span class="n">tvt_data0</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Init bits and pieces */</span>
	<span class="n">tbl</span><span class="o">-&gt;</span><span class="n">table</span><span class="p">.</span><span class="n">it_blocksize</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">tbl</span><span class="o">-&gt;</span><span class="n">table</span><span class="p">.</span><span class="n">it_offset</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="n">IOMMU_PAGE_SHIFT</span><span class="p">;</span>
	<span class="n">tbl</span><span class="o">-&gt;</span><span class="n">table</span><span class="p">.</span><span class="n">it_size</span> <span class="o">=</span> <span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="n">IOMMU_PAGE_SHIFT</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * It&#39;s already blank but we clear it anyway.</span>
<span class="cm">	 * Consider an aditiona interface that makes cleaing optional</span>
<span class="cm">	 */</span>
	<span class="n">iommu_init_table</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tbl</span><span class="o">-&gt;</span><span class="n">table</span><span class="p">,</span> <span class="n">nid</span><span class="p">);</span>

	<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tbl</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma_tables</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">tbl</span><span class="p">;</span>

 <span class="nl">fail:</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;  Failed to allocate a 256M TCE table !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">tvts_per_table</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tbl</span><span class="o">-&gt;</span><span class="n">tces</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="n">__free_pages</span><span class="p">(</span><span class="n">tbl</span><span class="o">-&gt;</span><span class="n">tces</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">get_order</span><span class="p">(</span><span class="mh">0x80000</span><span class="p">));</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">tbl</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">wsp_pci_dma_dev_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dev_archdata</span> <span class="o">*</span><span class="n">archdata</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">archdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">pci_bus_to_host</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">wsp_phb</span> <span class="o">*</span><span class="n">phb</span> <span class="o">=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">wsp_dma_table</span> <span class="o">*</span><span class="n">table</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Don&#39;t assign an iommu table to a bridge */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">hdr_type</span> <span class="o">==</span> <span class="n">PCI_HEADER_TYPE_BRIDGE</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: Setting up DMA...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">pdev</span><span class="p">));</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* If only one region, check if it already exist */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_num_regions</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma_tables</span><span class="p">))</span>
			<span class="n">table</span> <span class="o">=</span> <span class="n">wsp_pci_create_dma32_table</span><span class="p">(</span><span class="n">phb</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">table</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma_tables</span><span class="p">,</span>
						 <span class="k">struct</span> <span class="n">wsp_dma_table</span><span class="p">,</span>
						 <span class="n">link</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* else find a free region */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_num_regions</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">table</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">__test_and_set_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_map</span><span class="p">))</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="n">table</span> <span class="o">=</span> <span class="n">wsp_pci_create_dma32_table</span><span class="p">(</span><span class="n">phb</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">pdev</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Check if we got an error */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">table</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: Failed to create DMA table, err %ld !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">pci_name</span><span class="p">(</span><span class="n">pdev</span><span class="p">),</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">table</span><span class="p">));</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Or a valid table */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">table</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;%s: Setup iommu: 32-bit DMA region 0x%08lx..0x%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">pci_name</span><span class="p">(</span><span class="n">pdev</span><span class="p">),</span>
			<span class="n">table</span><span class="o">-&gt;</span><span class="n">table</span><span class="p">.</span><span class="n">it_offset</span> <span class="o">&lt;&lt;</span> <span class="n">IOMMU_PAGE_SHIFT</span><span class="p">,</span>
			<span class="p">(</span><span class="n">table</span><span class="o">-&gt;</span><span class="n">table</span><span class="p">.</span><span class="n">it_offset</span> <span class="o">&lt;&lt;</span> <span class="n">IOMMU_PAGE_SHIFT</span><span class="p">)</span>
			<span class="o">+</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_region_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">archdata</span><span class="o">-&gt;</span><span class="n">dma_data</span><span class="p">.</span><span class="n">iommu_table_base</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">table</span><span class="o">-&gt;</span><span class="n">table</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Or no room */</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: Out of DMA space !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">pdev</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">wsp_pcie_configure_hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

<span class="cp">#define DUMP_REG(x) \</span>
<span class="cp">	pr_debug(&quot;%-30s : 0x%016llx\n&quot;, #x, in_be64(hose-&gt;cfg_data + x))</span>

	<span class="cm">/*</span>
<span class="cm">	 * Some WSP variants  has a bogus class code by default in the PCI-E</span>
<span class="cm">	 * root complex&#39;s built-in P2P bridge</span>
<span class="cm">	 */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_SYS_CFG1</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;PCI-E SYS_CFG1 : 0x%llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_SYS_CFG1</span><span class="p">,</span>
		 <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PCIE_REG_SYS_CFG1_CLASS_CODE</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_PCI</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;PCI-E SYS_CFG1 : 0x%llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_SYS_CFG1</span><span class="p">));</span>

<span class="cp">#ifdef CONFIG_WSP_DD1_WORKAROUND_DD1_TCE_BUGS</span>
	<span class="cm">/* XXX Disable TCE caching, it doesn&#39;t work on DD1 */</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="mh">0xe50</span><span class="p">,</span>
		 <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="mh">0xe50</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">3ull</span> <span class="o">&lt;&lt;</span> <span class="mi">62</span><span class="p">));</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PCI-E DEBUG CONTROL 5 = 0x%llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="mh">0xe50</span><span class="p">));</span>
<span class="cp">#endif</span>

	<span class="cm">/* Configure M32A and IO. IO is hard wired to be 1M for now */</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_IO_BASE_ADDR</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_base_phys</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_IO_BASE_MASK</span><span class="p">,</span>
		 <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">-</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">io_resource</span><span class="p">.</span><span class="n">start</span><span class="p">))</span> <span class="o">&amp;</span>
		 <span class="mh">0x3fffffff000ul</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_IO_START_ADDR</span><span class="p">,</span> <span class="mi">0</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_M32A_BASE_ADDR</span><span class="p">,</span>
		 <span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;Want to write to M32A_BASE_MASK : 0x%llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">end</span> <span class="o">-</span>
		    <span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x3ffffff0000ul</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_M32A_BASE_MASK</span><span class="p">,</span>
		 <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">end</span> <span class="o">-</span>
		    <span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x3ffffff0000ul</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_M32A_START_ADDR</span><span class="p">,</span>
		 <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">mem_resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span> <span class="o">-</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">pci_mem_offset</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Clear all TVT entries</span>
<span class="cm">	 *</span>
<span class="cm">	 * XX Might get TVT count from device-tree</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IODA_TVT_COUNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_IODA_ADDR</span><span class="p">,</span>
			 <span class="n">PCIE_REG_IODA_AD_TBL_TVT</span> <span class="o">|</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_IODA_DATA1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_IODA_DATA0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Kill the TCE cache */</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_PHB_CONFIG</span><span class="p">,</span>
		 <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_PHB_CONFIG</span><span class="p">)</span> <span class="o">|</span>
		 <span class="n">PCIE_REG_PHBC_64B_TCE_EN</span><span class="p">);</span>

	<span class="cm">/* Enable 32 &amp; 64-bit MSIs, IO space and M32A */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">PCIE_REG_PHBC_32BIT_MSI_EN</span> <span class="o">|</span>
	      <span class="n">PCIE_REG_PHBC_IO_EN</span> <span class="o">|</span>
	      <span class="n">PCIE_REG_PHBC_64BIT_MSI_EN</span> <span class="o">|</span>
	      <span class="n">PCIE_REG_PHBC_M32A_EN</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iommu_is_off</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">PCIE_REG_PHBC_DMA_XLATE_BYPASS</span><span class="p">;</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Will write config: 0x%llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_PHB_CONFIG</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* Enable error reporting */</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="mh">0xe00</span><span class="p">,</span>
		 <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="mh">0xe00</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x0008000000000000ull</span><span class="p">);</span>

	<span class="cm">/* Mask an error that&#39;s generated when doing config space probe</span>
<span class="cm">	 *</span>
<span class="cm">	 * XXX Maybe we should only mask it around config space cycles... that or</span>
<span class="cm">	 * ignore it when we know we had a config space cycle recently ?</span>
<span class="cm">	 */</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_DMA_ERR_STATUS_MASK</span><span class="p">,</span> <span class="mh">0x8000000000000000ull</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_DMA_ERR1_STATUS_MASK</span><span class="p">,</span> <span class="mh">0x8000000000000000ull</span><span class="p">);</span>

	<span class="cm">/* Enable UTL errors, for now, all of them got to UTL irq 1</span>
<span class="cm">	 *</span>
<span class="cm">	 * We similarily mask one UTL error caused apparently during normal</span>
<span class="cm">	 * probing. We also mask the link up error</span>
<span class="cm">	 */</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_UTL_SYS_BUS_AGENT_ERR_SEV</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_UTL_RC_ERR_SEVERITY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_UTL_PCIE_PORT_ERROR_SEV</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_UTL_SYS_BUS_AGENT_IRQ_EN</span><span class="p">,</span> <span class="mh">0xffffffff00000000ull</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_UTL_PCIE_PORT_IRQ_EN</span><span class="p">,</span> <span class="mh">0xff5fffff00000000ull</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_UTL_EP_ERR_IRQ_EN</span><span class="p">,</span> <span class="mh">0xffffffff00000000ull</span><span class="p">);</span>

	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_IO_BASE_ADDR</span><span class="p">);</span>
	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_IO_BASE_MASK</span><span class="p">);</span>
	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_IO_START_ADDR</span><span class="p">);</span>
	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_M32A_BASE_ADDR</span><span class="p">);</span>
	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_M32A_BASE_MASK</span><span class="p">);</span>
	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_M32A_START_ADDR</span><span class="p">);</span>
	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_M32B_BASE_ADDR</span><span class="p">);</span>
	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_M32B_BASE_MASK</span><span class="p">);</span>
	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_M32B_START_ADDR</span><span class="p">);</span>
	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_M64_BASE_ADDR</span><span class="p">);</span>
	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_M64_BASE_MASK</span><span class="p">);</span>
	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_M64_START_ADDR</span><span class="p">);</span>
	<span class="n">DUMP_REG</span><span class="p">(</span><span class="n">PCIE_REG_PHB_CONFIG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">wsp_pci_wait_io_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">wsp_phb</span> <span class="o">*</span><span class="n">phb</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10000</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="mh">0xe08</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x1900000000000000ull</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x0100000000000000ull</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;PCI IO timeout on domain %d port 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">phb</span><span class="o">-&gt;</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">global_number</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define DEF_PCI_AC_RET_pio(name, ret, at, al, aa)		\</span>
<span class="cp">static ret wsp_pci_##name at					\</span>
<span class="cp">{								\</span>
<span class="cp">	struct iowa_bus *bus;					\</span>
<span class="cp">	struct wsp_phb *phb;					\</span>
<span class="cp">	unsigned long flags;					\</span>
<span class="cp">	ret rval;						\</span>
<span class="cp">	bus = iowa_pio_find_bus(aa);				\</span>
<span class="cp">	WARN_ON(!bus);						\</span>
<span class="cp">	phb = bus-&gt;private;					\</span>
<span class="cp">	spin_lock_irqsave(&amp;phb-&gt;lock, flags);			\</span>
<span class="cp">	wsp_pci_wait_io_idle(phb, aa);				\</span>
<span class="cp">	rval = __do_##name al;					\</span>
<span class="cp">	spin_unlock_irqrestore(&amp;phb-&gt;lock, flags);		\</span>
<span class="cp">	return rval;						\</span>
<span class="cp">}</span>

<span class="cp">#define DEF_PCI_AC_NORET_pio(name, at, al, aa)			\</span>
<span class="cp">static void wsp_pci_##name at					\</span>
<span class="cp">{								\</span>
<span class="cp">	struct iowa_bus *bus;					\</span>
<span class="cp">	struct wsp_phb *phb;					\</span>
<span class="cp">	unsigned long flags;					\</span>
<span class="cp">	bus = iowa_pio_find_bus(aa);				\</span>
<span class="cp">	WARN_ON(!bus);						\</span>
<span class="cp">	phb = bus-&gt;private;					\</span>
<span class="cp">	spin_lock_irqsave(&amp;phb-&gt;lock, flags);			\</span>
<span class="cp">	wsp_pci_wait_io_idle(phb, aa);				\</span>
<span class="cp">	__do_##name al;						\</span>
<span class="cp">	spin_unlock_irqrestore(&amp;phb-&gt;lock, flags);		\</span>
<span class="cp">}</span>

<span class="cp">#define DEF_PCI_AC_RET_mem(name, ret, at, al, aa)</span>
<span class="cp">#define DEF_PCI_AC_NORET_mem(name, at, al, aa)</span>

<span class="cp">#define DEF_PCI_AC_RET(name, ret, at, al, space, aa)		\</span>
<span class="cp">	DEF_PCI_AC_RET_##space(name, ret, at, al, aa)</span>

<span class="cp">#define DEF_PCI_AC_NORET(name, at, al, space, aa)		\</span>
<span class="cp">	DEF_PCI_AC_NORET_##space(name, at, al, aa)		\</span>


<span class="cp">#include &lt;asm/io-defs.h&gt;</span>

<span class="cp">#undef DEF_PCI_AC_RET</span>
<span class="cp">#undef DEF_PCI_AC_NORET</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ppc_pci_io</span> <span class="n">wsp_pci_iops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inb</span> <span class="o">=</span> <span class="n">wsp_pci_inb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">inw</span> <span class="o">=</span> <span class="n">wsp_pci_inw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">inl</span> <span class="o">=</span> <span class="n">wsp_pci_inl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">outb</span> <span class="o">=</span> <span class="n">wsp_pci_outb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">outw</span> <span class="o">=</span> <span class="n">wsp_pci_outw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">outl</span> <span class="o">=</span> <span class="n">wsp_pci_outl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insb</span> <span class="o">=</span> <span class="n">wsp_pci_insb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insw</span> <span class="o">=</span> <span class="n">wsp_pci_insw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insl</span> <span class="o">=</span> <span class="n">wsp_pci_insl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">outsb</span> <span class="o">=</span> <span class="n">wsp_pci_outsb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">outsw</span> <span class="o">=</span> <span class="n">wsp_pci_outsw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">outsl</span> <span class="o">=</span> <span class="n">wsp_pci_outsl</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">wsp_setup_one_phb</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">wsp_phb</span> <span class="o">*</span><span class="n">phb</span><span class="p">;</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;PCI: Setting up PCIe host bridge 0x%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">np</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>

	<span class="n">phb</span> <span class="o">=</span> <span class="n">zalloc_maybe_bootmem</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">wsp_phb</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">phb</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">hose</span> <span class="o">=</span> <span class="n">pcibios_alloc_controller</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hose</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Can&#39;t really free the phb */</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">phb</span><span class="p">;</span>
	<span class="n">phb</span><span class="o">-&gt;</span><span class="n">hose</span> <span class="o">=</span> <span class="n">hose</span><span class="p">;</span>

	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma_tables</span><span class="p">);</span>
	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="cm">/* XXX Use bus-range property ? */</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">first_busno</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">last_busno</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="cm">/* We use cfg_data as the address for the whole bridge MMIO space</span>
<span class="cm">	 */</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;PCIe registers mapped at 0x%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span><span class="p">);</span>

	<span class="cm">/* Get the ranges of the device-tree */</span>
	<span class="n">pci_process_bridge_OF_ranges</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* XXX Force re-assigning of everything for now */</span>
	<span class="n">pci_add_flags</span><span class="p">(</span><span class="n">PCI_REASSIGN_ALL_BUS</span> <span class="o">|</span> <span class="n">PCI_REASSIGN_ALL_RSRC</span> <span class="o">|</span>
		      <span class="n">PCI_ENABLE_PROC_DOMAINS</span><span class="p">);</span>

	<span class="cm">/* Calculate how the TCE space is divided */</span>
	<span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_base</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_num_regions</span>	<span class="o">=</span> <span class="n">NUM_DMA32_REGIONS</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_num_regions</span> <span class="o">&gt;</span> <span class="n">MAX_TABLE_TVT_COUNT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;IOMMU: Clamped to %d DMA32 regions</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">MAX_TABLE_TVT_COUNT</span><span class="p">);</span>
		<span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_num_regions</span> <span class="o">=</span> <span class="n">MAX_TABLE_TVT_COUNT</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_region_size</span>	<span class="o">=</span> <span class="mh">0x80000000</span> <span class="o">/</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_num_regions</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">is_power_of_2</span><span class="p">(</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">dma32_region_size</span><span class="p">));</span>

	<span class="cm">/* Setup config ops */</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">wsp_pcie_pci_ops</span><span class="p">;</span>

	<span class="cm">/* Configure the HW */</span>
	<span class="n">wsp_pcie_configure_hw</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>

	<span class="cm">/* Instanciate IO workarounds */</span>
	<span class="n">iowa_register_bus</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wsp_pci_iops</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">phb</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_PCI_MSI</span>
	<span class="n">wsp_setup_phb_msi</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/* Add to global list */</span>
	<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">all</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wsp_phbs</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">wsp_setup_pci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* Find host bridges */</span>
	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;pciex&quot;</span><span class="p">,</span> <span class="n">PCIE_COMPATIBLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">wsp_setup_one_phb</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to setup PCIe bridge %s, rc=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">np</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">,</span> <span class="n">rc</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Establish device-tree linkage */</span>
	<span class="n">pci_devs_phb_init</span><span class="p">();</span>

	<span class="cm">/* Set DMA ops to use TCEs */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iommu_is_off</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;PCI-E: Disabled TCEs, using direct DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">set_pci_dma_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_direct_ops</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">pci_dma_dev_setup</span> <span class="o">=</span> <span class="n">wsp_pci_dma_dev_setup</span><span class="p">;</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">tce_build</span> <span class="o">=</span> <span class="n">tce_build_wsp</span><span class="p">;</span>
		<span class="n">ppc_md</span><span class="p">.</span><span class="n">tce_free</span> <span class="o">=</span> <span class="n">tce_free_wsp</span><span class="p">;</span>
		<span class="n">set_pci_dma_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_iommu_ops</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#define err_debug(fmt...)	pr_debug(fmt)</span></pre></div></td></tr>


<tr id="section-4"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-4">&#182;</a></div><h1>define err_debug(fmt...)</h1></td><td class="code"><div class="highlight"><pre><span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">wsp_pci_get_err_irq_no_dt</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">prop</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hw_irq</span><span class="p">;</span>

	<span class="cm">/* Ok, no interrupts property, let&#39;s try to find our child P2P */</span>
	<span class="n">np</span> <span class="o">=</span> <span class="n">of_get_next_child</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">np</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Grab it&#39;s interrupt map */</span>
	<span class="n">prop</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;interrupt-map&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">prop</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Grab one of the interrupts in there, keep the low 4 bits */</span>
	<span class="n">hw_irq</span> <span class="o">=</span> <span class="n">prop</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>

	<span class="cm">/* 0..4 for PHB 0 and 5..9 for PHB 1 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hw_irq</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span>
		<span class="n">hw_irq</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">hw_irq</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
	<span class="n">hw_irq</span> <span class="o">|=</span> <span class="n">prop</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xf</span><span class="p">;</span>

	<span class="n">err_debug</span><span class="p">(</span><span class="s">&quot;PCI: Using 0x%x as error IRQ for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">hw_irq</span><span class="p">,</span> <span class="n">np</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">irq_create_mapping</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">hw_irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">offset</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
<span class="p">}</span> <span class="n">wsp_pci_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#define DREG(x) { PCIE_REG_##x, #x }</span>
<span class="cp">#define DUTL(x) { PCIE_UTL_##x, &quot;UTL_&quot; #x }</span>
	<span class="cm">/* Architected registers except CONFIG_ and IODA</span>
<span class="cm">         * to avoid side effects</span>
<span class="cm">	 */</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DMA_CHAN_STATUS</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">CPU_LOADSTORE_STATUS</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">LOCK0</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">LOCK1</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_CONFIG</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">IO_BASE_ADDR</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">IO_BASE_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">IO_START_ADDR</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">M32A_BASE_ADDR</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">M32A_BASE_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">M32A_START_ADDR</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">M32B_BASE_ADDR</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">M32B_BASE_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">M32B_START_ADDR</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">M64_BASE_ADDR</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">M64_BASE_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">M64_START_ADDR</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">TCE_KILL</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">LOCK2</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_GEN_CAP</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_TCE_CAP</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_IRQ_CAP</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_EEH_CAP</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PAPR_ERR_INJ_CONTROL</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PAPR_ERR_INJ_ADDR</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PAPR_ERR_INJ_MASK</span><span class="p">),</span>

	<span class="cm">/* UTL core regs */</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">SYS_BUS_CONTROL</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">STATUS</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">SYS_BUS_AGENT_STATUS</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">SYS_BUS_AGENT_ERR_SEV</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">SYS_BUS_AGENT_IRQ_EN</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">SYS_BUS_BURST_SZ_CONF</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">REVISION_ID</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">OUT_POST_HDR_BUF_ALLOC</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">OUT_POST_DAT_BUF_ALLOC</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">IN_POST_HDR_BUF_ALLOC</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">IN_POST_DAT_BUF_ALLOC</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">OUT_NP_BUF_ALLOC</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">IN_NP_BUF_ALLOC</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">PCIE_TAGS_ALLOC</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">GBIF_READ_TAGS_ALLOC</span><span class="p">),</span>

	<span class="n">DUTL</span><span class="p">(</span><span class="n">PCIE_PORT_CONTROL</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">PCIE_PORT_STATUS</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">PCIE_PORT_ERROR_SEV</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">PCIE_PORT_IRQ_EN</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">RC_STATUS</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">RC_ERR_SEVERITY</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">RC_IRQ_EN</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">EP_STATUS</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">EP_ERR_SEVERITY</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">EP_ERR_IRQ_EN</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">PCI_PM_CTRL1</span><span class="p">),</span>
	<span class="n">DUTL</span><span class="p">(</span><span class="n">PCI_PM_CTRL2</span><span class="p">),</span>

	<span class="cm">/* PCIe stack regs */</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">SYSTEM_CONFIG1</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">SYSTEM_CONFIG2</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">EP_SYSTEM_CONFIG</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">EP_FLR</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">EP_BAR_CONFIG</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">LINK_CONFIG</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PM_CONFIG</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DLP_CONTROL</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DLP_STATUS</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">ERR_REPORT_CONTROL</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">SLOT_CONTROL1</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">SLOT_CONTROL2</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">UTL_CONFIG</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">BUFFERS_CONFIG</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">ERROR_INJECT</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">SRIOV_CONFIG</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PF0_SRIOV_STATUS</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PF1_SRIOV_STATUS</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PORT_NUMBER</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">POR_SYSTEM_CONFIG</span><span class="p">),</span>

	<span class="cm">/* Internal logic regs */</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_VERSION</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">RESET</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_CONTROL</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_TIMEOUT_CONTROL1</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_QUIESCE_DMA</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DMA_READ_TAG_ACTV</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_TCE_READ_TAG_ACTV</span><span class="p">),</span>

	<span class="cm">/* FIR registers */</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">LEM_FIR_ACCUM</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">LEM_FIR_AND_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">LEM_FIR_OR_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">LEM_ACTION0</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">LEM_ACTION1</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">LEM_ERROR_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">LEM_ERROR_AND_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">LEM_ERROR_OR_MASK</span><span class="p">),</span>

	<span class="cm">/* Error traps registers */</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_ERR_STATUS</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_ERR_STATUS</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_ERR1_STATUS</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_ERR_INJECT</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_ERR_LEM_ENABLE</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_ERR_IRQ_ENABLE</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_ERR_FREEZE_ENABLE</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_ERR_SIDE_ENABLE</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_ERR_LOG_0</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_ERR_LOG_1</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_ERR_STATUS_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_ERR1_STATUS_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">MMIO_ERR_STATUS</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">MMIO_ERR1_STATUS</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">MMIO_ERR_INJECT</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">MMIO_ERR_LEM_ENABLE</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">MMIO_ERR_IRQ_ENABLE</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">MMIO_ERR_FREEZE_ENABLE</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">MMIO_ERR_SIDE_ENABLE</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">MMIO_ERR_LOG_0</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">MMIO_ERR_LOG_1</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">MMIO_ERR_STATUS_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">MMIO_ERR1_STATUS_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DMA_ERR_STATUS</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DMA_ERR1_STATUS</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DMA_ERR_INJECT</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DMA_ERR_LEM_ENABLE</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DMA_ERR_IRQ_ENABLE</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DMA_ERR_FREEZE_ENABLE</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DMA_ERR_SIDE_ENABLE</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DMA_ERR_LOG_0</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DMA_ERR_LOG_1</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DMA_ERR_STATUS_MASK</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">DMA_ERR1_STATUS_MASK</span><span class="p">),</span>

	<span class="cm">/* Debug and Trace registers */</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DEBUG_CONTROL0</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DEBUG_STATUS0</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DEBUG_CONTROL1</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DEBUG_STATUS1</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DEBUG_CONTROL2</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DEBUG_STATUS2</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DEBUG_CONTROL3</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DEBUG_STATUS3</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DEBUG_CONTROL4</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DEBUG_STATUS4</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DEBUG_CONTROL5</span><span class="p">),</span>
	<span class="n">DREG</span><span class="p">(</span><span class="n">PHB_DEBUG_STATUS5</span><span class="p">),</span>

	<span class="cm">/* Don&#39;t seem to exist ...</span>
<span class="cm">	DREG(PHB_DEBUG_CONTROL6),</span>
<span class="cm">	DREG(PHB_DEBUG_STATUS6),</span>
<span class="cm">	*/</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wsp_pci_regs_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">private</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wsp_phb</span> <span class="o">*</span><span class="n">phb</span> <span class="o">=</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">hose</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wsp_pci_regs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Skip write-only regs */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wsp_pci_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span> <span class="o">==</span> <span class="mh">0xc08</span> <span class="o">||</span>
		    <span class="n">wsp_pci_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span> <span class="o">==</span> <span class="mh">0xc10</span> <span class="o">||</span>
		    <span class="n">wsp_pci_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span> <span class="o">==</span> <span class="mh">0xc38</span> <span class="o">||</span>
		    <span class="n">wsp_pci_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span> <span class="o">==</span> <span class="mh">0xc40</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;0x%03x: 0x%016llx %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">wsp_pci_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span><span class="p">,</span>
			   <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">wsp_pci_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span><span class="p">),</span>
			   <span class="n">wsp_pci_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">name</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wsp_pci_regs_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">single_open</span><span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="n">wsp_pci_regs_show</span><span class="p">,</span> <span class="n">inode</span><span class="o">-&gt;</span><span class="n">i_private</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">wsp_pci_regs_fops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span> <span class="o">=</span> <span class="n">wsp_pci_regs_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">seq_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">llseek</span> <span class="o">=</span> <span class="n">seq_lseek</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release</span> <span class="o">=</span> <span class="n">single_release</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wsp_pci_reg_set</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="n">u64</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_be64</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wsp_pci_reg_get</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">DEFINE_SIMPLE_ATTRIBUTE</span><span class="p">(</span><span class="n">wsp_pci_reg_fops</span><span class="p">,</span> <span class="n">wsp_pci_reg_get</span><span class="p">,</span> <span class="n">wsp_pci_reg_set</span><span class="p">,</span> <span class="s">&quot;0x%llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">wsp_pci_err_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wsp_phb</span> <span class="o">*</span><span class="n">phb</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">hose</span><span class="p">;</span>
	<span class="n">irqreturn_t</span> <span class="n">handled</span> <span class="o">=</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">wsp_pcie_err_log_data</span> <span class="n">ed</span><span class="p">;</span>

	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCI: Error interrupt on %s (PHB %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">global_number</span><span class="p">);</span>
 <span class="nl">again:</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ed</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">ed</span><span class="p">));</span>

	<span class="cm">/* Read and clear UTL errors */</span>
	<span class="n">ed</span><span class="p">.</span><span class="n">utl_sys_err</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_UTL_SYS_BUS_AGENT_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">utl_sys_err</span><span class="p">)</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_UTL_SYS_BUS_AGENT_STATUS</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">utl_sys_err</span><span class="p">);</span>
	<span class="n">ed</span><span class="p">.</span><span class="n">utl_port_err</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_UTL_PCIE_PORT_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">utl_port_err</span><span class="p">)</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_UTL_PCIE_PORT_STATUS</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">utl_port_err</span><span class="p">);</span>
	<span class="n">ed</span><span class="p">.</span><span class="n">utl_rc_err</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_UTL_RC_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">utl_rc_err</span><span class="p">)</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_UTL_RC_STATUS</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">utl_rc_err</span><span class="p">);</span>

	<span class="cm">/* Read and clear main trap errors */</span>
	<span class="n">ed</span><span class="p">.</span><span class="n">phb_err</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_PHB_ERR_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">phb_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ed</span><span class="p">.</span><span class="n">phb_err1</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_PHB_ERR1_STATUS</span><span class="p">);</span>
		<span class="n">ed</span><span class="p">.</span><span class="n">phb_log0</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_PHB_ERR_LOG_0</span><span class="p">);</span>
		<span class="n">ed</span><span class="p">.</span><span class="n">phb_log1</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_PHB_ERR_LOG_1</span><span class="p">);</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_PHB_ERR1_STATUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_PHB_ERR_STATUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">ed</span><span class="p">.</span><span class="n">mmio_err</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_MMIO_ERR_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">mmio_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ed</span><span class="p">.</span><span class="n">mmio_err1</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_MMIO_ERR1_STATUS</span><span class="p">);</span>
		<span class="n">ed</span><span class="p">.</span><span class="n">mmio_log0</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_MMIO_ERR_LOG_0</span><span class="p">);</span>
		<span class="n">ed</span><span class="p">.</span><span class="n">mmio_log1</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_MMIO_ERR_LOG_1</span><span class="p">);</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_MMIO_ERR1_STATUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_MMIO_ERR_STATUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">ed</span><span class="p">.</span><span class="n">dma_err</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_DMA_ERR_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">dma_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ed</span><span class="p">.</span><span class="n">dma_err1</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_DMA_ERR1_STATUS</span><span class="p">);</span>
		<span class="n">ed</span><span class="p">.</span><span class="n">dma_log0</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_DMA_ERR_LOG_0</span><span class="p">);</span>
		<span class="n">ed</span><span class="p">.</span><span class="n">dma_log1</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_DMA_ERR_LOG_1</span><span class="p">);</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_DMA_ERR1_STATUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_DMA_ERR_STATUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Now print things out */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">phb_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;   PHB Error Status      : 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">phb_err</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;   PHB First Error Status: 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">phb_err1</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;   PHB Error Log 0       : 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">phb_log0</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;   PHB Error Log 1       : 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">phb_log1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">mmio_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;  MMIO Error Status      : 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">mmio_err</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;  MMIO First Error Status: 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">mmio_err1</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;  MMIO Error Log 0       : 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">mmio_log0</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;  MMIO Error Log 1       : 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">mmio_log1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">dma_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;   DMA Error Status      : 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">dma_err</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;   DMA First Error Status: 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">dma_err1</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;   DMA Error Log 0       : 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">dma_log0</span><span class="p">);</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;   DMA Error Log 1       : 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">dma_log1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">utl_sys_err</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;   UTL Sys Error Status  : 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">utl_sys_err</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">utl_port_err</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;   UTL Port Error Status : 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">utl_port_err</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">utl_rc_err</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;   UTL RC Error Status   : 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ed</span><span class="p">.</span><span class="n">utl_rc_err</span><span class="p">);</span>

	<span class="cm">/* Interrupts are caused by the error traps. If we had any error there</span>
<span class="cm">	 * we loop again in case the UTL buffered some new stuff between</span>
<span class="cm">	 * going there and going to the traps</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ed</span><span class="p">.</span><span class="n">dma_err</span> <span class="o">||</span> <span class="n">ed</span><span class="p">.</span><span class="n">mmio_err</span> <span class="o">||</span> <span class="n">ed</span><span class="p">.</span><span class="n">phb_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">handled</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">again</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">handled</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">wsp_setup_pci_err_reporting</span><span class="p">(</span><span class="k">struct</span> <span class="n">wsp_phb</span> <span class="o">*</span><span class="n">phb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">hose</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err_irq</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">rc</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">fname</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>

	<span class="cm">/* Create a debugfs file for that PHB */</span>
	<span class="n">sprintf</span><span class="p">(</span><span class="n">fname</span><span class="p">,</span> <span class="s">&quot;phb%d&quot;</span><span class="p">,</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">global_number</span><span class="p">);</span>
	<span class="n">phb</span><span class="o">-&gt;</span><span class="n">ddir</span> <span class="o">=</span> <span class="n">debugfs_create_dir</span><span class="p">(</span><span class="n">fname</span><span class="p">,</span> <span class="n">powerpc_debugfs_root</span><span class="p">);</span>

	<span class="cm">/* Some useful debug output */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">phb</span><span class="o">-&gt;</span><span class="n">ddir</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">debugfs_create_dir</span><span class="p">(</span><span class="s">&quot;regs&quot;</span><span class="p">,</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">ddir</span><span class="p">);</span>
		<span class="kt">char</span> <span class="n">tmp</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wsp_pci_regs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sprintf</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="s">&quot;%03x_%s&quot;</span><span class="p">,</span> <span class="n">wsp_pci_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span><span class="p">,</span>
				<span class="n">wsp_pci_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">name</span><span class="p">);</span>
			<span class="n">debugfs_create_file</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="mo">0600</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span>
					    <span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">wsp_pci_regs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span><span class="p">,</span>
					    <span class="o">&amp;</span><span class="n">wsp_pci_reg_fops</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">debugfs_create_file</span><span class="p">(</span><span class="s">&quot;all_regs&quot;</span><span class="p">,</span> <span class="mo">0600</span><span class="p">,</span> <span class="n">phb</span><span class="o">-&gt;</span><span class="n">ddir</span><span class="p">,</span> <span class="n">phb</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wsp_pci_regs_fops</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Find the IRQ number for that PHB */</span>
	<span class="n">err_irq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err_irq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="cm">/* XXX Error IRQ lacking from device-tree */</span>
		<span class="n">err_irq</span> <span class="o">=</span> <span class="n">wsp_pci_get_err_irq_no_dt</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err_irq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCI: Failed to fetch error interrupt for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Request it */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">err_irq</span><span class="p">,</span> <span class="n">wsp_pci_err_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;wsp_pci error&quot;</span><span class="p">,</span> <span class="n">phb</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCI: Failed to request interrupt for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Enable interrupts for all errors for now */</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_PHB_ERR_IRQ_ENABLE</span><span class="p">,</span> <span class="mh">0xffffffffffffffffull</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_MMIO_ERR_IRQ_ENABLE</span><span class="p">,</span> <span class="mh">0xffffffffffffffffull</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">+</span> <span class="n">PCIE_REG_DMA_ERR_IRQ_ENABLE</span><span class="p">,</span> <span class="mh">0xffffffffffffffffull</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This is called later to hookup with the error interrupt</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">wsp_setup_pci_late</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wsp_phb</span> <span class="o">*</span><span class="n">phb</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">phb</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wsp_phbs</span><span class="p">,</span> <span class="n">all</span><span class="p">)</span>
		<span class="n">wsp_setup_pci_err_reporting</span><span class="p">(</span><span class="n">phb</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">wsp_setup_pci_late</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
