
TPAutomobile.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ce8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  08009e78  08009e78  0000ae78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1a8  0800a1a8  0000c3d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a1a8  0800a1a8  0000b1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1b0  0800a1b0  0000c3d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1b0  0800a1b0  0000b1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a1b4  0800a1b4  0000b1b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003d0  20000000  0800a1b8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005b04  200003d0  0800a588  0000c3d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005ed4  0800a588  0000ced4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c3d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024ef6  00000000  00000000  0000c400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000556d  00000000  00000000  000312f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002038  00000000  00000000  00036868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001902  00000000  00000000  000388a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d0c7  00000000  00000000  0003a1a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026804  00000000  00000000  00067269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001077a5  00000000  00000000  0008da6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00195212  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009130  00000000  00000000  00195258  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0019e388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003d0 	.word	0x200003d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e60 	.word	0x08009e60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003d4 	.word	0x200003d4
 80001cc:	08009e60 	.word	0x08009e60

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	200003f0 	.word	0x200003f0
 80005cc:	20000490 	.word	0x20000490

080005d0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005d0:	b5b0      	push	{r4, r5, r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <MX_FREERTOS_Init+0x30>)
 80005d8:	1d3c      	adds	r4, r7, #4
 80005da:	461d      	mov	r5, r3
 80005dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2100      	movs	r1, #0
 80005ec:	4618      	mov	r0, r3
 80005ee:	f006 fc84 	bl	8006efa <osThreadCreate>
 80005f2:	4603      	mov	r3, r0
 80005f4:	4a03      	ldr	r2, [pc, #12]	@ (8000604 <MX_FREERTOS_Init+0x34>)
 80005f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80005f8:	bf00      	nop
 80005fa:	3720      	adds	r7, #32
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bdb0      	pop	{r4, r5, r7, pc}
 8000600:	08009e84 	.word	0x08009e84
 8000604:	200003ec 	.word	0x200003ec

08000608 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000610:	2001      	movs	r0, #1
 8000612:	f006 fcbe 	bl	8006f92 <osDelay>
 8000616:	e7fb      	b.n	8000610 <StartDefaultTask+0x8>

08000618 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b08a      	sub	sp, #40	@ 0x28
 800061c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	605a      	str	r2, [r3, #4]
 8000628:	609a      	str	r2, [r3, #8]
 800062a:	60da      	str	r2, [r3, #12]
 800062c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062e:	4b38      	ldr	r3, [pc, #224]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000632:	4a37      	ldr	r2, [pc, #220]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000634:	f043 0304 	orr.w	r3, r3, #4
 8000638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800063a:	4b35      	ldr	r3, [pc, #212]	@ (8000710 <MX_GPIO_Init+0xf8>)
 800063c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800063e:	f003 0304 	and.w	r3, r3, #4
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000646:	4b32      	ldr	r3, [pc, #200]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064a:	4a31      	ldr	r2, [pc, #196]	@ (8000710 <MX_GPIO_Init+0xf8>)
 800064c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000652:	4b2f      	ldr	r3, [pc, #188]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	4b2c      	ldr	r3, [pc, #176]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000662:	4a2b      	ldr	r2, [pc, #172]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800066a:	4b29      	ldr	r3, [pc, #164]	@ (8000710 <MX_GPIO_Init+0xf8>)
 800066c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	60bb      	str	r3, [r7, #8]
 8000674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000676:	4b26      	ldr	r3, [pc, #152]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067a:	4a25      	ldr	r2, [pc, #148]	@ (8000710 <MX_GPIO_Init+0xf8>)
 800067c:	f043 0302 	orr.w	r3, r3, #2
 8000680:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000682:	4b23      	ldr	r3, [pc, #140]	@ (8000710 <MX_GPIO_Init+0xf8>)
 8000684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000686:	f003 0302 	and.w	r3, r3, #2
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, GPIO_PIN_SET);
 800068e:	2201      	movs	r2, #1
 8000690:	2101      	movs	r1, #1
 8000692:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000696:	f001 fa81 	bl	8001b9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800069a:	2200      	movs	r2, #0
 800069c:	2120      	movs	r1, #32
 800069e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a2:	f001 fa7b 	bl	8001b9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 80006a6:	2201      	movs	r2, #1
 80006a8:	2180      	movs	r1, #128	@ 0x80
 80006aa:	481a      	ldr	r0, [pc, #104]	@ (8000714 <MX_GPIO_Init+0xfc>)
 80006ac:	f001 fa76 	bl	8001b9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006b6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006c0:	f107 0314 	add.w	r3, r7, #20
 80006c4:	4619      	mov	r1, r3
 80006c6:	4814      	ldr	r0, [pc, #80]	@ (8000718 <MX_GPIO_Init+0x100>)
 80006c8:	f001 f8be 	bl	8001848 <HAL_GPIO_Init>

  /*Configure GPIO pins : vu_nRST_Pin LD2_Pin */
  GPIO_InitStruct.Pin = vu_nRST_Pin|LD2_Pin;
 80006cc:	2321      	movs	r3, #33	@ 0x21
 80006ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d0:	2301      	movs	r3, #1
 80006d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d8:	2300      	movs	r3, #0
 80006da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006dc:	f107 0314 	add.w	r3, r7, #20
 80006e0:	4619      	mov	r1, r3
 80006e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e6:	f001 f8af 	bl	8001848 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 80006ea:	2380      	movs	r3, #128	@ 0x80
 80006ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ee:	2301      	movs	r3, #1
 80006f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f6:	2300      	movs	r3, #0
 80006f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 80006fa:	f107 0314 	add.w	r3, r7, #20
 80006fe:	4619      	mov	r1, r3
 8000700:	4804      	ldr	r0, [pc, #16]	@ (8000714 <MX_GPIO_Init+0xfc>)
 8000702:	f001 f8a1 	bl	8001848 <HAL_GPIO_Init>

}
 8000706:	bf00      	nop
 8000708:	3728      	adds	r7, #40	@ 0x28
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40021000 	.word	0x40021000
 8000714:	48000400 	.word	0x48000400
 8000718:	48000800 	.word	0x48000800

0800071c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000720:	4b1b      	ldr	r3, [pc, #108]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <MX_I2C2_Init+0x78>)
 8000724:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10B17DB5;
 8000726:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000728:	4a1b      	ldr	r2, [pc, #108]	@ (8000798 <MX_I2C2_Init+0x7c>)
 800072a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800072c:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <MX_I2C2_Init+0x74>)
 800072e:	2200      	movs	r2, #0
 8000730:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000732:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000734:	2201      	movs	r2, #1
 8000736:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000738:	4b15      	ldr	r3, [pc, #84]	@ (8000790 <MX_I2C2_Init+0x74>)
 800073a:	2200      	movs	r2, #0
 800073c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800073e:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000740:	2200      	movs	r2, #0
 8000742:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000744:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000746:	2200      	movs	r2, #0
 8000748:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800074a:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <MX_I2C2_Init+0x74>)
 800074c:	2200      	movs	r2, #0
 800074e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000750:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000752:	2200      	movs	r2, #0
 8000754:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000756:	480e      	ldr	r0, [pc, #56]	@ (8000790 <MX_I2C2_Init+0x74>)
 8000758:	f001 fa52 	bl	8001c00 <HAL_I2C_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000762:	f000 fafb 	bl	8000d5c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000766:	2100      	movs	r1, #0
 8000768:	4809      	ldr	r0, [pc, #36]	@ (8000790 <MX_I2C2_Init+0x74>)
 800076a:	f001 fae4 	bl	8001d36 <HAL_I2CEx_ConfigAnalogFilter>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000774:	f000 faf2 	bl	8000d5c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000778:	2100      	movs	r1, #0
 800077a:	4805      	ldr	r0, [pc, #20]	@ (8000790 <MX_I2C2_Init+0x74>)
 800077c:	f001 fb26 	bl	8001dcc <HAL_I2CEx_ConfigDigitalFilter>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000786:	f000 fae9 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000690 	.word	0x20000690
 8000794:	40005800 	.word	0x40005800
 8000798:	10b17db5 	.word	0x10b17db5

0800079c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b0ac      	sub	sp, #176	@ 0xb0
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
 80007ac:	605a      	str	r2, [r3, #4]
 80007ae:	609a      	str	r2, [r3, #8]
 80007b0:	60da      	str	r2, [r3, #12]
 80007b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007b4:	f107 0314 	add.w	r3, r7, #20
 80007b8:	2288      	movs	r2, #136	@ 0x88
 80007ba:	2100      	movs	r1, #0
 80007bc:	4618      	mov	r0, r3
 80007be:	f008 fbb9 	bl	8008f34 <memset>
  if(i2cHandle->Instance==I2C2)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4a21      	ldr	r2, [pc, #132]	@ (800084c <HAL_I2C_MspInit+0xb0>)
 80007c8:	4293      	cmp	r3, r2
 80007ca:	d13b      	bne.n	8000844 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80007cc:	2380      	movs	r3, #128	@ 0x80
 80007ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80007d0:	2300      	movs	r3, #0
 80007d2:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007d4:	f107 0314 	add.w	r3, r7, #20
 80007d8:	4618      	mov	r0, r3
 80007da:	f002 fb1d 	bl	8002e18 <HAL_RCCEx_PeriphCLKConfig>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80007e4:	f000 faba 	bl	8000d5c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e8:	4b19      	ldr	r3, [pc, #100]	@ (8000850 <HAL_I2C_MspInit+0xb4>)
 80007ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ec:	4a18      	ldr	r2, [pc, #96]	@ (8000850 <HAL_I2C_MspInit+0xb4>)
 80007ee:	f043 0302 	orr.w	r3, r3, #2
 80007f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f4:	4b16      	ldr	r3, [pc, #88]	@ (8000850 <HAL_I2C_MspInit+0xb4>)
 80007f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f8:	f003 0302 	and.w	r3, r3, #2
 80007fc:	613b      	str	r3, [r7, #16]
 80007fe:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000800:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000804:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000808:	2312      	movs	r3, #18
 800080a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	2300      	movs	r3, #0
 8000810:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000814:	2303      	movs	r3, #3
 8000816:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800081a:	2304      	movs	r3, #4
 800081c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000820:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000824:	4619      	mov	r1, r3
 8000826:	480b      	ldr	r0, [pc, #44]	@ (8000854 <HAL_I2C_MspInit+0xb8>)
 8000828:	f001 f80e 	bl	8001848 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800082c:	4b08      	ldr	r3, [pc, #32]	@ (8000850 <HAL_I2C_MspInit+0xb4>)
 800082e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000830:	4a07      	ldr	r2, [pc, #28]	@ (8000850 <HAL_I2C_MspInit+0xb4>)
 8000832:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000836:	6593      	str	r3, [r2, #88]	@ 0x58
 8000838:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <HAL_I2C_MspInit+0xb4>)
 800083a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800083c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000844:	bf00      	nop
 8000846:	37b0      	adds	r7, #176	@ 0xb0
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40005800 	.word	0x40005800
 8000850:	40021000 	.word	0x40021000
 8000854:	48000400 	.word	0x48000400

08000858 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000860:	1d39      	adds	r1, r7, #4
 8000862:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000866:	2201      	movs	r2, #1
 8000868:	4803      	ldr	r0, [pc, #12]	@ (8000878 <__io_putchar+0x20>)
 800086a:	f005 f9b1 	bl	8005bd0 <HAL_UART_Transmit>
	return chr;
 800086e:	687b      	ldr	r3, [r7, #4]
}
 8000870:	4618      	mov	r0, r3
 8000872:	3708      	adds	r7, #8
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	200008a4 	.word	0x200008a4

0800087c <drv_uart_receive>:

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
 8000884:	460b      	mov	r3, r1
 8000886:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8000888:	887a      	ldrh	r2, [r7, #2]
 800088a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800088e:	6879      	ldr	r1, [r7, #4]
 8000890:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <drv_uart_receive+0x24>)
 8000892:	f005 fa26 	bl	8005ce2 <HAL_UART_Receive>
	return 0;
 8000896:	2300      	movs	r3, #0
}
 8000898:	4618      	mov	r0, r3
 800089a:	3708      	adds	r7, #8
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	200008a4 	.word	0x200008a4

080008a4 <drv_uart_transmit>:

uint8_t drv_uart_transmit(char * pData, uint16_t size)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	460b      	mov	r3, r1
 80008ae:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 80008b0:	887a      	ldrh	r2, [r7, #2]
 80008b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008b6:	6879      	ldr	r1, [r7, #4]
 80008b8:	4803      	ldr	r0, [pc, #12]	@ (80008c8 <drv_uart_transmit+0x24>)
 80008ba:	f005 f989 	bl	8005bd0 <HAL_UART_Transmit>
	return 0;
 80008be:	2300      	movs	r3, #0
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3708      	adds	r7, #8
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	200008a4 	.word	0x200008a4

080008cc <fonction>:
//		vTaskDelay(500);
//	}
//}

int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b086      	sub	sp, #24
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	60f8      	str	r0, [r7, #12]
 80008d4:	60b9      	str	r1, [r7, #8]
 80008d6:	607a      	str	r2, [r7, #4]
	printf("Je suis une fonction bidon\r\n");
 80008d8:	480f      	ldr	r0, [pc, #60]	@ (8000918 <fonction+0x4c>)
 80008da:	f008 fa15 	bl	8008d08 <puts>

	printf("argc = %d\r\n", argc);
 80008de:	68b9      	ldr	r1, [r7, #8]
 80008e0:	480e      	ldr	r0, [pc, #56]	@ (800091c <fonction+0x50>)
 80008e2:	f008 f9a9 	bl	8008c38 <iprintf>

	for (int i = 0 ; i < argc ; i++)
 80008e6:	2300      	movs	r3, #0
 80008e8:	617b      	str	r3, [r7, #20]
 80008ea:	e00c      	b.n	8000906 <fonction+0x3a>
	{
		printf("argv[%d] = %s\r\n", i, argv[i]);
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	009b      	lsls	r3, r3, #2
 80008f0:	687a      	ldr	r2, [r7, #4]
 80008f2:	4413      	add	r3, r2
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	461a      	mov	r2, r3
 80008f8:	6979      	ldr	r1, [r7, #20]
 80008fa:	4809      	ldr	r0, [pc, #36]	@ (8000920 <fonction+0x54>)
 80008fc:	f008 f99c 	bl	8008c38 <iprintf>
	for (int i = 0 ; i < argc ; i++)
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	3301      	adds	r3, #1
 8000904:	617b      	str	r3, [r7, #20]
 8000906:	697a      	ldr	r2, [r7, #20]
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	429a      	cmp	r2, r3
 800090c:	dbee      	blt.n	80008ec <fonction+0x20>
	}

	return 0;
 800090e:	2300      	movs	r3, #0
}
 8000910:	4618      	mov	r0, r3
 8000912:	3718      	adds	r7, #24
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	08009ea0 	.word	0x08009ea0
 800091c:	08009ebc 	.word	0x08009ebc
 8000920:	08009ec8 	.word	0x08009ec8

08000924 <addition>:

int addition(h_shell_t * h_shell, int argc, char ** argv)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b088      	sub	sp, #32
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	60b9      	str	r1, [r7, #8]
 800092e:	607a      	str	r2, [r7, #4]
	if (argc != 3)
 8000930:	68bb      	ldr	r3, [r7, #8]
 8000932:	2b03      	cmp	r3, #3
 8000934:	d005      	beq.n	8000942 <addition+0x1e>
	{
		printf("Error: expected two arguments\r\n");
 8000936:	4811      	ldr	r0, [pc, #68]	@ (800097c <addition+0x58>)
 8000938:	f008 f9e6 	bl	8008d08 <puts>
		return -1;
 800093c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000940:	e018      	b.n	8000974 <addition+0x50>
	}

	int a = atoi(argv[1]);
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	3304      	adds	r3, #4
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4618      	mov	r0, r3
 800094a:	f008 f82b 	bl	80089a4 <atoi>
 800094e:	61f8      	str	r0, [r7, #28]
	int b = atoi(argv[2]);
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3308      	adds	r3, #8
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4618      	mov	r0, r3
 8000958:	f008 f824 	bl	80089a4 <atoi>
 800095c:	61b8      	str	r0, [r7, #24]
	int c = a + b;
 800095e:	69fa      	ldr	r2, [r7, #28]
 8000960:	69bb      	ldr	r3, [r7, #24]
 8000962:	4413      	add	r3, r2
 8000964:	617b      	str	r3, [r7, #20]

	printf("%d + %d = %d\r\n", a, b, c);
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	69ba      	ldr	r2, [r7, #24]
 800096a:	69f9      	ldr	r1, [r7, #28]
 800096c:	4804      	ldr	r0, [pc, #16]	@ (8000980 <addition+0x5c>)
 800096e:	f008 f963 	bl	8008c38 <iprintf>

	return 0;
 8000972:	2300      	movs	r3, #0
}
 8000974:	4618      	mov	r0, r3
 8000976:	3720      	adds	r7, #32
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	08009ed8 	.word	0x08009ed8
 8000980:	08009ef8 	.word	0x08009ef8

08000984 <chenillard>:
int chenillard(h_shell_t * h_shell, int argc, char ** argv)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b086      	sub	sp, #24
 8000988:	af00      	add	r7, sp, #0
 800098a:	60f8      	str	r0, [r7, #12]
 800098c:	60b9      	str	r1, [r7, #8]
 800098e:	607a      	str	r2, [r7, #4]
	if (argc != 2)
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	2b02      	cmp	r3, #2
 8000994:	d005      	beq.n	80009a2 <chenillard+0x1e>
	{
		printf("Error: expected one arguments\r\n");
 8000996:	4810      	ldr	r0, [pc, #64]	@ (80009d8 <chenillard+0x54>)
 8000998:	f008 f9b6 	bl	8008d08 <puts>
		return -1;
 800099c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009a0:	e015      	b.n	80009ce <chenillard+0x4a>
	}
	int a = atoi(argv[1]);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	3304      	adds	r3, #4
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4618      	mov	r0, r3
 80009aa:	f007 fffb 	bl	80089a4 <atoi>
 80009ae:	6178      	str	r0, [r7, #20]
	if (a <= 15){
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	2b0f      	cmp	r3, #15
 80009b4:	dc0a      	bgt.n	80009cc <chenillard+0x48>
		MCP23S17_SetAllPinsLow();
 80009b6:	f006 fa2f 	bl	8006e18 <MCP23S17_SetAllPinsLow>
		MCP23S17_SetLed(a);
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	b2db      	uxtb	r3, r3
 80009be:	4618      	mov	r0, r3
 80009c0:	f006 fa36 	bl	8006e30 <MCP23S17_SetLed>
		printf("Led %d \r\n", a);
 80009c4:	6979      	ldr	r1, [r7, #20]
 80009c6:	4805      	ldr	r0, [pc, #20]	@ (80009dc <chenillard+0x58>)
 80009c8:	f008 f936 	bl	8008c38 <iprintf>
	}

	return 0;
 80009cc:	2300      	movs	r3, #0
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	3718      	adds	r7, #24
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	08009f08 	.word	0x08009f08
 80009dc:	08009f28 	.word	0x08009f28

080009e0 <task_shell>:

void task_shell(void * unused)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
	shell_init(&h_shell);
 80009e8:	480d      	ldr	r0, [pc, #52]	@ (8000a20 <task_shell+0x40>)
 80009ea:	f007 fe7b 	bl	80086e4 <shell_init>
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 80009ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000a24 <task_shell+0x44>)
 80009f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000a28 <task_shell+0x48>)
 80009f2:	2166      	movs	r1, #102	@ 0x66
 80009f4:	480a      	ldr	r0, [pc, #40]	@ (8000a20 <task_shell+0x40>)
 80009f6:	f007 fea9 	bl	800874c <shell_add>
	shell_add(&h_shell, 'a', addition, "Ma super addition");
 80009fa:	4b0c      	ldr	r3, [pc, #48]	@ (8000a2c <task_shell+0x4c>)
 80009fc:	4a0c      	ldr	r2, [pc, #48]	@ (8000a30 <task_shell+0x50>)
 80009fe:	2161      	movs	r1, #97	@ 0x61
 8000a00:	4807      	ldr	r0, [pc, #28]	@ (8000a20 <task_shell+0x40>)
 8000a02:	f007 fea3 	bl	800874c <shell_add>
	shell_add(&h_shell, 'c', chenillard, "Mes LEDS sont folles !");
 8000a06:	4b0b      	ldr	r3, [pc, #44]	@ (8000a34 <task_shell+0x54>)
 8000a08:	4a0b      	ldr	r2, [pc, #44]	@ (8000a38 <task_shell+0x58>)
 8000a0a:	2163      	movs	r1, #99	@ 0x63
 8000a0c:	4804      	ldr	r0, [pc, #16]	@ (8000a20 <task_shell+0x40>)
 8000a0e:	f007 fe9d 	bl	800874c <shell_add>
	shell_run(&h_shell);
 8000a12:	4803      	ldr	r0, [pc, #12]	@ (8000a20 <task_shell+0x40>)
 8000a14:	f007 ff44 	bl	80088a0 <shell_run>

	// Une t√¢che ne doit *JAMAIS* retourner
	// Ici elle ne retourne pas parce qu'il y a une boucle infinie dans shell_run();
}
 8000a18:	bf00      	nop
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000000 	.word	0x20000000
 8000a24:	08009f34 	.word	0x08009f34
 8000a28:	080008cd 	.word	0x080008cd
 8000a2c:	08009f4c 	.word	0x08009f4c
 8000a30:	08000925 	.word	0x08000925
 8000a34:	08009f60 	.word	0x08009f60
 8000a38:	08000985 	.word	0x08000985

08000a3c <task_led>:
		shell_uart_rx_callback(&h_shell);
	}
}

void task_led(void * unused)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
	for (;;)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000a44:	2120      	movs	r1, #32
 8000a46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a4a:	f001 f8bf 	bl	8001bcc <HAL_GPIO_TogglePin>
		vTaskDelay(250);
 8000a4e:	20fa      	movs	r0, #250	@ 0xfa
 8000a50:	f006 fddc 	bl	800760c <vTaskDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000a54:	bf00      	nop
 8000a56:	e7f5      	b.n	8000a44 <task_led+0x8>

08000a58 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000a5e:	f000 fdad 	bl	80015bc <HAL_Init>
	/* USER CODE END Ini//



	/* Configure the system clock */
	SystemClock_Config();
 8000a62:	f000 f8e9 	bl	8000c38 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8000a66:	f000 f939 	bl	8000cdc <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000a6a:	f7ff fdd5 	bl	8000618 <MX_GPIO_Init>
	MX_I2C2_Init();
 8000a6e:	f7ff fe55 	bl	800071c <MX_I2C2_Init>
	MX_SAI2_Init();
 8000a72:	f000 f979 	bl	8000d68 <MX_SAI2_Init>
	MX_SPI3_Init();
 8000a76:	f000 fa41 	bl	8000efc <MX_SPI3_Init>
	MX_USART2_UART_Init();
 8000a7a:	f000 fc5d 	bl	8001338 <MX_USART2_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000a7e:	f000 fce7 	bl	8001450 <MX_USB_OTG_FS_PCD_Init>
	/* USER CODE BEGIN 2 */

	HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, RESET);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2101      	movs	r1, #1
 8000a86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a8a:	f001 f887 	bl	8001b9c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000a8e:	2001      	movs	r0, #1
 8000a90:	f000 fdd4 	bl	800163c <HAL_Delay>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 8000a94:	2201      	movs	r2, #1
 8000a96:	2180      	movs	r1, #128	@ 0x80
 8000a98:	485f      	ldr	r0, [pc, #380]	@ (8000c18 <main+0x1c0>)
 8000a9a:	f001 f87f 	bl	8001b9c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000a9e:	2001      	movs	r0, #1
 8000aa0:	f000 fdcc 	bl	800163c <HAL_Delay>
	HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, SET);
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aac:	f001 f876 	bl	8001b9c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000ab0:	200a      	movs	r0, #10
 8000ab2:	f000 fdc3 	bl	800163c <HAL_Delay>

	uint8_t data[3];

	data[0] = OPCODE;
 8000ab6:	2340      	movs	r3, #64	@ 0x40
 8000ab8:	713b      	strb	r3, [r7, #4]
	data[1] = GPIOA_VALUE;
 8000aba:	2312      	movs	r3, #18
 8000abc:	717b      	strb	r3, [r7, #5]
	data[2] = 0xFF;
 8000abe:	23ff      	movs	r3, #255	@ 0xff
 8000ac0:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2180      	movs	r1, #128	@ 0x80
 8000ac6:	4854      	ldr	r0, [pc, #336]	@ (8000c18 <main+0x1c0>)
 8000ac8:	f001 f868 	bl	8001b9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, 100);
 8000acc:	1d39      	adds	r1, r7, #4
 8000ace:	2364      	movs	r3, #100	@ 0x64
 8000ad0:	2203      	movs	r2, #3
 8000ad2:	4852      	ldr	r0, [pc, #328]	@ (8000c1c <main+0x1c4>)
 8000ad4:	f004 f86f 	bl	8004bb6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 8000ad8:	2201      	movs	r2, #1
 8000ada:	2180      	movs	r1, #128	@ 0x80
 8000adc:	484e      	ldr	r0, [pc, #312]	@ (8000c18 <main+0x1c0>)
 8000ade:	f001 f85d 	bl	8001b9c <HAL_GPIO_WritePin>

	data[0] = OPCODE;
 8000ae2:	2340      	movs	r3, #64	@ 0x40
 8000ae4:	713b      	strb	r3, [r7, #4]
	data[1] = GPIOB_VALUE;
 8000ae6:	2313      	movs	r3, #19
 8000ae8:	717b      	strb	r3, [r7, #5]
	data[2] = 0xFF;
 8000aea:	23ff      	movs	r3, #255	@ 0xff
 8000aec:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET);
 8000aee:	2200      	movs	r2, #0
 8000af0:	2180      	movs	r1, #128	@ 0x80
 8000af2:	4849      	ldr	r0, [pc, #292]	@ (8000c18 <main+0x1c0>)
 8000af4:	f001 f852 	bl	8001b9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, 100);
 8000af8:	1d39      	adds	r1, r7, #4
 8000afa:	2364      	movs	r3, #100	@ 0x64
 8000afc:	2203      	movs	r2, #3
 8000afe:	4847      	ldr	r0, [pc, #284]	@ (8000c1c <main+0x1c4>)
 8000b00:	f004 f859 	bl	8004bb6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 8000b04:	2201      	movs	r2, #1
 8000b06:	2180      	movs	r1, #128	@ 0x80
 8000b08:	4843      	ldr	r0, [pc, #268]	@ (8000c18 <main+0x1c0>)
 8000b0a:	f001 f847 	bl	8001b9c <HAL_GPIO_WritePin>
	data[0] = OPCODE;
 8000b0e:	2340      	movs	r3, #64	@ 0x40
 8000b10:	713b      	strb	r3, [r7, #4]
	data[1] = IODIRA_Reg;
 8000b12:	2300      	movs	r3, #0
 8000b14:	717b      	strb	r3, [r7, #5]
	data[2] = MODE_OUTPUT_MCP;
 8000b16:	2300      	movs	r3, #0
 8000b18:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2180      	movs	r1, #128	@ 0x80
 8000b1e:	483e      	ldr	r0, [pc, #248]	@ (8000c18 <main+0x1c0>)
 8000b20:	f001 f83c 	bl	8001b9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, 100);
 8000b24:	1d39      	adds	r1, r7, #4
 8000b26:	2364      	movs	r3, #100	@ 0x64
 8000b28:	2203      	movs	r2, #3
 8000b2a:	483c      	ldr	r0, [pc, #240]	@ (8000c1c <main+0x1c4>)
 8000b2c:	f004 f843 	bl	8004bb6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 8000b30:	2201      	movs	r2, #1
 8000b32:	2180      	movs	r1, #128	@ 0x80
 8000b34:	4838      	ldr	r0, [pc, #224]	@ (8000c18 <main+0x1c0>)
 8000b36:	f001 f831 	bl	8001b9c <HAL_GPIO_WritePin>

	data[0] = OPCODE;
 8000b3a:	2340      	movs	r3, #64	@ 0x40
 8000b3c:	713b      	strb	r3, [r7, #4]
	data[1] = IODIRB_Reg;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	717b      	strb	r3, [r7, #5]
	data[2] = MODE_OUTPUT_MCP;
 8000b42:	2300      	movs	r3, #0
 8000b44:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2180      	movs	r1, #128	@ 0x80
 8000b4a:	4833      	ldr	r0, [pc, #204]	@ (8000c18 <main+0x1c0>)
 8000b4c:	f001 f826 	bl	8001b9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, 100);
 8000b50:	1d39      	adds	r1, r7, #4
 8000b52:	2364      	movs	r3, #100	@ 0x64
 8000b54:	2203      	movs	r2, #3
 8000b56:	4831      	ldr	r0, [pc, #196]	@ (8000c1c <main+0x1c4>)
 8000b58:	f004 f82d 	bl	8004bb6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	2180      	movs	r1, #128	@ 0x80
 8000b60:	482d      	ldr	r0, [pc, #180]	@ (8000c18 <main+0x1c0>)
 8000b62:	f001 f81b 	bl	8001b9c <HAL_GPIO_WritePin>

	//	HAL_Delay(100);

	data[0] = OPCODE;
 8000b66:	2340      	movs	r3, #64	@ 0x40
 8000b68:	713b      	strb	r3, [r7, #4]
	data[1] = GPIOA_VALUE;
 8000b6a:	2312      	movs	r3, #18
 8000b6c:	717b      	strb	r3, [r7, #5]
	data[2] = 0x55;
 8000b6e:	2355      	movs	r3, #85	@ 0x55
 8000b70:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2180      	movs	r1, #128	@ 0x80
 8000b76:	4828      	ldr	r0, [pc, #160]	@ (8000c18 <main+0x1c0>)
 8000b78:	f001 f810 	bl	8001b9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, 100);
 8000b7c:	1d39      	adds	r1, r7, #4
 8000b7e:	2364      	movs	r3, #100	@ 0x64
 8000b80:	2203      	movs	r2, #3
 8000b82:	4826      	ldr	r0, [pc, #152]	@ (8000c1c <main+0x1c4>)
 8000b84:	f004 f817 	bl	8004bb6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 8000b88:	2201      	movs	r2, #1
 8000b8a:	2180      	movs	r1, #128	@ 0x80
 8000b8c:	4822      	ldr	r0, [pc, #136]	@ (8000c18 <main+0x1c0>)
 8000b8e:	f001 f805 	bl	8001b9c <HAL_GPIO_WritePin>

	data[0] = OPCODE;
 8000b92:	2340      	movs	r3, #64	@ 0x40
 8000b94:	713b      	strb	r3, [r7, #4]
	data[1] = GPIOB_VALUE;
 8000b96:	2313      	movs	r3, #19
 8000b98:	717b      	strb	r3, [r7, #5]
	data[2] = 0xAA;
 8000b9a:	23aa      	movs	r3, #170	@ 0xaa
 8000b9c:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET);
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2180      	movs	r1, #128	@ 0x80
 8000ba2:	481d      	ldr	r0, [pc, #116]	@ (8000c18 <main+0x1c0>)
 8000ba4:	f000 fffa 	bl	8001b9c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, 3, 100);
 8000ba8:	1d39      	adds	r1, r7, #4
 8000baa:	2364      	movs	r3, #100	@ 0x64
 8000bac:	2203      	movs	r2, #3
 8000bae:	481b      	ldr	r0, [pc, #108]	@ (8000c1c <main+0x1c4>)
 8000bb0:	f004 f801 	bl	8004bb6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2180      	movs	r1, #128	@ 0x80
 8000bb8:	4817      	ldr	r0, [pc, #92]	@ (8000c18 <main+0x1c0>)
 8000bba:	f000 ffef 	bl	8001b9c <HAL_GPIO_WritePin>
	//  if (xTaskCreate(task_xpander, "xpander", 256, NULL, 3, NULL) != pdPASS)
	//    	{
	//    		printf("Error creating task xpander\r\n");
	//    		Error_Handler();
	//    	}
	if (xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL) != pdPASS)
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	9301      	str	r3, [sp, #4]
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	9300      	str	r3, [sp, #0]
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bcc:	4914      	ldr	r1, [pc, #80]	@ (8000c20 <main+0x1c8>)
 8000bce:	4815      	ldr	r0, [pc, #84]	@ (8000c24 <main+0x1cc>)
 8000bd0:	f006 fbcc 	bl	800736c <xTaskCreate>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d004      	beq.n	8000be4 <main+0x18c>
	{
		printf("Error creating task Shell\r\n");
 8000bda:	4813      	ldr	r0, [pc, #76]	@ (8000c28 <main+0x1d0>)
 8000bdc:	f008 f894 	bl	8008d08 <puts>
		Error_Handler();
 8000be0:	f000 f8bc 	bl	8000d5c <Error_Handler>
	}

	if (xTaskCreate(task_led, "LED", 128, NULL, 2, NULL) != pdPASS)
 8000be4:	2300      	movs	r3, #0
 8000be6:	9301      	str	r3, [sp, #4]
 8000be8:	2302      	movs	r3, #2
 8000bea:	9300      	str	r3, [sp, #0]
 8000bec:	2300      	movs	r3, #0
 8000bee:	2280      	movs	r2, #128	@ 0x80
 8000bf0:	490e      	ldr	r1, [pc, #56]	@ (8000c2c <main+0x1d4>)
 8000bf2:	480f      	ldr	r0, [pc, #60]	@ (8000c30 <main+0x1d8>)
 8000bf4:	f006 fbba 	bl	800736c <xTaskCreate>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d004      	beq.n	8000c08 <main+0x1b0>
	{
		printf("Error creating task LED\r\n");
 8000bfe:	480d      	ldr	r0, [pc, #52]	@ (8000c34 <main+0x1dc>)
 8000c00:	f008 f882 	bl	8008d08 <puts>
		Error_Handler();
 8000c04:	f000 f8aa 	bl	8000d5c <Error_Handler>
	}
	vTaskStartScheduler();
 8000c08:	f006 fd36 	bl	8007678 <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000c0c:	f7ff fce0 	bl	80005d0 <MX_FREERTOS_Init>
	//
	//	/* Start scheduler */
	osKernelStart();
 8000c10:	f006 f96c 	bl	8006eec <osKernelStart>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */



	while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <main+0x1bc>
 8000c18:	48000400 	.word	0x48000400
 8000c1c:	200007f0 	.word	0x200007f0
 8000c20:	08009f78 	.word	0x08009f78
 8000c24:	080009e1 	.word	0x080009e1
 8000c28:	08009f80 	.word	0x08009f80
 8000c2c:	08009f9c 	.word	0x08009f9c
 8000c30:	08000a3d 	.word	0x08000a3d
 8000c34:	08009fa0 	.word	0x08009fa0

08000c38 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b096      	sub	sp, #88	@ 0x58
 8000c3c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	2244      	movs	r2, #68	@ 0x44
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f008 f974 	bl	8008f34 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c4c:	463b      	mov	r3, r7
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	609a      	str	r2, [r3, #8]
 8000c56:	60da      	str	r2, [r3, #12]
 8000c58:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c5a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c5e:	f001 fa43 	bl	80020e8 <HAL_PWREx_ControlVoltageScaling>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <SystemClock_Config+0x34>
	{
		Error_Handler();
 8000c68:	f000 f878 	bl	8000d5c <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000c6c:	2310      	movs	r3, #16
 8000c6e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000c70:	2301      	movs	r3, #1
 8000c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8000c78:	2370      	movs	r3, #112	@ 0x70
 8000c7a:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000c80:	2301      	movs	r3, #1
 8000c82:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000c84:	2301      	movs	r3, #1
 8000c86:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 16;
 8000c88:	2310      	movs	r3, #16
 8000c8a:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c8c:	2307      	movs	r3, #7
 8000c8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c90:	2302      	movs	r3, #2
 8000c92:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c94:	2302      	movs	r3, #2
 8000c96:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c98:	f107 0314 	add.w	r3, r7, #20
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f001 fa89 	bl	80021b4 <HAL_RCC_OscConfig>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <SystemClock_Config+0x74>
	{
		Error_Handler();
 8000ca8:	f000 f858 	bl	8000d5c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cac:	230f      	movs	r3, #15
 8000cae:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000cc0:	463b      	mov	r3, r7
 8000cc2:	2103      	movs	r1, #3
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f001 fe51 	bl	800296c <HAL_RCC_ClockConfig>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <SystemClock_Config+0x9c>
	{
		Error_Handler();
 8000cd0:	f000 f844 	bl	8000d5c <Error_Handler>
	}
}
 8000cd4:	bf00      	nop
 8000cd6:	3758      	adds	r7, #88	@ 0x58
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b0a2      	sub	sp, #136	@ 0x88
 8000ce0:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ce2:	463b      	mov	r3, r7
 8000ce4:	2288      	movs	r2, #136	@ 0x88
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f008 f923 	bl	8008f34 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2|RCC_PERIPHCLK_USB;
 8000cee:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000cf2:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	66bb      	str	r3, [r7, #104]	@ 0x68
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000cf8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000cfc:	66fb      	str	r3, [r7, #108]	@ 0x6c
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000d02:	2301      	movs	r3, #1
 8000d04:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000d06:	2318      	movs	r3, #24
 8000d08:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000d0a:	2307      	movs	r3, #7
 8000d0c:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8000d0e:	2304      	movs	r3, #4
 8000d10:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000d12:	2302      	movs	r3, #2
 8000d14:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK;
 8000d16:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d1a:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d1c:	463b      	mov	r3, r7
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f002 f87a 	bl	8002e18 <HAL_RCCEx_PeriphCLKConfig>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <PeriphCommonClock_Config+0x52>
	{
		Error_Handler();
 8000d2a:	f000 f817 	bl	8000d5c <Error_Handler>
	}
}
 8000d2e:	bf00      	nop
 8000d30:	3788      	adds	r7, #136	@ 0x88
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a04      	ldr	r2, [pc, #16]	@ (8000d58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d101      	bne.n	8000d4e <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000d4a:	f000 fc57 	bl	80015fc <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40001000 	.word	0x40001000

08000d5c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d60:	b672      	cpsid	i
}
 8000d62:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000d64:	bf00      	nop
 8000d66:	e7fd      	b.n	8000d64 <Error_Handler+0x8>

08000d68 <MX_SAI2_Init>:
SAI_HandleTypeDef hsai_BlockA2;
SAI_HandleTypeDef hsai_BlockB2;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000d6c:	4b29      	ldr	r3, [pc, #164]	@ (8000e14 <MX_SAI2_Init+0xac>)
 8000d6e:	4a2a      	ldr	r2, [pc, #168]	@ (8000e18 <MX_SAI2_Init+0xb0>)
 8000d70:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000d72:	4b28      	ldr	r3, [pc, #160]	@ (8000e14 <MX_SAI2_Init+0xac>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000d78:	4b26      	ldr	r3, [pc, #152]	@ (8000e14 <MX_SAI2_Init+0xac>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000d7e:	4b25      	ldr	r3, [pc, #148]	@ (8000e14 <MX_SAI2_Init+0xac>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000d84:	4b23      	ldr	r3, [pc, #140]	@ (8000e14 <MX_SAI2_Init+0xac>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000d8a:	4b22      	ldr	r3, [pc, #136]	@ (8000e14 <MX_SAI2_Init+0xac>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8000d90:	4b20      	ldr	r3, [pc, #128]	@ (8000e14 <MX_SAI2_Init+0xac>)
 8000d92:	4a22      	ldr	r2, [pc, #136]	@ (8000e1c <MX_SAI2_Init+0xb4>)
 8000d94:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000d96:	4b1f      	ldr	r3, [pc, #124]	@ (8000e14 <MX_SAI2_Init+0xac>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000d9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000e14 <MX_SAI2_Init+0xac>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000da2:	4b1c      	ldr	r3, [pc, #112]	@ (8000e14 <MX_SAI2_Init+0xac>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000da8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e14 <MX_SAI2_Init+0xac>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000dae:	2302      	movs	r3, #2
 8000db0:	2200      	movs	r2, #0
 8000db2:	2100      	movs	r1, #0
 8000db4:	4817      	ldr	r0, [pc, #92]	@ (8000e14 <MX_SAI2_Init+0xac>)
 8000db6:	f003 fb49 	bl	800444c <HAL_SAI_InitProtocol>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_SAI2_Init+0x5c>
  {
    Error_Handler();
 8000dc0:	f7ff ffcc 	bl	8000d5c <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000dc4:	4b16      	ldr	r3, [pc, #88]	@ (8000e20 <MX_SAI2_Init+0xb8>)
 8000dc6:	4a17      	ldr	r2, [pc, #92]	@ (8000e24 <MX_SAI2_Init+0xbc>)
 8000dc8:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000dca:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <MX_SAI2_Init+0xb8>)
 8000dcc:	2203      	movs	r2, #3
 8000dce:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000dd0:	4b13      	ldr	r3, [pc, #76]	@ (8000e20 <MX_SAI2_Init+0xb8>)
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000dd6:	4b12      	ldr	r3, [pc, #72]	@ (8000e20 <MX_SAI2_Init+0xb8>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000ddc:	4b10      	ldr	r3, [pc, #64]	@ (8000e20 <MX_SAI2_Init+0xb8>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000de2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e20 <MX_SAI2_Init+0xb8>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000de8:	4b0d      	ldr	r3, [pc, #52]	@ (8000e20 <MX_SAI2_Init+0xb8>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000dee:	4b0c      	ldr	r3, [pc, #48]	@ (8000e20 <MX_SAI2_Init+0xb8>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000df4:	4b0a      	ldr	r3, [pc, #40]	@ (8000e20 <MX_SAI2_Init+0xb8>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4807      	ldr	r0, [pc, #28]	@ (8000e20 <MX_SAI2_Init+0xb8>)
 8000e02:	f003 fb23 	bl	800444c <HAL_SAI_InitProtocol>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_SAI2_Init+0xa8>
  {
    Error_Handler();
 8000e0c:	f7ff ffa6 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	200006e4 	.word	0x200006e4
 8000e18:	40015804 	.word	0x40015804
 8000e1c:	0002ee00 	.word	0x0002ee00
 8000e20:	20000768 	.word	0x20000768
 8000e24:	40015824 	.word	0x40015824

08000e28 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b08a      	sub	sp, #40	@ 0x28
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a2b      	ldr	r2, [pc, #172]	@ (8000ee4 <HAL_SAI_MspInit+0xbc>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d125      	bne.n	8000e86 <HAL_SAI_MspInit+0x5e>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000e3a:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee8 <HAL_SAI_MspInit+0xc0>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d10b      	bne.n	8000e5a <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000e42:	4b2a      	ldr	r3, [pc, #168]	@ (8000eec <HAL_SAI_MspInit+0xc4>)
 8000e44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e46:	4a29      	ldr	r2, [pc, #164]	@ (8000eec <HAL_SAI_MspInit+0xc4>)
 8000e48:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e4c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e4e:	4b27      	ldr	r3, [pc, #156]	@ (8000eec <HAL_SAI_MspInit+0xc4>)
 8000e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e56:	613b      	str	r3, [r7, #16]
 8000e58:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8000e5a:	4b23      	ldr	r3, [pc, #140]	@ (8000ee8 <HAL_SAI_MspInit+0xc0>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	4a21      	ldr	r2, [pc, #132]	@ (8000ee8 <HAL_SAI_MspInit+0xc0>)
 8000e62:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000e64:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e72:	2300      	movs	r3, #0
 8000e74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000e76:	230d      	movs	r3, #13
 8000e78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	4619      	mov	r1, r3
 8000e80:	481b      	ldr	r0, [pc, #108]	@ (8000ef0 <HAL_SAI_MspInit+0xc8>)
 8000e82:	f000 fce1 	bl	8001848 <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI2_Block_B)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a1a      	ldr	r2, [pc, #104]	@ (8000ef4 <HAL_SAI_MspInit+0xcc>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d125      	bne.n	8000edc <HAL_SAI_MspInit+0xb4>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8000e90:	4b15      	ldr	r3, [pc, #84]	@ (8000ee8 <HAL_SAI_MspInit+0xc0>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d10b      	bne.n	8000eb0 <HAL_SAI_MspInit+0x88>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000e98:	4b14      	ldr	r3, [pc, #80]	@ (8000eec <HAL_SAI_MspInit+0xc4>)
 8000e9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e9c:	4a13      	ldr	r2, [pc, #76]	@ (8000eec <HAL_SAI_MspInit+0xc4>)
 8000e9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ea2:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ea4:	4b11      	ldr	r3, [pc, #68]	@ (8000eec <HAL_SAI_MspInit+0xc4>)
 8000ea6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ea8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8000eb0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee8 <HAL_SAI_MspInit+0xc0>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	4a0c      	ldr	r2, [pc, #48]	@ (8000ee8 <HAL_SAI_MspInit+0xc0>)
 8000eb8:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000eba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ebe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000ecc:	230d      	movs	r3, #13
 8000ece:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4808      	ldr	r0, [pc, #32]	@ (8000ef8 <HAL_SAI_MspInit+0xd0>)
 8000ed8:	f000 fcb6 	bl	8001848 <HAL_GPIO_Init>

    }
}
 8000edc:	bf00      	nop
 8000ede:	3728      	adds	r7, #40	@ 0x28
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	40015804 	.word	0x40015804
 8000ee8:	200007ec 	.word	0x200007ec
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	48000400 	.word	0x48000400
 8000ef4:	40015824 	.word	0x40015824
 8000ef8:	48000800 	.word	0x48000800

08000efc <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000f00:	4b1b      	ldr	r3, [pc, #108]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f02:	4a1c      	ldr	r2, [pc, #112]	@ (8000f74 <MX_SPI3_Init+0x78>)
 8000f04:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000f06:	4b1a      	ldr	r3, [pc, #104]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f08:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f0c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000f0e:	4b18      	ldr	r3, [pc, #96]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f14:	4b16      	ldr	r3, [pc, #88]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f16:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000f1a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f1c:	4b14      	ldr	r3, [pc, #80]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f22:	4b13      	ldr	r3, [pc, #76]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000f28:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f2e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000f30:	4b0f      	ldr	r3, [pc, #60]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f32:	2210      	movs	r2, #16
 8000f34:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f36:	4b0e      	ldr	r3, [pc, #56]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f42:	4b0b      	ldr	r3, [pc, #44]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000f48:	4b09      	ldr	r3, [pc, #36]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f4a:	2207      	movs	r2, #7
 8000f4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f4e:	4b08      	ldr	r3, [pc, #32]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f54:	4b06      	ldr	r3, [pc, #24]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f56:	2208      	movs	r2, #8
 8000f58:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000f5a:	4805      	ldr	r0, [pc, #20]	@ (8000f70 <MX_SPI3_Init+0x74>)
 8000f5c:	f003 fd88 	bl	8004a70 <HAL_SPI_Init>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000f66:	f7ff fef9 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000f6a:	bf00      	nop
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	200007f0 	.word	0x200007f0
 8000f74:	40003c00 	.word	0x40003c00

08000f78 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08a      	sub	sp, #40	@ 0x28
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a25      	ldr	r2, [pc, #148]	@ (800102c <HAL_SPI_MspInit+0xb4>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d144      	bne.n	8001024 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000f9a:	4b25      	ldr	r3, [pc, #148]	@ (8001030 <HAL_SPI_MspInit+0xb8>)
 8000f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f9e:	4a24      	ldr	r2, [pc, #144]	@ (8001030 <HAL_SPI_MspInit+0xb8>)
 8000fa0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000fa4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fa6:	4b22      	ldr	r3, [pc, #136]	@ (8001030 <HAL_SPI_MspInit+0xb8>)
 8000fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000faa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000fae:	613b      	str	r3, [r7, #16]
 8000fb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8001030 <HAL_SPI_MspInit+0xb8>)
 8000fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb6:	4a1e      	ldr	r2, [pc, #120]	@ (8001030 <HAL_SPI_MspInit+0xb8>)
 8000fb8:	f043 0304 	orr.w	r3, r3, #4
 8000fbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001030 <HAL_SPI_MspInit+0xb8>)
 8000fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc2:	f003 0304 	and.w	r3, r3, #4
 8000fc6:	60fb      	str	r3, [r7, #12]
 8000fc8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fca:	4b19      	ldr	r3, [pc, #100]	@ (8001030 <HAL_SPI_MspInit+0xb8>)
 8000fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fce:	4a18      	ldr	r2, [pc, #96]	@ (8001030 <HAL_SPI_MspInit+0xb8>)
 8000fd0:	f043 0302 	orr.w	r3, r3, #2
 8000fd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fd6:	4b16      	ldr	r3, [pc, #88]	@ (8001030 <HAL_SPI_MspInit+0xb8>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fda:	f003 0302 	and.w	r3, r3, #2
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000fe2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000fe6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ff4:	2306      	movs	r3, #6
 8000ff6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ff8:	f107 0314 	add.w	r3, r7, #20
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	480d      	ldr	r0, [pc, #52]	@ (8001034 <HAL_SPI_MspInit+0xbc>)
 8001000:	f000 fc22 	bl	8001848 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001004:	2320      	movs	r3, #32
 8001006:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001008:	2302      	movs	r3, #2
 800100a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001010:	2303      	movs	r3, #3
 8001012:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001014:	2306      	movs	r3, #6
 8001016:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	4619      	mov	r1, r3
 800101e:	4806      	ldr	r0, [pc, #24]	@ (8001038 <HAL_SPI_MspInit+0xc0>)
 8001020:	f000 fc12 	bl	8001848 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001024:	bf00      	nop
 8001026:	3728      	adds	r7, #40	@ 0x28
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40003c00 	.word	0x40003c00
 8001030:	40021000 	.word	0x40021000
 8001034:	48000800 	.word	0x48000800
 8001038:	48000400 	.word	0x48000400

0800103c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001042:	4b11      	ldr	r3, [pc, #68]	@ (8001088 <HAL_MspInit+0x4c>)
 8001044:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001046:	4a10      	ldr	r2, [pc, #64]	@ (8001088 <HAL_MspInit+0x4c>)
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	6613      	str	r3, [r2, #96]	@ 0x60
 800104e:	4b0e      	ldr	r3, [pc, #56]	@ (8001088 <HAL_MspInit+0x4c>)
 8001050:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	607b      	str	r3, [r7, #4]
 8001058:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800105a:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <HAL_MspInit+0x4c>)
 800105c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800105e:	4a0a      	ldr	r2, [pc, #40]	@ (8001088 <HAL_MspInit+0x4c>)
 8001060:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001064:	6593      	str	r3, [r2, #88]	@ 0x58
 8001066:	4b08      	ldr	r3, [pc, #32]	@ (8001088 <HAL_MspInit+0x4c>)
 8001068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800106a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800106e:	603b      	str	r3, [r7, #0]
 8001070:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	210f      	movs	r1, #15
 8001076:	f06f 0001 	mvn.w	r0, #1
 800107a:	f000 fbbb 	bl	80017f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40021000 	.word	0x40021000

0800108c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08e      	sub	sp, #56	@ 0x38
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001094:	2300      	movs	r3, #0
 8001096:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800109a:	4b34      	ldr	r3, [pc, #208]	@ (800116c <HAL_InitTick+0xe0>)
 800109c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800109e:	4a33      	ldr	r2, [pc, #204]	@ (800116c <HAL_InitTick+0xe0>)
 80010a0:	f043 0310 	orr.w	r3, r3, #16
 80010a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80010a6:	4b31      	ldr	r3, [pc, #196]	@ (800116c <HAL_InitTick+0xe0>)
 80010a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010aa:	f003 0310 	and.w	r3, r3, #16
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010b2:	f107 0210 	add.w	r2, r7, #16
 80010b6:	f107 0314 	add.w	r3, r7, #20
 80010ba:	4611      	mov	r1, r2
 80010bc:	4618      	mov	r0, r3
 80010be:	f001 fe19 	bl	8002cf4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80010c2:	6a3b      	ldr	r3, [r7, #32]
 80010c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d103      	bne.n	80010d4 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010cc:	f001 fde6 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 80010d0:	6378      	str	r0, [r7, #52]	@ 0x34
 80010d2:	e004      	b.n	80010de <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010d4:	f001 fde2 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 80010d8:	4603      	mov	r3, r0
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010e0:	4a23      	ldr	r2, [pc, #140]	@ (8001170 <HAL_InitTick+0xe4>)
 80010e2:	fba2 2303 	umull	r2, r3, r2, r3
 80010e6:	0c9b      	lsrs	r3, r3, #18
 80010e8:	3b01      	subs	r3, #1
 80010ea:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80010ec:	4b21      	ldr	r3, [pc, #132]	@ (8001174 <HAL_InitTick+0xe8>)
 80010ee:	4a22      	ldr	r2, [pc, #136]	@ (8001178 <HAL_InitTick+0xec>)
 80010f0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80010f2:	4b20      	ldr	r3, [pc, #128]	@ (8001174 <HAL_InitTick+0xe8>)
 80010f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010f8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80010fa:	4a1e      	ldr	r2, [pc, #120]	@ (8001174 <HAL_InitTick+0xe8>)
 80010fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010fe:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001100:	4b1c      	ldr	r3, [pc, #112]	@ (8001174 <HAL_InitTick+0xe8>)
 8001102:	2200      	movs	r2, #0
 8001104:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001106:	4b1b      	ldr	r3, [pc, #108]	@ (8001174 <HAL_InitTick+0xe8>)
 8001108:	2200      	movs	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800110c:	4b19      	ldr	r3, [pc, #100]	@ (8001174 <HAL_InitTick+0xe8>)
 800110e:	2200      	movs	r2, #0
 8001110:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001112:	4818      	ldr	r0, [pc, #96]	@ (8001174 <HAL_InitTick+0xe8>)
 8001114:	f004 fa48 	bl	80055a8 <HAL_TIM_Base_Init>
 8001118:	4603      	mov	r3, r0
 800111a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800111e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001122:	2b00      	cmp	r3, #0
 8001124:	d11b      	bne.n	800115e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001126:	4813      	ldr	r0, [pc, #76]	@ (8001174 <HAL_InitTick+0xe8>)
 8001128:	f004 faa0 	bl	800566c <HAL_TIM_Base_Start_IT>
 800112c:	4603      	mov	r3, r0
 800112e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001132:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001136:	2b00      	cmp	r3, #0
 8001138:	d111      	bne.n	800115e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800113a:	2036      	movs	r0, #54	@ 0x36
 800113c:	f000 fb76 	bl	800182c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2b0f      	cmp	r3, #15
 8001144:	d808      	bhi.n	8001158 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001146:	2200      	movs	r2, #0
 8001148:	6879      	ldr	r1, [r7, #4]
 800114a:	2036      	movs	r0, #54	@ 0x36
 800114c:	f000 fb52 	bl	80017f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001150:	4a0a      	ldr	r2, [pc, #40]	@ (800117c <HAL_InitTick+0xf0>)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6013      	str	r3, [r2, #0]
 8001156:	e002      	b.n	800115e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001158:	2301      	movs	r3, #1
 800115a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800115e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001162:	4618      	mov	r0, r3
 8001164:	3738      	adds	r7, #56	@ 0x38
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40021000 	.word	0x40021000
 8001170:	431bde83 	.word	0x431bde83
 8001174:	20000854 	.word	0x20000854
 8001178:	40001000 	.word	0x40001000
 800117c:	20000368 	.word	0x20000368

08001180 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <NMI_Handler+0x4>

08001188 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <HardFault_Handler+0x4>

08001190 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <MemManage_Handler+0x4>

08001198 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <BusFault_Handler+0x4>

080011a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <UsageFault_Handler+0x4>

080011a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
	...

080011b8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80011bc:	4802      	ldr	r0, [pc, #8]	@ (80011c8 <TIM6_DAC_IRQHandler+0x10>)
 80011be:	f004 fac5 	bl	800574c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000854 	.word	0x20000854

080011cc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d8:	2300      	movs	r3, #0
 80011da:	617b      	str	r3, [r7, #20]
 80011dc:	e00a      	b.n	80011f4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011de:	f3af 8000 	nop.w
 80011e2:	4601      	mov	r1, r0
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	1c5a      	adds	r2, r3, #1
 80011e8:	60ba      	str	r2, [r7, #8]
 80011ea:	b2ca      	uxtb	r2, r1
 80011ec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	3301      	adds	r3, #1
 80011f2:	617b      	str	r3, [r7, #20]
 80011f4:	697a      	ldr	r2, [r7, #20]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	dbf0      	blt.n	80011de <_read+0x12>
  }

  return len;
 80011fc:	687b      	ldr	r3, [r7, #4]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3718      	adds	r7, #24
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b086      	sub	sp, #24
 800120a:	af00      	add	r7, sp, #0
 800120c:	60f8      	str	r0, [r7, #12]
 800120e:	60b9      	str	r1, [r7, #8]
 8001210:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001212:	2300      	movs	r3, #0
 8001214:	617b      	str	r3, [r7, #20]
 8001216:	e009      	b.n	800122c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	1c5a      	adds	r2, r3, #1
 800121c:	60ba      	str	r2, [r7, #8]
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff fb19 	bl	8000858 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	3301      	adds	r3, #1
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	697a      	ldr	r2, [r7, #20]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	429a      	cmp	r2, r3
 8001232:	dbf1      	blt.n	8001218 <_write+0x12>
  }
  return len;
 8001234:	687b      	ldr	r3, [r7, #4]
}
 8001236:	4618      	mov	r0, r3
 8001238:	3718      	adds	r7, #24
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}

0800123e <_close>:

int _close(int file)
{
 800123e:	b480      	push	{r7}
 8001240:	b083      	sub	sp, #12
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001246:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800124a:	4618      	mov	r0, r3
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001256:	b480      	push	{r7}
 8001258:	b083      	sub	sp, #12
 800125a:	af00      	add	r7, sp, #0
 800125c:	6078      	str	r0, [r7, #4]
 800125e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001266:	605a      	str	r2, [r3, #4]
  return 0;
 8001268:	2300      	movs	r3, #0
}
 800126a:	4618      	mov	r0, r3
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr

08001276 <_isatty>:

int _isatty(int file)
{
 8001276:	b480      	push	{r7}
 8001278:	b083      	sub	sp, #12
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800127e:	2301      	movs	r3, #1
}
 8001280:	4618      	mov	r0, r3
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001298:	2300      	movs	r3, #0
}
 800129a:	4618      	mov	r0, r3
 800129c:	3714      	adds	r7, #20
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
	...

080012a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012b0:	4a14      	ldr	r2, [pc, #80]	@ (8001304 <_sbrk+0x5c>)
 80012b2:	4b15      	ldr	r3, [pc, #84]	@ (8001308 <_sbrk+0x60>)
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012bc:	4b13      	ldr	r3, [pc, #76]	@ (800130c <_sbrk+0x64>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d102      	bne.n	80012ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012c4:	4b11      	ldr	r3, [pc, #68]	@ (800130c <_sbrk+0x64>)
 80012c6:	4a12      	ldr	r2, [pc, #72]	@ (8001310 <_sbrk+0x68>)
 80012c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ca:	4b10      	ldr	r3, [pc, #64]	@ (800130c <_sbrk+0x64>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4413      	add	r3, r2
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d207      	bcs.n	80012e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012d8:	f007 fed8 	bl	800908c <__errno>
 80012dc:	4603      	mov	r3, r0
 80012de:	220c      	movs	r2, #12
 80012e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012e6:	e009      	b.n	80012fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012e8:	4b08      	ldr	r3, [pc, #32]	@ (800130c <_sbrk+0x64>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ee:	4b07      	ldr	r3, [pc, #28]	@ (800130c <_sbrk+0x64>)
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4413      	add	r3, r2
 80012f6:	4a05      	ldr	r2, [pc, #20]	@ (800130c <_sbrk+0x64>)
 80012f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012fa:	68fb      	ldr	r3, [r7, #12]
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3718      	adds	r7, #24
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20018000 	.word	0x20018000
 8001308:	00000400 	.word	0x00000400
 800130c:	200008a0 	.word	0x200008a0
 8001310:	20005ed8 	.word	0x20005ed8

08001314 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001318:	4b06      	ldr	r3, [pc, #24]	@ (8001334 <SystemInit+0x20>)
 800131a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800131e:	4a05      	ldr	r2, [pc, #20]	@ (8001334 <SystemInit+0x20>)
 8001320:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001324:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800133c:	4b14      	ldr	r3, [pc, #80]	@ (8001390 <MX_USART2_UART_Init+0x58>)
 800133e:	4a15      	ldr	r2, [pc, #84]	@ (8001394 <MX_USART2_UART_Init+0x5c>)
 8001340:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001342:	4b13      	ldr	r3, [pc, #76]	@ (8001390 <MX_USART2_UART_Init+0x58>)
 8001344:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001348:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800134a:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <MX_USART2_UART_Init+0x58>)
 800134c:	2200      	movs	r2, #0
 800134e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001350:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <MX_USART2_UART_Init+0x58>)
 8001352:	2200      	movs	r2, #0
 8001354:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001356:	4b0e      	ldr	r3, [pc, #56]	@ (8001390 <MX_USART2_UART_Init+0x58>)
 8001358:	2200      	movs	r2, #0
 800135a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800135c:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <MX_USART2_UART_Init+0x58>)
 800135e:	220c      	movs	r2, #12
 8001360:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001362:	4b0b      	ldr	r3, [pc, #44]	@ (8001390 <MX_USART2_UART_Init+0x58>)
 8001364:	2200      	movs	r2, #0
 8001366:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <MX_USART2_UART_Init+0x58>)
 800136a:	2200      	movs	r2, #0
 800136c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800136e:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <MX_USART2_UART_Init+0x58>)
 8001370:	2200      	movs	r2, #0
 8001372:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <MX_USART2_UART_Init+0x58>)
 8001376:	2200      	movs	r2, #0
 8001378:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800137a:	4805      	ldr	r0, [pc, #20]	@ (8001390 <MX_USART2_UART_Init+0x58>)
 800137c:	f004 fbda 	bl	8005b34 <HAL_UART_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001386:	f7ff fce9 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200008a4 	.word	0x200008a4
 8001394:	40004400 	.word	0x40004400

08001398 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b0ac      	sub	sp, #176	@ 0xb0
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	2288      	movs	r2, #136	@ 0x88
 80013b6:	2100      	movs	r1, #0
 80013b8:	4618      	mov	r0, r3
 80013ba:	f007 fdbb 	bl	8008f34 <memset>
  if(uartHandle->Instance==USART2)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a21      	ldr	r2, [pc, #132]	@ (8001448 <HAL_UART_MspInit+0xb0>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d13b      	bne.n	8001440 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013c8:	2302      	movs	r3, #2
 80013ca:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80013cc:	2300      	movs	r3, #0
 80013ce:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	4618      	mov	r0, r3
 80013d6:	f001 fd1f 	bl	8002e18 <HAL_RCCEx_PeriphCLKConfig>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013e0:	f7ff fcbc 	bl	8000d5c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013e4:	4b19      	ldr	r3, [pc, #100]	@ (800144c <HAL_UART_MspInit+0xb4>)
 80013e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e8:	4a18      	ldr	r2, [pc, #96]	@ (800144c <HAL_UART_MspInit+0xb4>)
 80013ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80013f0:	4b16      	ldr	r3, [pc, #88]	@ (800144c <HAL_UART_MspInit+0xb4>)
 80013f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013f8:	613b      	str	r3, [r7, #16]
 80013fa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013fc:	4b13      	ldr	r3, [pc, #76]	@ (800144c <HAL_UART_MspInit+0xb4>)
 80013fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001400:	4a12      	ldr	r2, [pc, #72]	@ (800144c <HAL_UART_MspInit+0xb4>)
 8001402:	f043 0301 	orr.w	r3, r3, #1
 8001406:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001408:	4b10      	ldr	r3, [pc, #64]	@ (800144c <HAL_UART_MspInit+0xb4>)
 800140a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140c:	f003 0301 	and.w	r3, r3, #1
 8001410:	60fb      	str	r3, [r7, #12]
 8001412:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001414:	230c      	movs	r3, #12
 8001416:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141a:	2302      	movs	r3, #2
 800141c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001426:	2303      	movs	r3, #3
 8001428:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800142c:	2307      	movs	r3, #7
 800142e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001432:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001436:	4619      	mov	r1, r3
 8001438:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800143c:	f000 fa04 	bl	8001848 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001440:	bf00      	nop
 8001442:	37b0      	adds	r7, #176	@ 0xb0
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40004400 	.word	0x40004400
 800144c:	40021000 	.word	0x40021000

08001450 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001454:	4b14      	ldr	r3, [pc, #80]	@ (80014a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001456:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800145a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800145c:	4b12      	ldr	r3, [pc, #72]	@ (80014a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800145e:	2206      	movs	r2, #6
 8001460:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001462:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001464:	2202      	movs	r2, #2
 8001466:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001468:	4b0f      	ldr	r3, [pc, #60]	@ (80014a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800146a:	2202      	movs	r2, #2
 800146c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800146e:	4b0e      	ldr	r3, [pc, #56]	@ (80014a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001470:	2200      	movs	r2, #0
 8001472:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001474:	4b0c      	ldr	r3, [pc, #48]	@ (80014a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001476:	2200      	movs	r2, #0
 8001478:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800147a:	4b0b      	ldr	r3, [pc, #44]	@ (80014a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800147c:	2200      	movs	r2, #0
 800147e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001480:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001482:	2200      	movs	r2, #0
 8001484:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001486:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001488:	2200      	movs	r2, #0
 800148a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800148c:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800148e:	2200      	movs	r2, #0
 8001490:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001492:	4805      	ldr	r0, [pc, #20]	@ (80014a8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001494:	f000 fce6 	bl	8001e64 <HAL_PCD_Init>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800149e:	f7ff fc5d 	bl	8000d5c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80014a2:	bf00      	nop
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	2000092c 	.word	0x2000092c

080014ac <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b08a      	sub	sp, #40	@ 0x28
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80014cc:	d146      	bne.n	800155c <HAL_PCD_MspInit+0xb0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ce:	4b25      	ldr	r3, [pc, #148]	@ (8001564 <HAL_PCD_MspInit+0xb8>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d2:	4a24      	ldr	r2, [pc, #144]	@ (8001564 <HAL_PCD_MspInit+0xb8>)
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014da:	4b22      	ldr	r3, [pc, #136]	@ (8001564 <HAL_PCD_MspInit+0xb8>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	613b      	str	r3, [r7, #16]
 80014e4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80014e6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80014ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ec:	2302      	movs	r3, #2
 80014ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f4:	2303      	movs	r3, #3
 80014f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80014f8:	230a      	movs	r3, #10
 80014fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4619      	mov	r1, r3
 8001502:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001506:	f000 f99f 	bl	8001848 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800150a:	4b16      	ldr	r3, [pc, #88]	@ (8001564 <HAL_PCD_MspInit+0xb8>)
 800150c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150e:	4a15      	ldr	r2, [pc, #84]	@ (8001564 <HAL_PCD_MspInit+0xb8>)
 8001510:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001514:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001516:	4b13      	ldr	r3, [pc, #76]	@ (8001564 <HAL_PCD_MspInit+0xb8>)
 8001518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001522:	4b10      	ldr	r3, [pc, #64]	@ (8001564 <HAL_PCD_MspInit+0xb8>)
 8001524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001526:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d114      	bne.n	8001558 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800152e:	4b0d      	ldr	r3, [pc, #52]	@ (8001564 <HAL_PCD_MspInit+0xb8>)
 8001530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001532:	4a0c      	ldr	r2, [pc, #48]	@ (8001564 <HAL_PCD_MspInit+0xb8>)
 8001534:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001538:	6593      	str	r3, [r2, #88]	@ 0x58
 800153a:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <HAL_PCD_MspInit+0xb8>)
 800153c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001542:	60bb      	str	r3, [r7, #8]
 8001544:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001546:	f000 fe25 	bl	8002194 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800154a:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <HAL_PCD_MspInit+0xb8>)
 800154c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800154e:	4a05      	ldr	r2, [pc, #20]	@ (8001564 <HAL_PCD_MspInit+0xb8>)
 8001550:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001554:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001556:	e001      	b.n	800155c <HAL_PCD_MspInit+0xb0>
      HAL_PWREx_EnableVddUSB();
 8001558:	f000 fe1c 	bl	8002194 <HAL_PWREx_EnableVddUSB>
}
 800155c:	bf00      	nop
 800155e:	3728      	adds	r7, #40	@ 0x28
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40021000 	.word	0x40021000

08001568 <Reset_Handler>:
    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

  ldr   sp, =_estack    /* Set stack pointer */
 8001568:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015a0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800156c:	f7ff fed2 	bl	8001314 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001570:	480c      	ldr	r0, [pc, #48]	@ (80015a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001572:	490d      	ldr	r1, [pc, #52]	@ (80015a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001574:	4a0d      	ldr	r2, [pc, #52]	@ (80015ac <LoopForever+0xe>)
  movs r3, #0
 8001576:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001578:	e002      	b.n	8001580 <LoopCopyDataInit>

0800157a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800157a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800157c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800157e:	3304      	adds	r3, #4

08001580 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001580:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001582:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001584:	d3f9      	bcc.n	800157a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001586:	4a0a      	ldr	r2, [pc, #40]	@ (80015b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001588:	4c0a      	ldr	r4, [pc, #40]	@ (80015b4 <LoopForever+0x16>)
  movs r3, #0
 800158a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800158c:	e001      	b.n	8001592 <LoopFillZerobss>

0800158e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800158e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001590:	3204      	adds	r2, #4

08001592 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001592:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001594:	d3fb      	bcc.n	800158e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001596:	f007 fd7f 	bl	8009098 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800159a:	f7ff fa5d 	bl	8000a58 <main>

0800159e <LoopForever>:

LoopForever:
    b LoopForever
 800159e:	e7fe      	b.n	800159e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80015a0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80015a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015a8:	200003d0 	.word	0x200003d0
  ldr r2, =_sidata
 80015ac:	0800a1b8 	.word	0x0800a1b8
  ldr r2, =_sbss
 80015b0:	200003d0 	.word	0x200003d0
  ldr r4, =_ebss
 80015b4:	20005ed4 	.word	0x20005ed4

080015b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015b8:	e7fe      	b.n	80015b8 <ADC1_2_IRQHandler>
	...

080015bc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015c2:	2300      	movs	r3, #0
 80015c4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c6:	4b0c      	ldr	r3, [pc, #48]	@ (80015f8 <HAL_Init+0x3c>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a0b      	ldr	r2, [pc, #44]	@ (80015f8 <HAL_Init+0x3c>)
 80015cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015d0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d2:	2003      	movs	r0, #3
 80015d4:	f000 f903 	bl	80017de <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015d8:	200f      	movs	r0, #15
 80015da:	f7ff fd57 	bl	800108c <HAL_InitTick>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d002      	beq.n	80015ea <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	71fb      	strb	r3, [r7, #7]
 80015e8:	e001      	b.n	80015ee <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015ea:	f7ff fd27 	bl	800103c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015ee:	79fb      	ldrb	r3, [r7, #7]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40022000 	.word	0x40022000

080015fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001600:	4b06      	ldr	r3, [pc, #24]	@ (800161c <HAL_IncTick+0x20>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	461a      	mov	r2, r3
 8001606:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <HAL_IncTick+0x24>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4413      	add	r3, r2
 800160c:	4a04      	ldr	r2, [pc, #16]	@ (8001620 <HAL_IncTick+0x24>)
 800160e:	6013      	str	r3, [r2, #0]
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	2000036c 	.word	0x2000036c
 8001620:	20000e10 	.word	0x20000e10

08001624 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  return uwTick;
 8001628:	4b03      	ldr	r3, [pc, #12]	@ (8001638 <HAL_GetTick+0x14>)
 800162a:	681b      	ldr	r3, [r3, #0]
}
 800162c:	4618      	mov	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	20000e10 	.word	0x20000e10

0800163c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001644:	f7ff ffee 	bl	8001624 <HAL_GetTick>
 8001648:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001654:	d005      	beq.n	8001662 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001656:	4b0a      	ldr	r3, [pc, #40]	@ (8001680 <HAL_Delay+0x44>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	461a      	mov	r2, r3
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	4413      	add	r3, r2
 8001660:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001662:	bf00      	nop
 8001664:	f7ff ffde 	bl	8001624 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	68fa      	ldr	r2, [r7, #12]
 8001670:	429a      	cmp	r2, r3
 8001672:	d8f7      	bhi.n	8001664 <HAL_Delay+0x28>
  {
  }
}
 8001674:	bf00      	nop
 8001676:	bf00      	nop
 8001678:	3710      	adds	r7, #16
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	2000036c 	.word	0x2000036c

08001684 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001694:	4b0c      	ldr	r3, [pc, #48]	@ (80016c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800169a:	68ba      	ldr	r2, [r7, #8]
 800169c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016a0:	4013      	ands	r3, r2
 80016a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016b6:	4a04      	ldr	r2, [pc, #16]	@ (80016c8 <__NVIC_SetPriorityGrouping+0x44>)
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	60d3      	str	r3, [r2, #12]
}
 80016bc:	bf00      	nop
 80016be:	3714      	adds	r7, #20
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016d0:	4b04      	ldr	r3, [pc, #16]	@ (80016e4 <__NVIC_GetPriorityGrouping+0x18>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	0a1b      	lsrs	r3, r3, #8
 80016d6:	f003 0307 	and.w	r3, r3, #7
}
 80016da:	4618      	mov	r0, r3
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	db0b      	blt.n	8001712 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	f003 021f 	and.w	r2, r3, #31
 8001700:	4907      	ldr	r1, [pc, #28]	@ (8001720 <__NVIC_EnableIRQ+0x38>)
 8001702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001706:	095b      	lsrs	r3, r3, #5
 8001708:	2001      	movs	r0, #1
 800170a:	fa00 f202 	lsl.w	r2, r0, r2
 800170e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	e000e100 	.word	0xe000e100

08001724 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	6039      	str	r1, [r7, #0]
 800172e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001734:	2b00      	cmp	r3, #0
 8001736:	db0a      	blt.n	800174e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	b2da      	uxtb	r2, r3
 800173c:	490c      	ldr	r1, [pc, #48]	@ (8001770 <__NVIC_SetPriority+0x4c>)
 800173e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001742:	0112      	lsls	r2, r2, #4
 8001744:	b2d2      	uxtb	r2, r2
 8001746:	440b      	add	r3, r1
 8001748:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800174c:	e00a      	b.n	8001764 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	b2da      	uxtb	r2, r3
 8001752:	4908      	ldr	r1, [pc, #32]	@ (8001774 <__NVIC_SetPriority+0x50>)
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	f003 030f 	and.w	r3, r3, #15
 800175a:	3b04      	subs	r3, #4
 800175c:	0112      	lsls	r2, r2, #4
 800175e:	b2d2      	uxtb	r2, r2
 8001760:	440b      	add	r3, r1
 8001762:	761a      	strb	r2, [r3, #24]
}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	e000e100 	.word	0xe000e100
 8001774:	e000ed00 	.word	0xe000ed00

08001778 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001778:	b480      	push	{r7}
 800177a:	b089      	sub	sp, #36	@ 0x24
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	f1c3 0307 	rsb	r3, r3, #7
 8001792:	2b04      	cmp	r3, #4
 8001794:	bf28      	it	cs
 8001796:	2304      	movcs	r3, #4
 8001798:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	3304      	adds	r3, #4
 800179e:	2b06      	cmp	r3, #6
 80017a0:	d902      	bls.n	80017a8 <NVIC_EncodePriority+0x30>
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	3b03      	subs	r3, #3
 80017a6:	e000      	b.n	80017aa <NVIC_EncodePriority+0x32>
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	43da      	mvns	r2, r3
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	401a      	ands	r2, r3
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017c0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	fa01 f303 	lsl.w	r3, r1, r3
 80017ca:	43d9      	mvns	r1, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d0:	4313      	orrs	r3, r2
         );
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3724      	adds	r7, #36	@ 0x24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr

080017de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f7ff ff4c 	bl	8001684 <__NVIC_SetPriorityGrouping>
}
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
 8001800:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001806:	f7ff ff61 	bl	80016cc <__NVIC_GetPriorityGrouping>
 800180a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800180c:	687a      	ldr	r2, [r7, #4]
 800180e:	68b9      	ldr	r1, [r7, #8]
 8001810:	6978      	ldr	r0, [r7, #20]
 8001812:	f7ff ffb1 	bl	8001778 <NVIC_EncodePriority>
 8001816:	4602      	mov	r2, r0
 8001818:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800181c:	4611      	mov	r1, r2
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff ff80 	bl	8001724 <__NVIC_SetPriority>
}
 8001824:	bf00      	nop
 8001826:	3718      	adds	r7, #24
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}

0800182c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff ff54 	bl	80016e8 <__NVIC_EnableIRQ>
}
 8001840:	bf00      	nop
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001848:	b480      	push	{r7}
 800184a:	b087      	sub	sp, #28
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001852:	2300      	movs	r3, #0
 8001854:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001856:	e17f      	b.n	8001b58 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	2101      	movs	r1, #1
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	fa01 f303 	lsl.w	r3, r1, r3
 8001864:	4013      	ands	r3, r2
 8001866:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	2b00      	cmp	r3, #0
 800186c:	f000 8171 	beq.w	8001b52 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f003 0303 	and.w	r3, r3, #3
 8001878:	2b01      	cmp	r3, #1
 800187a:	d005      	beq.n	8001888 <HAL_GPIO_Init+0x40>
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f003 0303 	and.w	r3, r3, #3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d130      	bne.n	80018ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	2203      	movs	r2, #3
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	43db      	mvns	r3, r3
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	4013      	ands	r3, r2
 800189e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	68da      	ldr	r2, [r3, #12]
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	693a      	ldr	r2, [r7, #16]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018be:	2201      	movs	r2, #1
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	fa02 f303 	lsl.w	r3, r2, r3
 80018c6:	43db      	mvns	r3, r3
 80018c8:	693a      	ldr	r2, [r7, #16]
 80018ca:	4013      	ands	r3, r2
 80018cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	091b      	lsrs	r3, r3, #4
 80018d4:	f003 0201 	and.w	r2, r3, #1
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	693a      	ldr	r2, [r7, #16]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f003 0303 	and.w	r3, r3, #3
 80018f2:	2b03      	cmp	r3, #3
 80018f4:	d118      	bne.n	8001928 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80018fc:	2201      	movs	r2, #1
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	4013      	ands	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	08db      	lsrs	r3, r3, #3
 8001912:	f003 0201 	and.w	r2, r3, #1
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	4313      	orrs	r3, r2
 8001920:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f003 0303 	and.w	r3, r3, #3
 8001930:	2b03      	cmp	r3, #3
 8001932:	d017      	beq.n	8001964 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	2203      	movs	r2, #3
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	4013      	ands	r3, r2
 800194a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	689a      	ldr	r2, [r3, #8]
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	4313      	orrs	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	693a      	ldr	r2, [r7, #16]
 8001962:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 0303 	and.w	r3, r3, #3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d123      	bne.n	80019b8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	08da      	lsrs	r2, r3, #3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3208      	adds	r2, #8
 8001978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800197c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	f003 0307 	and.w	r3, r3, #7
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	220f      	movs	r2, #15
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	43db      	mvns	r3, r3
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	4013      	ands	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	691a      	ldr	r2, [r3, #16]
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	693a      	ldr	r2, [r7, #16]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	08da      	lsrs	r2, r3, #3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	3208      	adds	r2, #8
 80019b2:	6939      	ldr	r1, [r7, #16]
 80019b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	2203      	movs	r2, #3
 80019c4:	fa02 f303 	lsl.w	r3, r2, r3
 80019c8:	43db      	mvns	r3, r3
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	4013      	ands	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f003 0203 	and.w	r2, r3, #3
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	4313      	orrs	r3, r2
 80019e4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	693a      	ldr	r2, [r7, #16]
 80019ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	f000 80ac 	beq.w	8001b52 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fa:	4b5f      	ldr	r3, [pc, #380]	@ (8001b78 <HAL_GPIO_Init+0x330>)
 80019fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019fe:	4a5e      	ldr	r2, [pc, #376]	@ (8001b78 <HAL_GPIO_Init+0x330>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a06:	4b5c      	ldr	r3, [pc, #368]	@ (8001b78 <HAL_GPIO_Init+0x330>)
 8001a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a12:	4a5a      	ldr	r2, [pc, #360]	@ (8001b7c <HAL_GPIO_Init+0x334>)
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	089b      	lsrs	r3, r3, #2
 8001a18:	3302      	adds	r3, #2
 8001a1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	f003 0303 	and.w	r3, r3, #3
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	220f      	movs	r2, #15
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	4013      	ands	r3, r2
 8001a34:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a3c:	d025      	beq.n	8001a8a <HAL_GPIO_Init+0x242>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a4f      	ldr	r2, [pc, #316]	@ (8001b80 <HAL_GPIO_Init+0x338>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d01f      	beq.n	8001a86 <HAL_GPIO_Init+0x23e>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a4e      	ldr	r2, [pc, #312]	@ (8001b84 <HAL_GPIO_Init+0x33c>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d019      	beq.n	8001a82 <HAL_GPIO_Init+0x23a>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a4d      	ldr	r2, [pc, #308]	@ (8001b88 <HAL_GPIO_Init+0x340>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d013      	beq.n	8001a7e <HAL_GPIO_Init+0x236>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a4c      	ldr	r2, [pc, #304]	@ (8001b8c <HAL_GPIO_Init+0x344>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d00d      	beq.n	8001a7a <HAL_GPIO_Init+0x232>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a4b      	ldr	r2, [pc, #300]	@ (8001b90 <HAL_GPIO_Init+0x348>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d007      	beq.n	8001a76 <HAL_GPIO_Init+0x22e>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a4a      	ldr	r2, [pc, #296]	@ (8001b94 <HAL_GPIO_Init+0x34c>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d101      	bne.n	8001a72 <HAL_GPIO_Init+0x22a>
 8001a6e:	2306      	movs	r3, #6
 8001a70:	e00c      	b.n	8001a8c <HAL_GPIO_Init+0x244>
 8001a72:	2307      	movs	r3, #7
 8001a74:	e00a      	b.n	8001a8c <HAL_GPIO_Init+0x244>
 8001a76:	2305      	movs	r3, #5
 8001a78:	e008      	b.n	8001a8c <HAL_GPIO_Init+0x244>
 8001a7a:	2304      	movs	r3, #4
 8001a7c:	e006      	b.n	8001a8c <HAL_GPIO_Init+0x244>
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e004      	b.n	8001a8c <HAL_GPIO_Init+0x244>
 8001a82:	2302      	movs	r3, #2
 8001a84:	e002      	b.n	8001a8c <HAL_GPIO_Init+0x244>
 8001a86:	2301      	movs	r3, #1
 8001a88:	e000      	b.n	8001a8c <HAL_GPIO_Init+0x244>
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	f002 0203 	and.w	r2, r2, #3
 8001a92:	0092      	lsls	r2, r2, #2
 8001a94:	4093      	lsls	r3, r2
 8001a96:	693a      	ldr	r2, [r7, #16]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a9c:	4937      	ldr	r1, [pc, #220]	@ (8001b7c <HAL_GPIO_Init+0x334>)
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	089b      	lsrs	r3, r3, #2
 8001aa2:	3302      	adds	r3, #2
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001aaa:	4b3b      	ldr	r3, [pc, #236]	@ (8001b98 <HAL_GPIO_Init+0x350>)
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d003      	beq.n	8001ace <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ace:	4a32      	ldr	r2, [pc, #200]	@ (8001b98 <HAL_GPIO_Init+0x350>)
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ad4:	4b30      	ldr	r3, [pc, #192]	@ (8001b98 <HAL_GPIO_Init+0x350>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	43db      	mvns	r3, r3
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d003      	beq.n	8001af8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001af0:	693a      	ldr	r2, [r7, #16]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	4313      	orrs	r3, r2
 8001af6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001af8:	4a27      	ldr	r2, [pc, #156]	@ (8001b98 <HAL_GPIO_Init+0x350>)
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001afe:	4b26      	ldr	r3, [pc, #152]	@ (8001b98 <HAL_GPIO_Init+0x350>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	43db      	mvns	r3, r3
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d003      	beq.n	8001b22 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b22:	4a1d      	ldr	r2, [pc, #116]	@ (8001b98 <HAL_GPIO_Init+0x350>)
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b28:	4b1b      	ldr	r3, [pc, #108]	@ (8001b98 <HAL_GPIO_Init+0x350>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	43db      	mvns	r3, r3
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d003      	beq.n	8001b4c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b4c:	4a12      	ldr	r2, [pc, #72]	@ (8001b98 <HAL_GPIO_Init+0x350>)
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	3301      	adds	r3, #1
 8001b56:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f47f ae78 	bne.w	8001858 <HAL_GPIO_Init+0x10>
  }
}
 8001b68:	bf00      	nop
 8001b6a:	bf00      	nop
 8001b6c:	371c      	adds	r7, #28
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	40010000 	.word	0x40010000
 8001b80:	48000400 	.word	0x48000400
 8001b84:	48000800 	.word	0x48000800
 8001b88:	48000c00 	.word	0x48000c00
 8001b8c:	48001000 	.word	0x48001000
 8001b90:	48001400 	.word	0x48001400
 8001b94:	48001800 	.word	0x48001800
 8001b98:	40010400 	.word	0x40010400

08001b9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	807b      	strh	r3, [r7, #2]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bac:	787b      	ldrb	r3, [r7, #1]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d003      	beq.n	8001bba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bb2:	887a      	ldrh	r2, [r7, #2]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001bb8:	e002      	b.n	8001bc0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bba:	887a      	ldrh	r2, [r7, #2]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr

08001bcc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	695b      	ldr	r3, [r3, #20]
 8001bdc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001bde:	887a      	ldrh	r2, [r7, #2]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	4013      	ands	r3, r2
 8001be4:	041a      	lsls	r2, r3, #16
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	43d9      	mvns	r1, r3
 8001bea:	887b      	ldrh	r3, [r7, #2]
 8001bec:	400b      	ands	r3, r1
 8001bee:	431a      	orrs	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	619a      	str	r2, [r3, #24]
}
 8001bf4:	bf00      	nop
 8001bf6:	3714      	adds	r7, #20
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d101      	bne.n	8001c12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e08d      	b.n	8001d2e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d106      	bne.n	8001c2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f7fe fdb8 	bl	800079c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2224      	movs	r2, #36	@ 0x24
 8001c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f022 0201 	bic.w	r2, r2, #1
 8001c42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001c50:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	689a      	ldr	r2, [r3, #8]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c60:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d107      	bne.n	8001c7a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	689a      	ldr	r2, [r3, #8]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	e006      	b.n	8001c88 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	689a      	ldr	r2, [r3, #8]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001c86:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d108      	bne.n	8001ca2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	685a      	ldr	r2, [r3, #4]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c9e:	605a      	str	r2, [r3, #4]
 8001ca0:	e007      	b.n	8001cb2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	685a      	ldr	r2, [r3, #4]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001cb0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	6812      	ldr	r2, [r2, #0]
 8001cbc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cc4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	68da      	ldr	r2, [r3, #12]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001cd4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	691a      	ldr	r2, [r3, #16]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	695b      	ldr	r3, [r3, #20]
 8001cde:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	430a      	orrs	r2, r1
 8001cee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	69d9      	ldr	r1, [r3, #28]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a1a      	ldr	r2, [r3, #32]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f042 0201 	orr.w	r2, r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2220      	movs	r2, #32
 8001d1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001d36:	b480      	push	{r7}
 8001d38:	b083      	sub	sp, #12
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
 8001d3e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	2b20      	cmp	r3, #32
 8001d4a:	d138      	bne.n	8001dbe <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d101      	bne.n	8001d5a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001d56:	2302      	movs	r3, #2
 8001d58:	e032      	b.n	8001dc0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2224      	movs	r2, #36	@ 0x24
 8001d66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 0201 	bic.w	r2, r2, #1
 8001d78:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001d88:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	6819      	ldr	r1, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	683a      	ldr	r2, [r7, #0]
 8001d96:	430a      	orrs	r2, r1
 8001d98:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f042 0201 	orr.w	r2, r2, #1
 8001da8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2220      	movs	r2, #32
 8001dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	e000      	b.n	8001dc0 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001dbe:	2302      	movs	r3, #2
  }
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	2b20      	cmp	r3, #32
 8001de0:	d139      	bne.n	8001e56 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d101      	bne.n	8001df0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001dec:	2302      	movs	r3, #2
 8001dee:	e033      	b.n	8001e58 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2201      	movs	r2, #1
 8001df4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2224      	movs	r2, #36	@ 0x24
 8001dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f022 0201 	bic.w	r2, r2, #1
 8001e0e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001e1e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	021b      	lsls	r3, r3, #8
 8001e24:	68fa      	ldr	r2, [r7, #12]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f042 0201 	orr.w	r2, r2, #1
 8001e40:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2220      	movs	r2, #32
 8001e46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e52:	2300      	movs	r3, #0
 8001e54:	e000      	b.n	8001e58 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001e56:	2302      	movs	r3, #2
  }
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3714      	adds	r7, #20
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af02      	add	r7, sp, #8
 8001e6a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d101      	bne.n	8001e76 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e101      	b.n	800207a <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d106      	bne.n	8001e90 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2200      	movs	r2, #0
 8001e86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f7ff fb0e 	bl	80014ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2203      	movs	r2, #3
 8001e94:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f004 fce6 	bl	8006874 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6818      	ldr	r0, [r3, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	7c1a      	ldrb	r2, [r3, #16]
 8001eb0:	f88d 2000 	strb.w	r2, [sp]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eb8:	f004 fcaf 	bl	800681a <USB_CoreInit>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d005      	beq.n	8001ece <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e0d5      	b.n	800207a <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f004 fcde 	bl	8006896 <USB_SetCurrentMode>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d005      	beq.n	8001eec <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2202      	movs	r2, #2
 8001ee4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e0c6      	b.n	800207a <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001eec:	2300      	movs	r3, #0
 8001eee:	73fb      	strb	r3, [r7, #15]
 8001ef0:	e04a      	b.n	8001f88 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001ef2:	7bfa      	ldrb	r2, [r7, #15]
 8001ef4:	6879      	ldr	r1, [r7, #4]
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	00db      	lsls	r3, r3, #3
 8001efa:	4413      	add	r3, r2
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	440b      	add	r3, r1
 8001f00:	3315      	adds	r3, #21
 8001f02:	2201      	movs	r2, #1
 8001f04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f06:	7bfa      	ldrb	r2, [r7, #15]
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	4413      	add	r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	440b      	add	r3, r1
 8001f14:	3314      	adds	r3, #20
 8001f16:	7bfa      	ldrb	r2, [r7, #15]
 8001f18:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f1a:	7bfa      	ldrb	r2, [r7, #15]
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	b298      	uxth	r0, r3
 8001f20:	6879      	ldr	r1, [r7, #4]
 8001f22:	4613      	mov	r3, r2
 8001f24:	00db      	lsls	r3, r3, #3
 8001f26:	4413      	add	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	440b      	add	r3, r1
 8001f2c:	332e      	adds	r3, #46	@ 0x2e
 8001f2e:	4602      	mov	r2, r0
 8001f30:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001f32:	7bfa      	ldrb	r2, [r7, #15]
 8001f34:	6879      	ldr	r1, [r7, #4]
 8001f36:	4613      	mov	r3, r2
 8001f38:	00db      	lsls	r3, r3, #3
 8001f3a:	4413      	add	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	440b      	add	r3, r1
 8001f40:	3318      	adds	r3, #24
 8001f42:	2200      	movs	r2, #0
 8001f44:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001f46:	7bfa      	ldrb	r2, [r7, #15]
 8001f48:	6879      	ldr	r1, [r7, #4]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	00db      	lsls	r3, r3, #3
 8001f4e:	4413      	add	r3, r2
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	440b      	add	r3, r1
 8001f54:	331c      	adds	r3, #28
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001f5a:	7bfa      	ldrb	r2, [r7, #15]
 8001f5c:	6879      	ldr	r1, [r7, #4]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	00db      	lsls	r3, r3, #3
 8001f62:	4413      	add	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	440b      	add	r3, r1
 8001f68:	3320      	adds	r3, #32
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001f6e:	7bfa      	ldrb	r2, [r7, #15]
 8001f70:	6879      	ldr	r1, [r7, #4]
 8001f72:	4613      	mov	r3, r2
 8001f74:	00db      	lsls	r3, r3, #3
 8001f76:	4413      	add	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	440b      	add	r3, r1
 8001f7c:	3324      	adds	r3, #36	@ 0x24
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f82:	7bfb      	ldrb	r3, [r7, #15]
 8001f84:	3301      	adds	r3, #1
 8001f86:	73fb      	strb	r3, [r7, #15]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	791b      	ldrb	r3, [r3, #4]
 8001f8c:	7bfa      	ldrb	r2, [r7, #15]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d3af      	bcc.n	8001ef2 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f92:	2300      	movs	r3, #0
 8001f94:	73fb      	strb	r3, [r7, #15]
 8001f96:	e044      	b.n	8002022 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001f98:	7bfa      	ldrb	r2, [r7, #15]
 8001f9a:	6879      	ldr	r1, [r7, #4]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	4413      	add	r3, r2
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001faa:	2200      	movs	r2, #0
 8001fac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001fae:	7bfa      	ldrb	r2, [r7, #15]
 8001fb0:	6879      	ldr	r1, [r7, #4]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	00db      	lsls	r3, r3, #3
 8001fb6:	4413      	add	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	440b      	add	r3, r1
 8001fbc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001fc0:	7bfa      	ldrb	r2, [r7, #15]
 8001fc2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001fc4:	7bfa      	ldrb	r2, [r7, #15]
 8001fc6:	6879      	ldr	r1, [r7, #4]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	4413      	add	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001fda:	7bfa      	ldrb	r2, [r7, #15]
 8001fdc:	6879      	ldr	r1, [r7, #4]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	00db      	lsls	r3, r3, #3
 8001fe2:	4413      	add	r3, r2
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	440b      	add	r3, r1
 8001fe8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ff0:	7bfa      	ldrb	r2, [r7, #15]
 8001ff2:	6879      	ldr	r1, [r7, #4]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	4413      	add	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	440b      	add	r3, r1
 8001ffe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002006:	7bfa      	ldrb	r2, [r7, #15]
 8002008:	6879      	ldr	r1, [r7, #4]
 800200a:	4613      	mov	r3, r2
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	4413      	add	r3, r2
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	440b      	add	r3, r1
 8002014:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	3301      	adds	r3, #1
 8002020:	73fb      	strb	r3, [r7, #15]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	791b      	ldrb	r3, [r3, #4]
 8002026:	7bfa      	ldrb	r2, [r7, #15]
 8002028:	429a      	cmp	r2, r3
 800202a:	d3b5      	bcc.n	8001f98 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6818      	ldr	r0, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	7c1a      	ldrb	r2, [r3, #16]
 8002034:	f88d 2000 	strb.w	r2, [sp]
 8002038:	3304      	adds	r3, #4
 800203a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800203c:	f004 fc78 	bl	8006930 <USB_DevInit>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d005      	beq.n	8002052 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2202      	movs	r2, #2
 800204a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e013      	b.n	800207a <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	7b1b      	ldrb	r3, [r3, #12]
 8002064:	2b01      	cmp	r3, #1
 8002066:	d102      	bne.n	800206e <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f000 f80a 	bl	8002082 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f004 fe1d 	bl	8006cb2 <USB_DevDisconnect>

  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002082:	b480      	push	{r7}
 8002084:	b085      	sub	sp, #20
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2201      	movs	r2, #1
 8002094:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020b4:	f043 0303 	orr.w	r3, r3, #3
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3714      	adds	r7, #20
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
	...

080020cc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80020d0:	4b04      	ldr	r3, [pc, #16]	@ (80020e4 <HAL_PWREx_GetVoltageRange+0x18>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	40007000 	.word	0x40007000

080020e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020f6:	d130      	bne.n	800215a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80020f8:	4b23      	ldr	r3, [pc, #140]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002100:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002104:	d038      	beq.n	8002178 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002106:	4b20      	ldr	r3, [pc, #128]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800210e:	4a1e      	ldr	r2, [pc, #120]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002110:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002114:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002116:	4b1d      	ldr	r3, [pc, #116]	@ (800218c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	2232      	movs	r2, #50	@ 0x32
 800211c:	fb02 f303 	mul.w	r3, r2, r3
 8002120:	4a1b      	ldr	r2, [pc, #108]	@ (8002190 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002122:	fba2 2303 	umull	r2, r3, r2, r3
 8002126:	0c9b      	lsrs	r3, r3, #18
 8002128:	3301      	adds	r3, #1
 800212a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800212c:	e002      	b.n	8002134 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	3b01      	subs	r3, #1
 8002132:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002134:	4b14      	ldr	r3, [pc, #80]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002136:	695b      	ldr	r3, [r3, #20]
 8002138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800213c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002140:	d102      	bne.n	8002148 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d1f2      	bne.n	800212e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002148:	4b0f      	ldr	r3, [pc, #60]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800214a:	695b      	ldr	r3, [r3, #20]
 800214c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002150:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002154:	d110      	bne.n	8002178 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e00f      	b.n	800217a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800215a:	4b0b      	ldr	r3, [pc, #44]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002166:	d007      	beq.n	8002178 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002168:	4b07      	ldr	r3, [pc, #28]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002170:	4a05      	ldr	r2, [pc, #20]	@ (8002188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002172:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002176:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002178:	2300      	movs	r3, #0
}
 800217a:	4618      	mov	r0, r3
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	40007000 	.word	0x40007000
 800218c:	20000364 	.word	0x20000364
 8002190:	431bde83 	.word	0x431bde83

08002194 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002198:	4b05      	ldr	r3, [pc, #20]	@ (80021b0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	4a04      	ldr	r2, [pc, #16]	@ (80021b0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800219e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021a2:	6053      	str	r3, [r2, #4]
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	40007000 	.word	0x40007000

080021b4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d101      	bne.n	80021c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e3ca      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021c6:	4b97      	ldr	r3, [pc, #604]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f003 030c 	and.w	r3, r3, #12
 80021ce:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021d0:	4b94      	ldr	r3, [pc, #592]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	f003 0303 	and.w	r3, r3, #3
 80021d8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0310 	and.w	r3, r3, #16
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	f000 80e4 	beq.w	80023b0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d007      	beq.n	80021fe <HAL_RCC_OscConfig+0x4a>
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	2b0c      	cmp	r3, #12
 80021f2:	f040 808b 	bne.w	800230c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	f040 8087 	bne.w	800230c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021fe:	4b89      	ldr	r3, [pc, #548]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0302 	and.w	r3, r3, #2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d005      	beq.n	8002216 <HAL_RCC_OscConfig+0x62>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e3a2      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a1a      	ldr	r2, [r3, #32]
 800221a:	4b82      	ldr	r3, [pc, #520]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0308 	and.w	r3, r3, #8
 8002222:	2b00      	cmp	r3, #0
 8002224:	d004      	beq.n	8002230 <HAL_RCC_OscConfig+0x7c>
 8002226:	4b7f      	ldr	r3, [pc, #508]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800222e:	e005      	b.n	800223c <HAL_RCC_OscConfig+0x88>
 8002230:	4b7c      	ldr	r3, [pc, #496]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002232:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002236:	091b      	lsrs	r3, r3, #4
 8002238:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800223c:	4293      	cmp	r3, r2
 800223e:	d223      	bcs.n	8002288 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6a1b      	ldr	r3, [r3, #32]
 8002244:	4618      	mov	r0, r3
 8002246:	f000 fd87 	bl	8002d58 <RCC_SetFlashLatencyFromMSIRange>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e383      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002254:	4b73      	ldr	r3, [pc, #460]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a72      	ldr	r2, [pc, #456]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800225a:	f043 0308 	orr.w	r3, r3, #8
 800225e:	6013      	str	r3, [r2, #0]
 8002260:	4b70      	ldr	r3, [pc, #448]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a1b      	ldr	r3, [r3, #32]
 800226c:	496d      	ldr	r1, [pc, #436]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800226e:	4313      	orrs	r3, r2
 8002270:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002272:	4b6c      	ldr	r3, [pc, #432]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69db      	ldr	r3, [r3, #28]
 800227e:	021b      	lsls	r3, r3, #8
 8002280:	4968      	ldr	r1, [pc, #416]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002282:	4313      	orrs	r3, r2
 8002284:	604b      	str	r3, [r1, #4]
 8002286:	e025      	b.n	80022d4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002288:	4b66      	ldr	r3, [pc, #408]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a65      	ldr	r2, [pc, #404]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800228e:	f043 0308 	orr.w	r3, r3, #8
 8002292:	6013      	str	r3, [r2, #0]
 8002294:	4b63      	ldr	r3, [pc, #396]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	4960      	ldr	r1, [pc, #384]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022a6:	4b5f      	ldr	r3, [pc, #380]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	69db      	ldr	r3, [r3, #28]
 80022b2:	021b      	lsls	r3, r3, #8
 80022b4:	495b      	ldr	r1, [pc, #364]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80022b6:	4313      	orrs	r3, r2
 80022b8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d109      	bne.n	80022d4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6a1b      	ldr	r3, [r3, #32]
 80022c4:	4618      	mov	r0, r3
 80022c6:	f000 fd47 	bl	8002d58 <RCC_SetFlashLatencyFromMSIRange>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e343      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022d4:	f000 fc4a 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 80022d8:	4602      	mov	r2, r0
 80022da:	4b52      	ldr	r3, [pc, #328]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	091b      	lsrs	r3, r3, #4
 80022e0:	f003 030f 	and.w	r3, r3, #15
 80022e4:	4950      	ldr	r1, [pc, #320]	@ (8002428 <HAL_RCC_OscConfig+0x274>)
 80022e6:	5ccb      	ldrb	r3, [r1, r3]
 80022e8:	f003 031f 	and.w	r3, r3, #31
 80022ec:	fa22 f303 	lsr.w	r3, r2, r3
 80022f0:	4a4e      	ldr	r2, [pc, #312]	@ (800242c <HAL_RCC_OscConfig+0x278>)
 80022f2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80022f4:	4b4e      	ldr	r3, [pc, #312]	@ (8002430 <HAL_RCC_OscConfig+0x27c>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7fe fec7 	bl	800108c <HAL_InitTick>
 80022fe:	4603      	mov	r3, r0
 8002300:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002302:	7bfb      	ldrb	r3, [r7, #15]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d052      	beq.n	80023ae <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002308:	7bfb      	ldrb	r3, [r7, #15]
 800230a:	e327      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d032      	beq.n	800237a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002314:	4b43      	ldr	r3, [pc, #268]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a42      	ldr	r2, [pc, #264]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800231a:	f043 0301 	orr.w	r3, r3, #1
 800231e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002320:	f7ff f980 	bl	8001624 <HAL_GetTick>
 8002324:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002326:	e008      	b.n	800233a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002328:	f7ff f97c 	bl	8001624 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b02      	cmp	r3, #2
 8002334:	d901      	bls.n	800233a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e310      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800233a:	4b3a      	ldr	r3, [pc, #232]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d0f0      	beq.n	8002328 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002346:	4b37      	ldr	r3, [pc, #220]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a36      	ldr	r2, [pc, #216]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800234c:	f043 0308 	orr.w	r3, r3, #8
 8002350:	6013      	str	r3, [r2, #0]
 8002352:	4b34      	ldr	r3, [pc, #208]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a1b      	ldr	r3, [r3, #32]
 800235e:	4931      	ldr	r1, [pc, #196]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002360:	4313      	orrs	r3, r2
 8002362:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002364:	4b2f      	ldr	r3, [pc, #188]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	69db      	ldr	r3, [r3, #28]
 8002370:	021b      	lsls	r3, r3, #8
 8002372:	492c      	ldr	r1, [pc, #176]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002374:	4313      	orrs	r3, r2
 8002376:	604b      	str	r3, [r1, #4]
 8002378:	e01a      	b.n	80023b0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800237a:	4b2a      	ldr	r3, [pc, #168]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a29      	ldr	r2, [pc, #164]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002380:	f023 0301 	bic.w	r3, r3, #1
 8002384:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002386:	f7ff f94d 	bl	8001624 <HAL_GetTick>
 800238a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800238c:	e008      	b.n	80023a0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800238e:	f7ff f949 	bl	8001624 <HAL_GetTick>
 8002392:	4602      	mov	r2, r0
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	2b02      	cmp	r3, #2
 800239a:	d901      	bls.n	80023a0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e2dd      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80023a0:	4b20      	ldr	r3, [pc, #128]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d1f0      	bne.n	800238e <HAL_RCC_OscConfig+0x1da>
 80023ac:	e000      	b.n	80023b0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023ae:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d074      	beq.n	80024a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	2b08      	cmp	r3, #8
 80023c0:	d005      	beq.n	80023ce <HAL_RCC_OscConfig+0x21a>
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	2b0c      	cmp	r3, #12
 80023c6:	d10e      	bne.n	80023e6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	2b03      	cmp	r3, #3
 80023cc:	d10b      	bne.n	80023e6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ce:	4b15      	ldr	r3, [pc, #84]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d064      	beq.n	80024a4 <HAL_RCC_OscConfig+0x2f0>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d160      	bne.n	80024a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e2ba      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023ee:	d106      	bne.n	80023fe <HAL_RCC_OscConfig+0x24a>
 80023f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a0b      	ldr	r2, [pc, #44]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 80023f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023fa:	6013      	str	r3, [r2, #0]
 80023fc:	e026      	b.n	800244c <HAL_RCC_OscConfig+0x298>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002406:	d115      	bne.n	8002434 <HAL_RCC_OscConfig+0x280>
 8002408:	4b06      	ldr	r3, [pc, #24]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a05      	ldr	r2, [pc, #20]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800240e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002412:	6013      	str	r3, [r2, #0]
 8002414:	4b03      	ldr	r3, [pc, #12]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a02      	ldr	r2, [pc, #8]	@ (8002424 <HAL_RCC_OscConfig+0x270>)
 800241a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800241e:	6013      	str	r3, [r2, #0]
 8002420:	e014      	b.n	800244c <HAL_RCC_OscConfig+0x298>
 8002422:	bf00      	nop
 8002424:	40021000 	.word	0x40021000
 8002428:	0800a02c 	.word	0x0800a02c
 800242c:	20000364 	.word	0x20000364
 8002430:	20000368 	.word	0x20000368
 8002434:	4ba0      	ldr	r3, [pc, #640]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a9f      	ldr	r2, [pc, #636]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800243a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800243e:	6013      	str	r3, [r2, #0]
 8002440:	4b9d      	ldr	r3, [pc, #628]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a9c      	ldr	r2, [pc, #624]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002446:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800244a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d013      	beq.n	800247c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002454:	f7ff f8e6 	bl	8001624 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800245c:	f7ff f8e2 	bl	8001624 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b64      	cmp	r3, #100	@ 0x64
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e276      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800246e:	4b92      	ldr	r3, [pc, #584]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0f0      	beq.n	800245c <HAL_RCC_OscConfig+0x2a8>
 800247a:	e014      	b.n	80024a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800247c:	f7ff f8d2 	bl	8001624 <HAL_GetTick>
 8002480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002482:	e008      	b.n	8002496 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002484:	f7ff f8ce 	bl	8001624 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b64      	cmp	r3, #100	@ 0x64
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e262      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002496:	4b88      	ldr	r3, [pc, #544]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d1f0      	bne.n	8002484 <HAL_RCC_OscConfig+0x2d0>
 80024a2:	e000      	b.n	80024a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d060      	beq.n	8002574 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d005      	beq.n	80024c4 <HAL_RCC_OscConfig+0x310>
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	2b0c      	cmp	r3, #12
 80024bc:	d119      	bne.n	80024f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d116      	bne.n	80024f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024c4:	4b7c      	ldr	r3, [pc, #496]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d005      	beq.n	80024dc <HAL_RCC_OscConfig+0x328>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e23f      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024dc:	4b76      	ldr	r3, [pc, #472]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	691b      	ldr	r3, [r3, #16]
 80024e8:	061b      	lsls	r3, r3, #24
 80024ea:	4973      	ldr	r1, [pc, #460]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80024ec:	4313      	orrs	r3, r2
 80024ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024f0:	e040      	b.n	8002574 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d023      	beq.n	8002542 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024fa:	4b6f      	ldr	r3, [pc, #444]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a6e      	ldr	r2, [pc, #440]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002500:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002504:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002506:	f7ff f88d 	bl	8001624 <HAL_GetTick>
 800250a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800250c:	e008      	b.n	8002520 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800250e:	f7ff f889 	bl	8001624 <HAL_GetTick>
 8002512:	4602      	mov	r2, r0
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e21d      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002520:	4b65      	ldr	r3, [pc, #404]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002528:	2b00      	cmp	r3, #0
 800252a:	d0f0      	beq.n	800250e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800252c:	4b62      	ldr	r3, [pc, #392]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	061b      	lsls	r3, r3, #24
 800253a:	495f      	ldr	r1, [pc, #380]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800253c:	4313      	orrs	r3, r2
 800253e:	604b      	str	r3, [r1, #4]
 8002540:	e018      	b.n	8002574 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002542:	4b5d      	ldr	r3, [pc, #372]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a5c      	ldr	r2, [pc, #368]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002548:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800254c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800254e:	f7ff f869 	bl	8001624 <HAL_GetTick>
 8002552:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002554:	e008      	b.n	8002568 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002556:	f7ff f865 	bl	8001624 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d901      	bls.n	8002568 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e1f9      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002568:	4b53      	ldr	r3, [pc, #332]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1f0      	bne.n	8002556 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0308 	and.w	r3, r3, #8
 800257c:	2b00      	cmp	r3, #0
 800257e:	d03c      	beq.n	80025fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	695b      	ldr	r3, [r3, #20]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d01c      	beq.n	80025c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002588:	4b4b      	ldr	r3, [pc, #300]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800258a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800258e:	4a4a      	ldr	r2, [pc, #296]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002598:	f7ff f844 	bl	8001624 <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800259e:	e008      	b.n	80025b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025a0:	f7ff f840 	bl	8001624 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e1d4      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025b2:	4b41      	ldr	r3, [pc, #260]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80025b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d0ef      	beq.n	80025a0 <HAL_RCC_OscConfig+0x3ec>
 80025c0:	e01b      	b.n	80025fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025c2:	4b3d      	ldr	r3, [pc, #244]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80025c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025c8:	4a3b      	ldr	r2, [pc, #236]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80025ca:	f023 0301 	bic.w	r3, r3, #1
 80025ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025d2:	f7ff f827 	bl	8001624 <HAL_GetTick>
 80025d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025d8:	e008      	b.n	80025ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025da:	f7ff f823 	bl	8001624 <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d901      	bls.n	80025ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e1b7      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025ec:	4b32      	ldr	r3, [pc, #200]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80025ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1ef      	bne.n	80025da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	2b00      	cmp	r3, #0
 8002604:	f000 80a6 	beq.w	8002754 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002608:	2300      	movs	r3, #0
 800260a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800260c:	4b2a      	ldr	r3, [pc, #168]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800260e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002610:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10d      	bne.n	8002634 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002618:	4b27      	ldr	r3, [pc, #156]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800261a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800261c:	4a26      	ldr	r2, [pc, #152]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800261e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002622:	6593      	str	r3, [r2, #88]	@ 0x58
 8002624:	4b24      	ldr	r3, [pc, #144]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800262c:	60bb      	str	r3, [r7, #8]
 800262e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002630:	2301      	movs	r3, #1
 8002632:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002634:	4b21      	ldr	r3, [pc, #132]	@ (80026bc <HAL_RCC_OscConfig+0x508>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800263c:	2b00      	cmp	r3, #0
 800263e:	d118      	bne.n	8002672 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002640:	4b1e      	ldr	r3, [pc, #120]	@ (80026bc <HAL_RCC_OscConfig+0x508>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a1d      	ldr	r2, [pc, #116]	@ (80026bc <HAL_RCC_OscConfig+0x508>)
 8002646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800264a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800264c:	f7fe ffea 	bl	8001624 <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002654:	f7fe ffe6 	bl	8001624 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e17a      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002666:	4b15      	ldr	r3, [pc, #84]	@ (80026bc <HAL_RCC_OscConfig+0x508>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0f0      	beq.n	8002654 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d108      	bne.n	800268c <HAL_RCC_OscConfig+0x4d8>
 800267a:	4b0f      	ldr	r3, [pc, #60]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800267c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002680:	4a0d      	ldr	r2, [pc, #52]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002682:	f043 0301 	orr.w	r3, r3, #1
 8002686:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800268a:	e029      	b.n	80026e0 <HAL_RCC_OscConfig+0x52c>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	2b05      	cmp	r3, #5
 8002692:	d115      	bne.n	80026c0 <HAL_RCC_OscConfig+0x50c>
 8002694:	4b08      	ldr	r3, [pc, #32]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 8002696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800269a:	4a07      	ldr	r2, [pc, #28]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 800269c:	f043 0304 	orr.w	r3, r3, #4
 80026a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026a4:	4b04      	ldr	r3, [pc, #16]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80026a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026aa:	4a03      	ldr	r2, [pc, #12]	@ (80026b8 <HAL_RCC_OscConfig+0x504>)
 80026ac:	f043 0301 	orr.w	r3, r3, #1
 80026b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026b4:	e014      	b.n	80026e0 <HAL_RCC_OscConfig+0x52c>
 80026b6:	bf00      	nop
 80026b8:	40021000 	.word	0x40021000
 80026bc:	40007000 	.word	0x40007000
 80026c0:	4b9c      	ldr	r3, [pc, #624]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80026c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026c6:	4a9b      	ldr	r2, [pc, #620]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80026c8:	f023 0301 	bic.w	r3, r3, #1
 80026cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026d0:	4b98      	ldr	r3, [pc, #608]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80026d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026d6:	4a97      	ldr	r2, [pc, #604]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80026d8:	f023 0304 	bic.w	r3, r3, #4
 80026dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d016      	beq.n	8002716 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026e8:	f7fe ff9c 	bl	8001624 <HAL_GetTick>
 80026ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026ee:	e00a      	b.n	8002706 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026f0:	f7fe ff98 	bl	8001624 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026fe:	4293      	cmp	r3, r2
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e12a      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002706:	4b8b      	ldr	r3, [pc, #556]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 8002708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d0ed      	beq.n	80026f0 <HAL_RCC_OscConfig+0x53c>
 8002714:	e015      	b.n	8002742 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002716:	f7fe ff85 	bl	8001624 <HAL_GetTick>
 800271a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800271c:	e00a      	b.n	8002734 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800271e:	f7fe ff81 	bl	8001624 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	f241 3288 	movw	r2, #5000	@ 0x1388
 800272c:	4293      	cmp	r3, r2
 800272e:	d901      	bls.n	8002734 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e113      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002734:	4b7f      	ldr	r3, [pc, #508]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 8002736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1ed      	bne.n	800271e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002742:	7ffb      	ldrb	r3, [r7, #31]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d105      	bne.n	8002754 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002748:	4b7a      	ldr	r3, [pc, #488]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 800274a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800274c:	4a79      	ldr	r2, [pc, #484]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 800274e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002752:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002758:	2b00      	cmp	r3, #0
 800275a:	f000 80fe 	beq.w	800295a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002762:	2b02      	cmp	r3, #2
 8002764:	f040 80d0 	bne.w	8002908 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002768:	4b72      	ldr	r3, [pc, #456]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	f003 0203 	and.w	r2, r3, #3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002778:	429a      	cmp	r2, r3
 800277a:	d130      	bne.n	80027de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002786:	3b01      	subs	r3, #1
 8002788:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800278a:	429a      	cmp	r2, r3
 800278c:	d127      	bne.n	80027de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002798:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800279a:	429a      	cmp	r2, r3
 800279c:	d11f      	bne.n	80027de <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80027a8:	2a07      	cmp	r2, #7
 80027aa:	bf14      	ite	ne
 80027ac:	2201      	movne	r2, #1
 80027ae:	2200      	moveq	r2, #0
 80027b0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d113      	bne.n	80027de <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027c0:	085b      	lsrs	r3, r3, #1
 80027c2:	3b01      	subs	r3, #1
 80027c4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d109      	bne.n	80027de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d4:	085b      	lsrs	r3, r3, #1
 80027d6:	3b01      	subs	r3, #1
 80027d8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027da:	429a      	cmp	r2, r3
 80027dc:	d06e      	beq.n	80028bc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	2b0c      	cmp	r3, #12
 80027e2:	d069      	beq.n	80028b8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80027e4:	4b53      	ldr	r3, [pc, #332]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d105      	bne.n	80027fc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80027f0:	4b50      	ldr	r3, [pc, #320]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e0ad      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002800:	4b4c      	ldr	r3, [pc, #304]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a4b      	ldr	r2, [pc, #300]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 8002806:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800280a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800280c:	f7fe ff0a 	bl	8001624 <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002814:	f7fe ff06 	bl	8001624 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e09a      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002826:	4b43      	ldr	r3, [pc, #268]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d1f0      	bne.n	8002814 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002832:	4b40      	ldr	r3, [pc, #256]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 8002834:	68da      	ldr	r2, [r3, #12]
 8002836:	4b40      	ldr	r3, [pc, #256]	@ (8002938 <HAL_RCC_OscConfig+0x784>)
 8002838:	4013      	ands	r3, r2
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002842:	3a01      	subs	r2, #1
 8002844:	0112      	lsls	r2, r2, #4
 8002846:	4311      	orrs	r1, r2
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800284c:	0212      	lsls	r2, r2, #8
 800284e:	4311      	orrs	r1, r2
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002854:	0852      	lsrs	r2, r2, #1
 8002856:	3a01      	subs	r2, #1
 8002858:	0552      	lsls	r2, r2, #21
 800285a:	4311      	orrs	r1, r2
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002860:	0852      	lsrs	r2, r2, #1
 8002862:	3a01      	subs	r2, #1
 8002864:	0652      	lsls	r2, r2, #25
 8002866:	4311      	orrs	r1, r2
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800286c:	0912      	lsrs	r2, r2, #4
 800286e:	0452      	lsls	r2, r2, #17
 8002870:	430a      	orrs	r2, r1
 8002872:	4930      	ldr	r1, [pc, #192]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 8002874:	4313      	orrs	r3, r2
 8002876:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002878:	4b2e      	ldr	r3, [pc, #184]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a2d      	ldr	r2, [pc, #180]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 800287e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002882:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002884:	4b2b      	ldr	r3, [pc, #172]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	4a2a      	ldr	r2, [pc, #168]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 800288a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800288e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002890:	f7fe fec8 	bl	8001624 <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002898:	f7fe fec4 	bl	8001624 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e058      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028aa:	4b22      	ldr	r3, [pc, #136]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d0f0      	beq.n	8002898 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028b6:	e050      	b.n	800295a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e04f      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d148      	bne.n	800295a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80028c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a19      	ldr	r2, [pc, #100]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80028ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028d2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028d4:	4b17      	ldr	r3, [pc, #92]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	4a16      	ldr	r2, [pc, #88]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80028da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80028e0:	f7fe fea0 	bl	8001624 <HAL_GetTick>
 80028e4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e8:	f7fe fe9c 	bl	8001624 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e030      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d0f0      	beq.n	80028e8 <HAL_RCC_OscConfig+0x734>
 8002906:	e028      	b.n	800295a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	2b0c      	cmp	r3, #12
 800290c:	d023      	beq.n	8002956 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800290e:	4b09      	ldr	r3, [pc, #36]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a08      	ldr	r2, [pc, #32]	@ (8002934 <HAL_RCC_OscConfig+0x780>)
 8002914:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002918:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291a:	f7fe fe83 	bl	8001624 <HAL_GetTick>
 800291e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002920:	e00c      	b.n	800293c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002922:	f7fe fe7f 	bl	8001624 <HAL_GetTick>
 8002926:	4602      	mov	r2, r0
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b02      	cmp	r3, #2
 800292e:	d905      	bls.n	800293c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e013      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
 8002934:	40021000 	.word	0x40021000
 8002938:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800293c:	4b09      	ldr	r3, [pc, #36]	@ (8002964 <HAL_RCC_OscConfig+0x7b0>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d1ec      	bne.n	8002922 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002948:	4b06      	ldr	r3, [pc, #24]	@ (8002964 <HAL_RCC_OscConfig+0x7b0>)
 800294a:	68da      	ldr	r2, [r3, #12]
 800294c:	4905      	ldr	r1, [pc, #20]	@ (8002964 <HAL_RCC_OscConfig+0x7b0>)
 800294e:	4b06      	ldr	r3, [pc, #24]	@ (8002968 <HAL_RCC_OscConfig+0x7b4>)
 8002950:	4013      	ands	r3, r2
 8002952:	60cb      	str	r3, [r1, #12]
 8002954:	e001      	b.n	800295a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e000      	b.n	800295c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	3720      	adds	r7, #32
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40021000 	.word	0x40021000
 8002968:	feeefffc 	.word	0xfeeefffc

0800296c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e0e7      	b.n	8002b50 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002980:	4b75      	ldr	r3, [pc, #468]	@ (8002b58 <HAL_RCC_ClockConfig+0x1ec>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0307 	and.w	r3, r3, #7
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	429a      	cmp	r2, r3
 800298c:	d910      	bls.n	80029b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800298e:	4b72      	ldr	r3, [pc, #456]	@ (8002b58 <HAL_RCC_ClockConfig+0x1ec>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f023 0207 	bic.w	r2, r3, #7
 8002996:	4970      	ldr	r1, [pc, #448]	@ (8002b58 <HAL_RCC_ClockConfig+0x1ec>)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	4313      	orrs	r3, r2
 800299c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800299e:	4b6e      	ldr	r3, [pc, #440]	@ (8002b58 <HAL_RCC_ClockConfig+0x1ec>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0307 	and.w	r3, r3, #7
 80029a6:	683a      	ldr	r2, [r7, #0]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d001      	beq.n	80029b0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e0cf      	b.n	8002b50 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d010      	beq.n	80029de <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	4b66      	ldr	r3, [pc, #408]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d908      	bls.n	80029de <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029cc:	4b63      	ldr	r3, [pc, #396]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	4960      	ldr	r1, [pc, #384]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d04c      	beq.n	8002a84 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	2b03      	cmp	r3, #3
 80029f0:	d107      	bne.n	8002a02 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029f2:	4b5a      	ldr	r3, [pc, #360]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d121      	bne.n	8002a42 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e0a6      	b.n	8002b50 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d107      	bne.n	8002a1a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a0a:	4b54      	ldr	r3, [pc, #336]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d115      	bne.n	8002a42 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e09a      	b.n	8002b50 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d107      	bne.n	8002a32 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a22:	4b4e      	ldr	r3, [pc, #312]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d109      	bne.n	8002a42 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e08e      	b.n	8002b50 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a32:	4b4a      	ldr	r3, [pc, #296]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d101      	bne.n	8002a42 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e086      	b.n	8002b50 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a42:	4b46      	ldr	r3, [pc, #280]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f023 0203 	bic.w	r2, r3, #3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	4943      	ldr	r1, [pc, #268]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a54:	f7fe fde6 	bl	8001624 <HAL_GetTick>
 8002a58:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a5a:	e00a      	b.n	8002a72 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a5c:	f7fe fde2 	bl	8001624 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e06e      	b.n	8002b50 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a72:	4b3a      	ldr	r3, [pc, #232]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 020c 	and.w	r2, r3, #12
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d1eb      	bne.n	8002a5c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0302 	and.w	r3, r3, #2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d010      	beq.n	8002ab2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	4b31      	ldr	r3, [pc, #196]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d208      	bcs.n	8002ab2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aa0:	4b2e      	ldr	r3, [pc, #184]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	492b      	ldr	r1, [pc, #172]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ab2:	4b29      	ldr	r3, [pc, #164]	@ (8002b58 <HAL_RCC_ClockConfig+0x1ec>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0307 	and.w	r3, r3, #7
 8002aba:	683a      	ldr	r2, [r7, #0]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d210      	bcs.n	8002ae2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ac0:	4b25      	ldr	r3, [pc, #148]	@ (8002b58 <HAL_RCC_ClockConfig+0x1ec>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f023 0207 	bic.w	r2, r3, #7
 8002ac8:	4923      	ldr	r1, [pc, #140]	@ (8002b58 <HAL_RCC_ClockConfig+0x1ec>)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ad0:	4b21      	ldr	r3, [pc, #132]	@ (8002b58 <HAL_RCC_ClockConfig+0x1ec>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0307 	and.w	r3, r3, #7
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d001      	beq.n	8002ae2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e036      	b.n	8002b50 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0304 	and.w	r3, r3, #4
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d008      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002aee:	4b1b      	ldr	r3, [pc, #108]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	4918      	ldr	r1, [pc, #96]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0308 	and.w	r3, r3, #8
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d009      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b0c:	4b13      	ldr	r3, [pc, #76]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	691b      	ldr	r3, [r3, #16]
 8002b18:	00db      	lsls	r3, r3, #3
 8002b1a:	4910      	ldr	r1, [pc, #64]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b20:	f000 f824 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 8002b24:	4602      	mov	r2, r0
 8002b26:	4b0d      	ldr	r3, [pc, #52]	@ (8002b5c <HAL_RCC_ClockConfig+0x1f0>)
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	091b      	lsrs	r3, r3, #4
 8002b2c:	f003 030f 	and.w	r3, r3, #15
 8002b30:	490b      	ldr	r1, [pc, #44]	@ (8002b60 <HAL_RCC_ClockConfig+0x1f4>)
 8002b32:	5ccb      	ldrb	r3, [r1, r3]
 8002b34:	f003 031f 	and.w	r3, r3, #31
 8002b38:	fa22 f303 	lsr.w	r3, r2, r3
 8002b3c:	4a09      	ldr	r2, [pc, #36]	@ (8002b64 <HAL_RCC_ClockConfig+0x1f8>)
 8002b3e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b40:	4b09      	ldr	r3, [pc, #36]	@ (8002b68 <HAL_RCC_ClockConfig+0x1fc>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7fe faa1 	bl	800108c <HAL_InitTick>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b4e:	7afb      	ldrb	r3, [r7, #11]
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3710      	adds	r7, #16
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	40022000 	.word	0x40022000
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	0800a02c 	.word	0x0800a02c
 8002b64:	20000364 	.word	0x20000364
 8002b68:	20000368 	.word	0x20000368

08002b6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b089      	sub	sp, #36	@ 0x24
 8002b70:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b72:	2300      	movs	r3, #0
 8002b74:	61fb      	str	r3, [r7, #28]
 8002b76:	2300      	movs	r3, #0
 8002b78:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b7a:	4b3e      	ldr	r3, [pc, #248]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f003 030c 	and.w	r3, r3, #12
 8002b82:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b84:	4b3b      	ldr	r3, [pc, #236]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	f003 0303 	and.w	r3, r3, #3
 8002b8c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d005      	beq.n	8002ba0 <HAL_RCC_GetSysClockFreq+0x34>
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	2b0c      	cmp	r3, #12
 8002b98:	d121      	bne.n	8002bde <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d11e      	bne.n	8002bde <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ba0:	4b34      	ldr	r3, [pc, #208]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0308 	and.w	r3, r3, #8
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d107      	bne.n	8002bbc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002bac:	4b31      	ldr	r3, [pc, #196]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bb2:	0a1b      	lsrs	r3, r3, #8
 8002bb4:	f003 030f 	and.w	r3, r3, #15
 8002bb8:	61fb      	str	r3, [r7, #28]
 8002bba:	e005      	b.n	8002bc8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002bbc:	4b2d      	ldr	r3, [pc, #180]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	091b      	lsrs	r3, r3, #4
 8002bc2:	f003 030f 	and.w	r3, r3, #15
 8002bc6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002bc8:	4a2b      	ldr	r2, [pc, #172]	@ (8002c78 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bd0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10d      	bne.n	8002bf4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bdc:	e00a      	b.n	8002bf4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	2b04      	cmp	r3, #4
 8002be2:	d102      	bne.n	8002bea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002be4:	4b25      	ldr	r3, [pc, #148]	@ (8002c7c <HAL_RCC_GetSysClockFreq+0x110>)
 8002be6:	61bb      	str	r3, [r7, #24]
 8002be8:	e004      	b.n	8002bf4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	2b08      	cmp	r3, #8
 8002bee:	d101      	bne.n	8002bf4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002bf0:	4b23      	ldr	r3, [pc, #140]	@ (8002c80 <HAL_RCC_GetSysClockFreq+0x114>)
 8002bf2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	2b0c      	cmp	r3, #12
 8002bf8:	d134      	bne.n	8002c64 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	f003 0303 	and.w	r3, r3, #3
 8002c02:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d003      	beq.n	8002c12 <HAL_RCC_GetSysClockFreq+0xa6>
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	2b03      	cmp	r3, #3
 8002c0e:	d003      	beq.n	8002c18 <HAL_RCC_GetSysClockFreq+0xac>
 8002c10:	e005      	b.n	8002c1e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002c12:	4b1a      	ldr	r3, [pc, #104]	@ (8002c7c <HAL_RCC_GetSysClockFreq+0x110>)
 8002c14:	617b      	str	r3, [r7, #20]
      break;
 8002c16:	e005      	b.n	8002c24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c18:	4b19      	ldr	r3, [pc, #100]	@ (8002c80 <HAL_RCC_GetSysClockFreq+0x114>)
 8002c1a:	617b      	str	r3, [r7, #20]
      break;
 8002c1c:	e002      	b.n	8002c24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	617b      	str	r3, [r7, #20]
      break;
 8002c22:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c24:	4b13      	ldr	r3, [pc, #76]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	091b      	lsrs	r3, r3, #4
 8002c2a:	f003 0307 	and.w	r3, r3, #7
 8002c2e:	3301      	adds	r3, #1
 8002c30:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c32:	4b10      	ldr	r3, [pc, #64]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	0a1b      	lsrs	r3, r3, #8
 8002c38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	fb03 f202 	mul.w	r2, r3, r2
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c48:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	0e5b      	lsrs	r3, r3, #25
 8002c50:	f003 0303 	and.w	r3, r3, #3
 8002c54:	3301      	adds	r3, #1
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c62:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c64:	69bb      	ldr	r3, [r7, #24]
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3724      	adds	r7, #36	@ 0x24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	40021000 	.word	0x40021000
 8002c78:	0800a044 	.word	0x0800a044
 8002c7c:	00f42400 	.word	0x00f42400
 8002c80:	007a1200 	.word	0x007a1200

08002c84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c88:	4b03      	ldr	r3, [pc, #12]	@ (8002c98 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	20000364 	.word	0x20000364

08002c9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ca0:	f7ff fff0 	bl	8002c84 <HAL_RCC_GetHCLKFreq>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	4b06      	ldr	r3, [pc, #24]	@ (8002cc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	0a1b      	lsrs	r3, r3, #8
 8002cac:	f003 0307 	and.w	r3, r3, #7
 8002cb0:	4904      	ldr	r1, [pc, #16]	@ (8002cc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002cb2:	5ccb      	ldrb	r3, [r1, r3]
 8002cb4:	f003 031f 	and.w	r3, r3, #31
 8002cb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40021000 	.word	0x40021000
 8002cc4:	0800a03c 	.word	0x0800a03c

08002cc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002ccc:	f7ff ffda 	bl	8002c84 <HAL_RCC_GetHCLKFreq>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	4b06      	ldr	r3, [pc, #24]	@ (8002cec <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	0adb      	lsrs	r3, r3, #11
 8002cd8:	f003 0307 	and.w	r3, r3, #7
 8002cdc:	4904      	ldr	r1, [pc, #16]	@ (8002cf0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002cde:	5ccb      	ldrb	r3, [r1, r3]
 8002ce0:	f003 031f 	and.w	r3, r3, #31
 8002ce4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	0800a03c 	.word	0x0800a03c

08002cf4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	220f      	movs	r2, #15
 8002d02:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002d04:	4b12      	ldr	r3, [pc, #72]	@ (8002d50 <HAL_RCC_GetClockConfig+0x5c>)
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f003 0203 	and.w	r2, r3, #3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002d10:	4b0f      	ldr	r3, [pc, #60]	@ (8002d50 <HAL_RCC_GetClockConfig+0x5c>)
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d50 <HAL_RCC_GetClockConfig+0x5c>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002d28:	4b09      	ldr	r3, [pc, #36]	@ (8002d50 <HAL_RCC_GetClockConfig+0x5c>)
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	08db      	lsrs	r3, r3, #3
 8002d2e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002d36:	4b07      	ldr	r3, [pc, #28]	@ (8002d54 <HAL_RCC_GetClockConfig+0x60>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0207 	and.w	r2, r3, #7
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	601a      	str	r2, [r3, #0]
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	40021000 	.word	0x40021000
 8002d54:	40022000 	.word	0x40022000

08002d58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b086      	sub	sp, #24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d60:	2300      	movs	r3, #0
 8002d62:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d64:	4b2a      	ldr	r3, [pc, #168]	@ (8002e10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d003      	beq.n	8002d78 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d70:	f7ff f9ac 	bl	80020cc <HAL_PWREx_GetVoltageRange>
 8002d74:	6178      	str	r0, [r7, #20]
 8002d76:	e014      	b.n	8002da2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d78:	4b25      	ldr	r3, [pc, #148]	@ (8002e10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d7c:	4a24      	ldr	r2, [pc, #144]	@ (8002e10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d82:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d84:	4b22      	ldr	r3, [pc, #136]	@ (8002e10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d8c:	60fb      	str	r3, [r7, #12]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d90:	f7ff f99c 	bl	80020cc <HAL_PWREx_GetVoltageRange>
 8002d94:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d96:	4b1e      	ldr	r3, [pc, #120]	@ (8002e10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9a:	4a1d      	ldr	r2, [pc, #116]	@ (8002e10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002da0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002da8:	d10b      	bne.n	8002dc2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2b80      	cmp	r3, #128	@ 0x80
 8002dae:	d919      	bls.n	8002de4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2ba0      	cmp	r3, #160	@ 0xa0
 8002db4:	d902      	bls.n	8002dbc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002db6:	2302      	movs	r3, #2
 8002db8:	613b      	str	r3, [r7, #16]
 8002dba:	e013      	b.n	8002de4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	613b      	str	r3, [r7, #16]
 8002dc0:	e010      	b.n	8002de4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2b80      	cmp	r3, #128	@ 0x80
 8002dc6:	d902      	bls.n	8002dce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002dc8:	2303      	movs	r3, #3
 8002dca:	613b      	str	r3, [r7, #16]
 8002dcc:	e00a      	b.n	8002de4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2b80      	cmp	r3, #128	@ 0x80
 8002dd2:	d102      	bne.n	8002dda <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	613b      	str	r3, [r7, #16]
 8002dd8:	e004      	b.n	8002de4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2b70      	cmp	r3, #112	@ 0x70
 8002dde:	d101      	bne.n	8002de4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002de0:	2301      	movs	r3, #1
 8002de2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002de4:	4b0b      	ldr	r3, [pc, #44]	@ (8002e14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f023 0207 	bic.w	r2, r3, #7
 8002dec:	4909      	ldr	r1, [pc, #36]	@ (8002e14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002df4:	4b07      	ldr	r3, [pc, #28]	@ (8002e14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d001      	beq.n	8002e06 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3718      	adds	r7, #24
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	40021000 	.word	0x40021000
 8002e14:	40022000 	.word	0x40022000

08002e18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e20:	2300      	movs	r3, #0
 8002e22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e24:	2300      	movs	r3, #0
 8002e26:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d041      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e38:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002e3c:	d02a      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002e3e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002e42:	d824      	bhi.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e44:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e48:	d008      	beq.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002e4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e4e:	d81e      	bhi.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d00a      	beq.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002e54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e58:	d010      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002e5a:	e018      	b.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e5c:	4b86      	ldr	r3, [pc, #536]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	4a85      	ldr	r2, [pc, #532]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e66:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e68:	e015      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	3304      	adds	r3, #4
 8002e6e:	2100      	movs	r1, #0
 8002e70:	4618      	mov	r0, r3
 8002e72:	f001 f829 	bl	8003ec8 <RCCEx_PLLSAI1_Config>
 8002e76:	4603      	mov	r3, r0
 8002e78:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e7a:	e00c      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	3320      	adds	r3, #32
 8002e80:	2100      	movs	r1, #0
 8002e82:	4618      	mov	r0, r3
 8002e84:	f001 f914 	bl	80040b0 <RCCEx_PLLSAI2_Config>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e8c:	e003      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	74fb      	strb	r3, [r7, #19]
      break;
 8002e92:	e000      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002e94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e96:	7cfb      	ldrb	r3, [r7, #19]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10b      	bne.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e9c:	4b76      	ldr	r3, [pc, #472]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ea2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002eaa:	4973      	ldr	r1, [pc, #460]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002eb2:	e001      	b.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eb4:	7cfb      	ldrb	r3, [r7, #19]
 8002eb6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d041      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ec8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ecc:	d02a      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002ece:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ed2:	d824      	bhi.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ed4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ed8:	d008      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002eda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ede:	d81e      	bhi.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00a      	beq.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002ee4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ee8:	d010      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002eea:	e018      	b.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002eec:	4b62      	ldr	r3, [pc, #392]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	4a61      	ldr	r2, [pc, #388]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ef6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ef8:	e015      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3304      	adds	r3, #4
 8002efe:	2100      	movs	r1, #0
 8002f00:	4618      	mov	r0, r3
 8002f02:	f000 ffe1 	bl	8003ec8 <RCCEx_PLLSAI1_Config>
 8002f06:	4603      	mov	r3, r0
 8002f08:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f0a:	e00c      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	3320      	adds	r3, #32
 8002f10:	2100      	movs	r1, #0
 8002f12:	4618      	mov	r0, r3
 8002f14:	f001 f8cc 	bl	80040b0 <RCCEx_PLLSAI2_Config>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f1c:	e003      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	74fb      	strb	r3, [r7, #19]
      break;
 8002f22:	e000      	b.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002f24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f26:	7cfb      	ldrb	r3, [r7, #19]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d10b      	bne.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f2c:	4b52      	ldr	r3, [pc, #328]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f32:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f3a:	494f      	ldr	r1, [pc, #316]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002f42:	e001      	b.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f44:	7cfb      	ldrb	r3, [r7, #19]
 8002f46:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 80a0 	beq.w	8003096 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f56:	2300      	movs	r3, #0
 8002f58:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f5a:	4b47      	ldr	r3, [pc, #284]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002f66:	2301      	movs	r3, #1
 8002f68:	e000      	b.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00d      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f70:	4b41      	ldr	r3, [pc, #260]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f74:	4a40      	ldr	r2, [pc, #256]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f7c:	4b3e      	ldr	r3, [pc, #248]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f84:	60bb      	str	r3, [r7, #8]
 8002f86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f8c:	4b3b      	ldr	r3, [pc, #236]	@ (800307c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a3a      	ldr	r2, [pc, #232]	@ (800307c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f96:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f98:	f7fe fb44 	bl	8001624 <HAL_GetTick>
 8002f9c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f9e:	e009      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa0:	f7fe fb40 	bl	8001624 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d902      	bls.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	74fb      	strb	r3, [r7, #19]
        break;
 8002fb2:	e005      	b.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fb4:	4b31      	ldr	r3, [pc, #196]	@ (800307c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0ef      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002fc0:	7cfb      	ldrb	r3, [r7, #19]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d15c      	bne.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002fc6:	4b2c      	ldr	r3, [pc, #176]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fd0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d01f      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fde:	697a      	ldr	r2, [r7, #20]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d019      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002fe4:	4b24      	ldr	r3, [pc, #144]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ff0:	4b21      	ldr	r3, [pc, #132]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff6:	4a20      	ldr	r2, [pc, #128]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ff8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ffc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003000:	4b1d      	ldr	r3, [pc, #116]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003002:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003006:	4a1c      	ldr	r2, [pc, #112]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003008:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800300c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003010:	4a19      	ldr	r2, [pc, #100]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	d016      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003022:	f7fe faff 	bl	8001624 <HAL_GetTick>
 8003026:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003028:	e00b      	b.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800302a:	f7fe fafb 	bl	8001624 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003038:	4293      	cmp	r3, r2
 800303a:	d902      	bls.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	74fb      	strb	r3, [r7, #19]
            break;
 8003040:	e006      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003042:	4b0d      	ldr	r3, [pc, #52]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003044:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d0ec      	beq.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003050:	7cfb      	ldrb	r3, [r7, #19]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d10c      	bne.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003056:	4b08      	ldr	r3, [pc, #32]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800305c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003066:	4904      	ldr	r1, [pc, #16]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003068:	4313      	orrs	r3, r2
 800306a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800306e:	e009      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003070:	7cfb      	ldrb	r3, [r7, #19]
 8003072:	74bb      	strb	r3, [r7, #18]
 8003074:	e006      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003076:	bf00      	nop
 8003078:	40021000 	.word	0x40021000
 800307c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003080:	7cfb      	ldrb	r3, [r7, #19]
 8003082:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003084:	7c7b      	ldrb	r3, [r7, #17]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d105      	bne.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800308a:	4b9e      	ldr	r3, [pc, #632]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800308c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800308e:	4a9d      	ldr	r2, [pc, #628]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003090:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003094:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00a      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030a2:	4b98      	ldr	r3, [pc, #608]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a8:	f023 0203 	bic.w	r2, r3, #3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030b0:	4994      	ldr	r1, [pc, #592]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00a      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030c4:	4b8f      	ldr	r3, [pc, #572]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ca:	f023 020c 	bic.w	r2, r3, #12
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d2:	498c      	ldr	r1, [pc, #560]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0304 	and.w	r3, r3, #4
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00a      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030e6:	4b87      	ldr	r3, [pc, #540]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f4:	4983      	ldr	r1, [pc, #524]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b00      	cmp	r3, #0
 8003106:	d00a      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003108:	4b7e      	ldr	r3, [pc, #504]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800310a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800310e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003116:	497b      	ldr	r1, [pc, #492]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003118:	4313      	orrs	r3, r2
 800311a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0310 	and.w	r3, r3, #16
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00a      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800312a:	4b76      	ldr	r3, [pc, #472]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800312c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003130:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003138:	4972      	ldr	r1, [pc, #456]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800313a:	4313      	orrs	r3, r2
 800313c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0320 	and.w	r3, r3, #32
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00a      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800314c:	4b6d      	ldr	r3, [pc, #436]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800314e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003152:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800315a:	496a      	ldr	r1, [pc, #424]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800315c:	4313      	orrs	r3, r2
 800315e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00a      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800316e:	4b65      	ldr	r3, [pc, #404]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003174:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800317c:	4961      	ldr	r1, [pc, #388]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800317e:	4313      	orrs	r3, r2
 8003180:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00a      	beq.n	80031a6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003190:	4b5c      	ldr	r3, [pc, #368]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003196:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800319e:	4959      	ldr	r1, [pc, #356]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a0:	4313      	orrs	r3, r2
 80031a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00a      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031b2:	4b54      	ldr	r3, [pc, #336]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031c0:	4950      	ldr	r1, [pc, #320]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00a      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031d4:	4b4b      	ldr	r3, [pc, #300]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031da:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031e2:	4948      	ldr	r1, [pc, #288]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00a      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031f6:	4b43      	ldr	r3, [pc, #268]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003204:	493f      	ldr	r1, [pc, #252]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003206:	4313      	orrs	r3, r2
 8003208:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d028      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003218:	4b3a      	ldr	r3, [pc, #232]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800321a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800321e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003226:	4937      	ldr	r1, [pc, #220]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003228:	4313      	orrs	r3, r2
 800322a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003232:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003236:	d106      	bne.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003238:	4b32      	ldr	r3, [pc, #200]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	4a31      	ldr	r2, [pc, #196]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800323e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003242:	60d3      	str	r3, [r2, #12]
 8003244:	e011      	b.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800324a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800324e:	d10c      	bne.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	3304      	adds	r3, #4
 8003254:	2101      	movs	r1, #1
 8003256:	4618      	mov	r0, r3
 8003258:	f000 fe36 	bl	8003ec8 <RCCEx_PLLSAI1_Config>
 800325c:	4603      	mov	r3, r0
 800325e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003260:	7cfb      	ldrb	r3, [r7, #19]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003266:	7cfb      	ldrb	r3, [r7, #19]
 8003268:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d028      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003276:	4b23      	ldr	r3, [pc, #140]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800327c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003284:	491f      	ldr	r1, [pc, #124]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003286:	4313      	orrs	r3, r2
 8003288:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003290:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003294:	d106      	bne.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003296:	4b1b      	ldr	r3, [pc, #108]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	4a1a      	ldr	r2, [pc, #104]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800329c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032a0:	60d3      	str	r3, [r2, #12]
 80032a2:	e011      	b.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80032ac:	d10c      	bne.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	3304      	adds	r3, #4
 80032b2:	2101      	movs	r1, #1
 80032b4:	4618      	mov	r0, r3
 80032b6:	f000 fe07 	bl	8003ec8 <RCCEx_PLLSAI1_Config>
 80032ba:	4603      	mov	r3, r0
 80032bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032be:	7cfb      	ldrb	r3, [r7, #19]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d001      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80032c4:	7cfb      	ldrb	r3, [r7, #19]
 80032c6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d02b      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80032d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032e2:	4908      	ldr	r1, [pc, #32]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032f2:	d109      	bne.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032f4:	4b03      	ldr	r3, [pc, #12]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	4a02      	ldr	r2, [pc, #8]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032fe:	60d3      	str	r3, [r2, #12]
 8003300:	e014      	b.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003302:	bf00      	nop
 8003304:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800330c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003310:	d10c      	bne.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	3304      	adds	r3, #4
 8003316:	2101      	movs	r1, #1
 8003318:	4618      	mov	r0, r3
 800331a:	f000 fdd5 	bl	8003ec8 <RCCEx_PLLSAI1_Config>
 800331e:	4603      	mov	r3, r0
 8003320:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003322:	7cfb      	ldrb	r3, [r7, #19]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003328:	7cfb      	ldrb	r3, [r7, #19]
 800332a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d02f      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003338:	4b2b      	ldr	r3, [pc, #172]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800333a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003346:	4928      	ldr	r1, [pc, #160]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003348:	4313      	orrs	r3, r2
 800334a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003352:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003356:	d10d      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3304      	adds	r3, #4
 800335c:	2102      	movs	r1, #2
 800335e:	4618      	mov	r0, r3
 8003360:	f000 fdb2 	bl	8003ec8 <RCCEx_PLLSAI1_Config>
 8003364:	4603      	mov	r3, r0
 8003366:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003368:	7cfb      	ldrb	r3, [r7, #19]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d014      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800336e:	7cfb      	ldrb	r3, [r7, #19]
 8003370:	74bb      	strb	r3, [r7, #18]
 8003372:	e011      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003378:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800337c:	d10c      	bne.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	3320      	adds	r3, #32
 8003382:	2102      	movs	r1, #2
 8003384:	4618      	mov	r0, r3
 8003386:	f000 fe93 	bl	80040b0 <RCCEx_PLLSAI2_Config>
 800338a:	4603      	mov	r3, r0
 800338c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800338e:	7cfb      	ldrb	r3, [r7, #19]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d001      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003394:	7cfb      	ldrb	r3, [r7, #19]
 8003396:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d00a      	beq.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80033a4:	4b10      	ldr	r3, [pc, #64]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033aa:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033b2:	490d      	ldr	r1, [pc, #52]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00b      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80033c6:	4b08      	ldr	r3, [pc, #32]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033d6:	4904      	ldr	r1, [pc, #16]	@ (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80033de:	7cbb      	ldrb	r3, [r7, #18]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3718      	adds	r7, #24
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40021000 	.word	0x40021000

080033ec <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b088      	sub	sp, #32
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80033fe:	d13e      	bne.n	800347e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003400:	4bb2      	ldr	r3, [pc, #712]	@ (80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003406:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800340a:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003412:	d028      	beq.n	8003466 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800341a:	f200 8542 	bhi.w	8003ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003424:	d005      	beq.n	8003432 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800342c:	d00e      	beq.n	800344c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800342e:	f000 bd38 	b.w	8003ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003432:	4ba6      	ldr	r3, [pc, #664]	@ (80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003434:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	2b02      	cmp	r3, #2
 800343e:	f040 8532 	bne.w	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8003442:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003446:	61fb      	str	r3, [r7, #28]
      break;
 8003448:	f000 bd2d 	b.w	8003ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800344c:	4b9f      	ldr	r3, [pc, #636]	@ (80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800344e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b02      	cmp	r3, #2
 8003458:	f040 8527 	bne.w	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 800345c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003460:	61fb      	str	r3, [r7, #28]
      break;
 8003462:	f000 bd22 	b.w	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003466:	4b99      	ldr	r3, [pc, #612]	@ (80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800346e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003472:	f040 851c 	bne.w	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8003476:	4b96      	ldr	r3, [pc, #600]	@ (80036d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003478:	61fb      	str	r3, [r7, #28]
      break;
 800347a:	f000 bd18 	b.w	8003eae <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800347e:	4b93      	ldr	r3, [pc, #588]	@ (80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	f003 0303 	and.w	r3, r3, #3
 8003486:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	2b03      	cmp	r3, #3
 800348c:	d036      	beq.n	80034fc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	2b03      	cmp	r3, #3
 8003492:	d840      	bhi.n	8003516 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d003      	beq.n	80034a2 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	2b02      	cmp	r3, #2
 800349e:	d020      	beq.n	80034e2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80034a0:	e039      	b.n	8003516 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80034a2:	4b8a      	ldr	r3, [pc, #552]	@ (80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d116      	bne.n	80034dc <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80034ae:	4b87      	ldr	r3, [pc, #540]	@ (80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d005      	beq.n	80034c6 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80034ba:	4b84      	ldr	r3, [pc, #528]	@ (80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	091b      	lsrs	r3, r3, #4
 80034c0:	f003 030f 	and.w	r3, r3, #15
 80034c4:	e005      	b.n	80034d2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80034c6:	4b81      	ldr	r3, [pc, #516]	@ (80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034cc:	0a1b      	lsrs	r3, r3, #8
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	4a80      	ldr	r2, [pc, #512]	@ (80036d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80034d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034d8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80034da:	e01f      	b.n	800351c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80034dc:	2300      	movs	r3, #0
 80034de:	61bb      	str	r3, [r7, #24]
      break;
 80034e0:	e01c      	b.n	800351c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80034e2:	4b7a      	ldr	r3, [pc, #488]	@ (80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ee:	d102      	bne.n	80034f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80034f0:	4b79      	ldr	r3, [pc, #484]	@ (80036d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80034f2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80034f4:	e012      	b.n	800351c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80034f6:	2300      	movs	r3, #0
 80034f8:	61bb      	str	r3, [r7, #24]
      break;
 80034fa:	e00f      	b.n	800351c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80034fc:	4b73      	ldr	r3, [pc, #460]	@ (80036cc <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003504:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003508:	d102      	bne.n	8003510 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800350a:	4b74      	ldr	r3, [pc, #464]	@ (80036dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800350c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800350e:	e005      	b.n	800351c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8003510:	2300      	movs	r3, #0
 8003512:	61bb      	str	r3, [r7, #24]
      break;
 8003514:	e002      	b.n	800351c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8003516:	2300      	movs	r3, #0
 8003518:	61bb      	str	r3, [r7, #24]
      break;
 800351a:	bf00      	nop
    }

    switch(PeriphClk)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003522:	f000 80dd 	beq.w	80036e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800352c:	f200 84c1 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003536:	f000 80d3 	beq.w	80036e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003540:	f200 84b7 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800354a:	f000 835f 	beq.w	8003c0c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003554:	f200 84ad 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800355e:	f000 847e 	beq.w	8003e5e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003568:	f200 84a3 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003572:	f000 82cd 	beq.w	8003b10 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800357c:	f200 8499 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003586:	f000 80ab 	beq.w	80036e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003590:	f200 848f 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800359a:	f000 8090 	beq.w	80036be <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035a4:	f200 8485 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035ae:	d07f      	beq.n	80036b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035b6:	f200 847c 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035c0:	f000 8403 	beq.w	8003dca <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035ca:	f200 8472 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035d4:	f000 83af 	beq.w	8003d36 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035de:	f200 8468 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035e8:	f000 8379 	beq.w	8003cde <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035f2:	f200 845e 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2b80      	cmp	r3, #128	@ 0x80
 80035fa:	f000 8344 	beq.w	8003c86 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2b80      	cmp	r3, #128	@ 0x80
 8003602:	f200 8456 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2b20      	cmp	r3, #32
 800360a:	d84b      	bhi.n	80036a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 844f 	beq.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	3b01      	subs	r3, #1
 8003618:	2b1f      	cmp	r3, #31
 800361a:	f200 844a 	bhi.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800361e:	a201      	add	r2, pc, #4	@ (adr r2, 8003624 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8003620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003624:	0800380d 	.word	0x0800380d
 8003628:	0800387b 	.word	0x0800387b
 800362c:	08003eb3 	.word	0x08003eb3
 8003630:	0800390f 	.word	0x0800390f
 8003634:	08003eb3 	.word	0x08003eb3
 8003638:	08003eb3 	.word	0x08003eb3
 800363c:	08003eb3 	.word	0x08003eb3
 8003640:	08003995 	.word	0x08003995
 8003644:	08003eb3 	.word	0x08003eb3
 8003648:	08003eb3 	.word	0x08003eb3
 800364c:	08003eb3 	.word	0x08003eb3
 8003650:	08003eb3 	.word	0x08003eb3
 8003654:	08003eb3 	.word	0x08003eb3
 8003658:	08003eb3 	.word	0x08003eb3
 800365c:	08003eb3 	.word	0x08003eb3
 8003660:	08003a0d 	.word	0x08003a0d
 8003664:	08003eb3 	.word	0x08003eb3
 8003668:	08003eb3 	.word	0x08003eb3
 800366c:	08003eb3 	.word	0x08003eb3
 8003670:	08003eb3 	.word	0x08003eb3
 8003674:	08003eb3 	.word	0x08003eb3
 8003678:	08003eb3 	.word	0x08003eb3
 800367c:	08003eb3 	.word	0x08003eb3
 8003680:	08003eb3 	.word	0x08003eb3
 8003684:	08003eb3 	.word	0x08003eb3
 8003688:	08003eb3 	.word	0x08003eb3
 800368c:	08003eb3 	.word	0x08003eb3
 8003690:	08003eb3 	.word	0x08003eb3
 8003694:	08003eb3 	.word	0x08003eb3
 8003698:	08003eb3 	.word	0x08003eb3
 800369c:	08003eb3 	.word	0x08003eb3
 80036a0:	08003a8f 	.word	0x08003a8f
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2b40      	cmp	r3, #64	@ 0x40
 80036a8:	f000 82c1 	beq.w	8003c2e <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80036ac:	f000 bc01 	b.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80036b0:	69b9      	ldr	r1, [r7, #24]
 80036b2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80036b6:	f000 fdd9 	bl	800426c <RCCEx_GetSAIxPeriphCLKFreq>
 80036ba:	61f8      	str	r0, [r7, #28]
      break;
 80036bc:	e3fa      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80036be:	69b9      	ldr	r1, [r7, #24]
 80036c0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80036c4:	f000 fdd2 	bl	800426c <RCCEx_GetSAIxPeriphCLKFreq>
 80036c8:	61f8      	str	r0, [r7, #28]
      break;
 80036ca:	e3f3      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80036cc:	40021000 	.word	0x40021000
 80036d0:	0003d090 	.word	0x0003d090
 80036d4:	0800a044 	.word	0x0800a044
 80036d8:	00f42400 	.word	0x00f42400
 80036dc:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80036e0:	4ba9      	ldr	r3, [pc, #676]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80036e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036e6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80036ea:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80036f2:	d00c      	beq.n	800370e <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80036fa:	d87f      	bhi.n	80037fc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003702:	d04e      	beq.n	80037a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800370a:	d01d      	beq.n	8003748 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 800370c:	e076      	b.n	80037fc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800370e:	4b9e      	ldr	r3, [pc, #632]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	2b02      	cmp	r3, #2
 8003718:	d172      	bne.n	8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800371a:	4b9b      	ldr	r3, [pc, #620]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0308 	and.w	r3, r3, #8
 8003722:	2b00      	cmp	r3, #0
 8003724:	d005      	beq.n	8003732 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8003726:	4b98      	ldr	r3, [pc, #608]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	091b      	lsrs	r3, r3, #4
 800372c:	f003 030f 	and.w	r3, r3, #15
 8003730:	e005      	b.n	800373e <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8003732:	4b95      	ldr	r3, [pc, #596]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003734:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003738:	0a1b      	lsrs	r3, r3, #8
 800373a:	f003 030f 	and.w	r3, r3, #15
 800373e:	4a93      	ldr	r2, [pc, #588]	@ (800398c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8003740:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003744:	61fb      	str	r3, [r7, #28]
          break;
 8003746:	e05b      	b.n	8003800 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003748:	4b8f      	ldr	r3, [pc, #572]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003750:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003754:	d156      	bne.n	8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003756:	4b8c      	ldr	r3, [pc, #560]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800375e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003762:	d14f      	bne.n	8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003764:	4b88      	ldr	r3, [pc, #544]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	0a1b      	lsrs	r3, r3, #8
 800376a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800376e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	fb03 f202 	mul.w	r2, r3, r2
 8003778:	4b83      	ldr	r3, [pc, #524]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	091b      	lsrs	r3, r3, #4
 800377e:	f003 0307 	and.w	r3, r3, #7
 8003782:	3301      	adds	r3, #1
 8003784:	fbb2 f3f3 	udiv	r3, r2, r3
 8003788:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800378a:	4b7f      	ldr	r3, [pc, #508]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	0d5b      	lsrs	r3, r3, #21
 8003790:	f003 0303 	and.w	r3, r3, #3
 8003794:	3301      	adds	r3, #1
 8003796:	005b      	lsls	r3, r3, #1
 8003798:	69ba      	ldr	r2, [r7, #24]
 800379a:	fbb2 f3f3 	udiv	r3, r2, r3
 800379e:	61fb      	str	r3, [r7, #28]
          break;
 80037a0:	e030      	b.n	8003804 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80037a2:	4b79      	ldr	r3, [pc, #484]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037ae:	d12b      	bne.n	8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80037b0:	4b75      	ldr	r3, [pc, #468]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037b2:	691b      	ldr	r3, [r3, #16]
 80037b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037bc:	d124      	bne.n	8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80037be:	4b72      	ldr	r3, [pc, #456]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	0a1b      	lsrs	r3, r3, #8
 80037c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037c8:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	fb03 f202 	mul.w	r2, r3, r2
 80037d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	091b      	lsrs	r3, r3, #4
 80037d8:	f003 0307 	and.w	r3, r3, #7
 80037dc:	3301      	adds	r3, #1
 80037de:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80037e4:	4b68      	ldr	r3, [pc, #416]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	0d5b      	lsrs	r3, r3, #21
 80037ea:	f003 0303 	and.w	r3, r3, #3
 80037ee:	3301      	adds	r3, #1
 80037f0:	005b      	lsls	r3, r3, #1
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037f8:	61fb      	str	r3, [r7, #28]
          break;
 80037fa:	e005      	b.n	8003808 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80037fc:	bf00      	nop
 80037fe:	e359      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003800:	bf00      	nop
 8003802:	e357      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003804:	bf00      	nop
 8003806:	e355      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003808:	bf00      	nop
        break;
 800380a:	e353      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800380c:	4b5e      	ldr	r3, [pc, #376]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800380e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003812:	f003 0303 	and.w	r3, r3, #3
 8003816:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	2b03      	cmp	r3, #3
 800381c:	d827      	bhi.n	800386e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 800381e:	a201      	add	r2, pc, #4	@ (adr r2, 8003824 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8003820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003824:	08003835 	.word	0x08003835
 8003828:	0800383d 	.word	0x0800383d
 800382c:	08003845 	.word	0x08003845
 8003830:	08003859 	.word	0x08003859
          frequency = HAL_RCC_GetPCLK2Freq();
 8003834:	f7ff fa48 	bl	8002cc8 <HAL_RCC_GetPCLK2Freq>
 8003838:	61f8      	str	r0, [r7, #28]
          break;
 800383a:	e01d      	b.n	8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 800383c:	f7ff f996 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 8003840:	61f8      	str	r0, [r7, #28]
          break;
 8003842:	e019      	b.n	8003878 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003844:	4b50      	ldr	r3, [pc, #320]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800384c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003850:	d10f      	bne.n	8003872 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8003852:	4b4f      	ldr	r3, [pc, #316]	@ (8003990 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003854:	61fb      	str	r3, [r7, #28]
          break;
 8003856:	e00c      	b.n	8003872 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003858:	4b4b      	ldr	r3, [pc, #300]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800385a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b02      	cmp	r3, #2
 8003864:	d107      	bne.n	8003876 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8003866:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800386a:	61fb      	str	r3, [r7, #28]
          break;
 800386c:	e003      	b.n	8003876 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800386e:	bf00      	nop
 8003870:	e320      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003872:	bf00      	nop
 8003874:	e31e      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003876:	bf00      	nop
        break;
 8003878:	e31c      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800387a:	4b43      	ldr	r3, [pc, #268]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800387c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003880:	f003 030c 	and.w	r3, r3, #12
 8003884:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	2b0c      	cmp	r3, #12
 800388a:	d83a      	bhi.n	8003902 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800388c:	a201      	add	r2, pc, #4	@ (adr r2, 8003894 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800388e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003892:	bf00      	nop
 8003894:	080038c9 	.word	0x080038c9
 8003898:	08003903 	.word	0x08003903
 800389c:	08003903 	.word	0x08003903
 80038a0:	08003903 	.word	0x08003903
 80038a4:	080038d1 	.word	0x080038d1
 80038a8:	08003903 	.word	0x08003903
 80038ac:	08003903 	.word	0x08003903
 80038b0:	08003903 	.word	0x08003903
 80038b4:	080038d9 	.word	0x080038d9
 80038b8:	08003903 	.word	0x08003903
 80038bc:	08003903 	.word	0x08003903
 80038c0:	08003903 	.word	0x08003903
 80038c4:	080038ed 	.word	0x080038ed
          frequency = HAL_RCC_GetPCLK1Freq();
 80038c8:	f7ff f9e8 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 80038cc:	61f8      	str	r0, [r7, #28]
          break;
 80038ce:	e01d      	b.n	800390c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 80038d0:	f7ff f94c 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 80038d4:	61f8      	str	r0, [r7, #28]
          break;
 80038d6:	e019      	b.n	800390c <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80038d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038e4:	d10f      	bne.n	8003906 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80038e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003990 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80038e8:	61fb      	str	r3, [r7, #28]
          break;
 80038ea:	e00c      	b.n	8003906 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80038ec:	4b26      	ldr	r3, [pc, #152]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80038ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d107      	bne.n	800390a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80038fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038fe:	61fb      	str	r3, [r7, #28]
          break;
 8003900:	e003      	b.n	800390a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8003902:	bf00      	nop
 8003904:	e2d6      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003906:	bf00      	nop
 8003908:	e2d4      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800390a:	bf00      	nop
        break;
 800390c:	e2d2      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800390e:	4b1e      	ldr	r3, [pc, #120]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003914:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003918:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	2b30      	cmp	r3, #48	@ 0x30
 800391e:	d021      	beq.n	8003964 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	2b30      	cmp	r3, #48	@ 0x30
 8003924:	d829      	bhi.n	800397a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	2b20      	cmp	r3, #32
 800392a:	d011      	beq.n	8003950 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	2b20      	cmp	r3, #32
 8003930:	d823      	bhi.n	800397a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d003      	beq.n	8003940 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	2b10      	cmp	r3, #16
 800393c:	d004      	beq.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 800393e:	e01c      	b.n	800397a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003940:	f7ff f9ac 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 8003944:	61f8      	str	r0, [r7, #28]
          break;
 8003946:	e01d      	b.n	8003984 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8003948:	f7ff f910 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 800394c:	61f8      	str	r0, [r7, #28]
          break;
 800394e:	e019      	b.n	8003984 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003950:	4b0d      	ldr	r3, [pc, #52]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003958:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800395c:	d10f      	bne.n	800397e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800395e:	4b0c      	ldr	r3, [pc, #48]	@ (8003990 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003960:	61fb      	str	r3, [r7, #28]
          break;
 8003962:	e00c      	b.n	800397e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003964:	4b08      	ldr	r3, [pc, #32]	@ (8003988 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b02      	cmp	r3, #2
 8003970:	d107      	bne.n	8003982 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8003972:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003976:	61fb      	str	r3, [r7, #28]
          break;
 8003978:	e003      	b.n	8003982 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 800397a:	bf00      	nop
 800397c:	e29a      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800397e:	bf00      	nop
 8003980:	e298      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003982:	bf00      	nop
        break;
 8003984:	e296      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003986:	bf00      	nop
 8003988:	40021000 	.word	0x40021000
 800398c:	0800a044 	.word	0x0800a044
 8003990:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003994:	4b9b      	ldr	r3, [pc, #620]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800399a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800399e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80039a4:	d021      	beq.n	80039ea <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	2bc0      	cmp	r3, #192	@ 0xc0
 80039aa:	d829      	bhi.n	8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	2b80      	cmp	r3, #128	@ 0x80
 80039b0:	d011      	beq.n	80039d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	2b80      	cmp	r3, #128	@ 0x80
 80039b6:	d823      	bhi.n	8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d003      	beq.n	80039c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	2b40      	cmp	r3, #64	@ 0x40
 80039c2:	d004      	beq.n	80039ce <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80039c4:	e01c      	b.n	8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80039c6:	f7ff f969 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 80039ca:	61f8      	str	r0, [r7, #28]
          break;
 80039cc:	e01d      	b.n	8003a0a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80039ce:	f7ff f8cd 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 80039d2:	61f8      	str	r0, [r7, #28]
          break;
 80039d4:	e019      	b.n	8003a0a <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80039d6:	4b8b      	ldr	r3, [pc, #556]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039e2:	d10f      	bne.n	8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80039e4:	4b88      	ldr	r3, [pc, #544]	@ (8003c08 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80039e6:	61fb      	str	r3, [r7, #28]
          break;
 80039e8:	e00c      	b.n	8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80039ea:	4b86      	ldr	r3, [pc, #536]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80039ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d107      	bne.n	8003a08 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80039f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039fc:	61fb      	str	r3, [r7, #28]
          break;
 80039fe:	e003      	b.n	8003a08 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8003a00:	bf00      	nop
 8003a02:	e257      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a04:	bf00      	nop
 8003a06:	e255      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a08:	bf00      	nop
        break;
 8003a0a:	e253      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003a0c:	4b7d      	ldr	r3, [pc, #500]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a16:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a1e:	d025      	beq.n	8003a6c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a26:	d82c      	bhi.n	8003a82 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003a28:	693b      	ldr	r3, [r7, #16]
 8003a2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a2e:	d013      	beq.n	8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a36:	d824      	bhi.n	8003a82 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d004      	beq.n	8003a48 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a44:	d004      	beq.n	8003a50 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8003a46:	e01c      	b.n	8003a82 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003a48:	f7ff f928 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 8003a4c:	61f8      	str	r0, [r7, #28]
          break;
 8003a4e:	e01d      	b.n	8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003a50:	f7ff f88c 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 8003a54:	61f8      	str	r0, [r7, #28]
          break;
 8003a56:	e019      	b.n	8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003a58:	4b6a      	ldr	r3, [pc, #424]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a64:	d10f      	bne.n	8003a86 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8003a66:	4b68      	ldr	r3, [pc, #416]	@ (8003c08 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003a68:	61fb      	str	r3, [r7, #28]
          break;
 8003a6a:	e00c      	b.n	8003a86 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003a6c:	4b65      	ldr	r3, [pc, #404]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d107      	bne.n	8003a8a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8003a7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a7e:	61fb      	str	r3, [r7, #28]
          break;
 8003a80:	e003      	b.n	8003a8a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8003a82:	bf00      	nop
 8003a84:	e216      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a86:	bf00      	nop
 8003a88:	e214      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003a8a:	bf00      	nop
        break;
 8003a8c:	e212      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003a8e:	4b5d      	ldr	r3, [pc, #372]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a94:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003a98:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003aa0:	d025      	beq.n	8003aee <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003aa8:	d82c      	bhi.n	8003b04 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ab0:	d013      	beq.n	8003ada <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ab8:	d824      	bhi.n	8003b04 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d004      	beq.n	8003aca <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ac6:	d004      	beq.n	8003ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8003ac8:	e01c      	b.n	8003b04 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003aca:	f7ff f8e7 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 8003ace:	61f8      	str	r0, [r7, #28]
          break;
 8003ad0:	e01d      	b.n	8003b0e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8003ad2:	f7ff f84b 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 8003ad6:	61f8      	str	r0, [r7, #28]
          break;
 8003ad8:	e019      	b.n	8003b0e <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003ada:	4b4a      	ldr	r3, [pc, #296]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ae2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ae6:	d10f      	bne.n	8003b08 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8003ae8:	4b47      	ldr	r3, [pc, #284]	@ (8003c08 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003aea:	61fb      	str	r3, [r7, #28]
          break;
 8003aec:	e00c      	b.n	8003b08 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003aee:	4b45      	ldr	r3, [pc, #276]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d107      	bne.n	8003b0c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8003afc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b00:	61fb      	str	r3, [r7, #28]
          break;
 8003b02:	e003      	b.n	8003b0c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8003b04:	bf00      	nop
 8003b06:	e1d5      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003b08:	bf00      	nop
 8003b0a:	e1d3      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003b0c:	bf00      	nop
        break;
 8003b0e:	e1d1      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8003b10:	4b3c      	ldr	r3, [pc, #240]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b16:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003b1a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b22:	d00c      	beq.n	8003b3e <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b2a:	d864      	bhi.n	8003bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b32:	d008      	beq.n	8003b46 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b3a:	d030      	beq.n	8003b9e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003b3c:	e05b      	b.n	8003bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8003b3e:	f7ff f815 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 8003b42:	61f8      	str	r0, [r7, #28]
          break;
 8003b44:	e05c      	b.n	8003c00 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003b46:	4b2f      	ldr	r3, [pc, #188]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b52:	d152      	bne.n	8003bfa <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8003b54:	4b2b      	ldr	r3, [pc, #172]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b56:	691b      	ldr	r3, [r3, #16]
 8003b58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d04c      	beq.n	8003bfa <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003b60:	4b28      	ldr	r3, [pc, #160]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	0a1b      	lsrs	r3, r3, #8
 8003b66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b6a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	fb03 f202 	mul.w	r2, r3, r2
 8003b74:	4b23      	ldr	r3, [pc, #140]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	091b      	lsrs	r3, r3, #4
 8003b7a:	f003 0307 	and.w	r3, r3, #7
 8003b7e:	3301      	adds	r3, #1
 8003b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b84:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003b86:	4b1f      	ldr	r3, [pc, #124]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003b88:	691b      	ldr	r3, [r3, #16]
 8003b8a:	0e5b      	lsrs	r3, r3, #25
 8003b8c:	f003 0303 	and.w	r3, r3, #3
 8003b90:	3301      	adds	r3, #1
 8003b92:	005b      	lsls	r3, r3, #1
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9a:	61fb      	str	r3, [r7, #28]
          break;
 8003b9c:	e02d      	b.n	8003bfa <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8003b9e:	4b19      	ldr	r3, [pc, #100]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ba6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003baa:	d128      	bne.n	8003bfe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8003bac:	4b15      	ldr	r3, [pc, #84]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bae:	695b      	ldr	r3, [r3, #20]
 8003bb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d022      	beq.n	8003bfe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8003bb8:	4b12      	ldr	r3, [pc, #72]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	0a1b      	lsrs	r3, r3, #8
 8003bbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bc2:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	fb03 f202 	mul.w	r2, r3, r2
 8003bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	091b      	lsrs	r3, r3, #4
 8003bd2:	f003 0307 	and.w	r3, r3, #7
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bdc:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8003bde:	4b09      	ldr	r3, [pc, #36]	@ (8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	0e5b      	lsrs	r3, r3, #25
 8003be4:	f003 0303 	and.w	r3, r3, #3
 8003be8:	3301      	adds	r3, #1
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	69ba      	ldr	r2, [r7, #24]
 8003bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf2:	61fb      	str	r3, [r7, #28]
          break;
 8003bf4:	e003      	b.n	8003bfe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8003bf6:	bf00      	nop
 8003bf8:	e15c      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003bfa:	bf00      	nop
 8003bfc:	e15a      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003bfe:	bf00      	nop
        break;
 8003c00:	e158      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003c02:	bf00      	nop
 8003c04:	40021000 	.word	0x40021000
 8003c08:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8003c0c:	4b9d      	ldr	r3, [pc, #628]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c16:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d103      	bne.n	8003c26 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8003c1e:	f7ff f853 	bl	8002cc8 <HAL_RCC_GetPCLK2Freq>
 8003c22:	61f8      	str	r0, [r7, #28]
        break;
 8003c24:	e146      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c26:	f7fe ffa1 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 8003c2a:	61f8      	str	r0, [r7, #28]
        break;
 8003c2c:	e142      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003c2e:	4b95      	ldr	r3, [pc, #596]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c34:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003c38:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c40:	d013      	beq.n	8003c6a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c48:	d819      	bhi.n	8003c7e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d004      	beq.n	8003c5a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c56:	d004      	beq.n	8003c62 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8003c58:	e011      	b.n	8003c7e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003c5a:	f7ff f81f 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 8003c5e:	61f8      	str	r0, [r7, #28]
          break;
 8003c60:	e010      	b.n	8003c84 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8003c62:	f7fe ff83 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 8003c66:	61f8      	str	r0, [r7, #28]
          break;
 8003c68:	e00c      	b.n	8003c84 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c6a:	4b86      	ldr	r3, [pc, #536]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c76:	d104      	bne.n	8003c82 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8003c78:	4b83      	ldr	r3, [pc, #524]	@ (8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003c7a:	61fb      	str	r3, [r7, #28]
          break;
 8003c7c:	e001      	b.n	8003c82 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8003c7e:	bf00      	nop
 8003c80:	e118      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003c82:	bf00      	nop
        break;
 8003c84:	e116      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003c86:	4b7f      	ldr	r3, [pc, #508]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c8c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003c90:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c98:	d013      	beq.n	8003cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ca0:	d819      	bhi.n	8003cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d004      	beq.n	8003cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cae:	d004      	beq.n	8003cba <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8003cb0:	e011      	b.n	8003cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003cb2:	f7fe fff3 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 8003cb6:	61f8      	str	r0, [r7, #28]
          break;
 8003cb8:	e010      	b.n	8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003cba:	f7fe ff57 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 8003cbe:	61f8      	str	r0, [r7, #28]
          break;
 8003cc0:	e00c      	b.n	8003cdc <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003cc2:	4b70      	ldr	r3, [pc, #448]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cce:	d104      	bne.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8003cd0:	4b6d      	ldr	r3, [pc, #436]	@ (8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003cd2:	61fb      	str	r3, [r7, #28]
          break;
 8003cd4:	e001      	b.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8003cd6:	bf00      	nop
 8003cd8:	e0ec      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003cda:	bf00      	nop
        break;
 8003cdc:	e0ea      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8003cde:	4b69      	ldr	r3, [pc, #420]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ce8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cf0:	d013      	beq.n	8003d1a <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cf8:	d819      	bhi.n	8003d2e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d004      	beq.n	8003d0a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d06:	d004      	beq.n	8003d12 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8003d08:	e011      	b.n	8003d2e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d0a:	f7fe ffc7 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 8003d0e:	61f8      	str	r0, [r7, #28]
          break;
 8003d10:	e010      	b.n	8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8003d12:	f7fe ff2b 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 8003d16:	61f8      	str	r0, [r7, #28]
          break;
 8003d18:	e00c      	b.n	8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d1a:	4b5a      	ldr	r3, [pc, #360]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d26:	d104      	bne.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8003d28:	4b57      	ldr	r3, [pc, #348]	@ (8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003d2a:	61fb      	str	r3, [r7, #28]
          break;
 8003d2c:	e001      	b.n	8003d32 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8003d2e:	bf00      	nop
 8003d30:	e0c0      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003d32:	bf00      	nop
        break;
 8003d34:	e0be      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003d36:	4b53      	ldr	r3, [pc, #332]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d3c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003d40:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d48:	d02c      	beq.n	8003da4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d50:	d833      	bhi.n	8003dba <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d58:	d01a      	beq.n	8003d90 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d60:	d82b      	bhi.n	8003dba <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d004      	beq.n	8003d72 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d6e:	d004      	beq.n	8003d7a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8003d70:	e023      	b.n	8003dba <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003d72:	f7fe ff93 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 8003d76:	61f8      	str	r0, [r7, #28]
          break;
 8003d78:	e026      	b.n	8003dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003d7a:	4b42      	ldr	r3, [pc, #264]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d11a      	bne.n	8003dbe <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8003d88:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003d8c:	61fb      	str	r3, [r7, #28]
          break;
 8003d8e:	e016      	b.n	8003dbe <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003d90:	4b3c      	ldr	r3, [pc, #240]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d9c:	d111      	bne.n	8003dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8003d9e:	4b3a      	ldr	r3, [pc, #232]	@ (8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003da0:	61fb      	str	r3, [r7, #28]
          break;
 8003da2:	e00e      	b.n	8003dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003da4:	4b37      	ldr	r3, [pc, #220]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d109      	bne.n	8003dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8003db2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003db6:	61fb      	str	r3, [r7, #28]
          break;
 8003db8:	e005      	b.n	8003dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8003dba:	bf00      	nop
 8003dbc:	e07a      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003dbe:	bf00      	nop
 8003dc0:	e078      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003dc2:	bf00      	nop
 8003dc4:	e076      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003dc6:	bf00      	nop
        break;
 8003dc8:	e074      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003dca:	4b2e      	ldr	r3, [pc, #184]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dd0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003dd4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003ddc:	d02c      	beq.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003de4:	d833      	bhi.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003dec:	d01a      	beq.n	8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003df4:	d82b      	bhi.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d004      	beq.n	8003e06 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e02:	d004      	beq.n	8003e0e <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8003e04:	e023      	b.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e06:	f7fe ff49 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 8003e0a:	61f8      	str	r0, [r7, #28]
          break;
 8003e0c:	e026      	b.n	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003e0e:	4b1d      	ldr	r3, [pc, #116]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e14:	f003 0302 	and.w	r3, r3, #2
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d11a      	bne.n	8003e52 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8003e1c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003e20:	61fb      	str	r3, [r7, #28]
          break;
 8003e22:	e016      	b.n	8003e52 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e24:	4b17      	ldr	r3, [pc, #92]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e30:	d111      	bne.n	8003e56 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8003e32:	4b15      	ldr	r3, [pc, #84]	@ (8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003e34:	61fb      	str	r3, [r7, #28]
          break;
 8003e36:	e00e      	b.n	8003e56 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003e38:	4b12      	ldr	r3, [pc, #72]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d109      	bne.n	8003e5a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8003e46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e4a:	61fb      	str	r3, [r7, #28]
          break;
 8003e4c:	e005      	b.n	8003e5a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8003e4e:	bf00      	nop
 8003e50:	e030      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e52:	bf00      	nop
 8003e54:	e02e      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e56:	bf00      	nop
 8003e58:	e02c      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003e5a:	bf00      	nop
        break;
 8003e5c:	e02a      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8003e5e:	4b09      	ldr	r3, [pc, #36]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e64:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003e68:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d004      	beq.n	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e76:	d009      	beq.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8003e78:	e012      	b.n	8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003e7a:	f7fe ff0f 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 8003e7e:	61f8      	str	r0, [r7, #28]
          break;
 8003e80:	e00e      	b.n	8003ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8003e82:	bf00      	nop
 8003e84:	40021000 	.word	0x40021000
 8003e88:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec0 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e98:	d101      	bne.n	8003e9e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8003e9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8003e9c:	61fb      	str	r3, [r7, #28]
          break;
 8003e9e:	bf00      	nop
        break;
 8003ea0:	e008      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003ea2:	bf00      	nop
 8003ea4:	e006      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003ea6:	bf00      	nop
 8003ea8:	e004      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003eaa:	bf00      	nop
 8003eac:	e002      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003eae:	bf00      	nop
 8003eb0:	e000      	b.n	8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003eb2:	bf00      	nop
    }
  }

  return(frequency);
 8003eb4:	69fb      	ldr	r3, [r7, #28]
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3720      	adds	r7, #32
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	00f42400 	.word	0x00f42400

08003ec8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003ed6:	4b75      	ldr	r3, [pc, #468]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	f003 0303 	and.w	r3, r3, #3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d018      	beq.n	8003f14 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003ee2:	4b72      	ldr	r3, [pc, #456]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	f003 0203 	and.w	r2, r3, #3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d10d      	bne.n	8003f0e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
       ||
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d009      	beq.n	8003f0e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003efa:	4b6c      	ldr	r3, [pc, #432]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	091b      	lsrs	r3, r3, #4
 8003f00:	f003 0307 	and.w	r3, r3, #7
 8003f04:	1c5a      	adds	r2, r3, #1
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
       ||
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d047      	beq.n	8003f9e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	73fb      	strb	r3, [r7, #15]
 8003f12:	e044      	b.n	8003f9e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2b03      	cmp	r3, #3
 8003f1a:	d018      	beq.n	8003f4e <RCCEx_PLLSAI1_Config+0x86>
 8003f1c:	2b03      	cmp	r3, #3
 8003f1e:	d825      	bhi.n	8003f6c <RCCEx_PLLSAI1_Config+0xa4>
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d002      	beq.n	8003f2a <RCCEx_PLLSAI1_Config+0x62>
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d009      	beq.n	8003f3c <RCCEx_PLLSAI1_Config+0x74>
 8003f28:	e020      	b.n	8003f6c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f2a:	4b60      	ldr	r3, [pc, #384]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0302 	and.w	r3, r3, #2
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d11d      	bne.n	8003f72 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f3a:	e01a      	b.n	8003f72 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f3c:	4b5b      	ldr	r3, [pc, #364]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d116      	bne.n	8003f76 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f4c:	e013      	b.n	8003f76 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f4e:	4b57      	ldr	r3, [pc, #348]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10f      	bne.n	8003f7a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f5a:	4b54      	ldr	r3, [pc, #336]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d109      	bne.n	8003f7a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f6a:	e006      	b.n	8003f7a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f70:	e004      	b.n	8003f7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f72:	bf00      	nop
 8003f74:	e002      	b.n	8003f7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f76:	bf00      	nop
 8003f78:	e000      	b.n	8003f7c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f7a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f7c:	7bfb      	ldrb	r3, [r7, #15]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d10d      	bne.n	8003f9e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f82:	4b4a      	ldr	r3, [pc, #296]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6819      	ldr	r1, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	3b01      	subs	r3, #1
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	430b      	orrs	r3, r1
 8003f98:	4944      	ldr	r1, [pc, #272]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f9e:	7bfb      	ldrb	r3, [r7, #15]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d17d      	bne.n	80040a0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003fa4:	4b41      	ldr	r3, [pc, #260]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a40      	ldr	r2, [pc, #256]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003faa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003fae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fb0:	f7fd fb38 	bl	8001624 <HAL_GetTick>
 8003fb4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003fb6:	e009      	b.n	8003fcc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003fb8:	f7fd fb34 	bl	8001624 <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d902      	bls.n	8003fcc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	73fb      	strb	r3, [r7, #15]
        break;
 8003fca:	e005      	b.n	8003fd8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003fcc:	4b37      	ldr	r3, [pc, #220]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1ef      	bne.n	8003fb8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003fd8:	7bfb      	ldrb	r3, [r7, #15]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d160      	bne.n	80040a0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d111      	bne.n	8004008 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fe4:	4b31      	ldr	r3, [pc, #196]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003fec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	6892      	ldr	r2, [r2, #8]
 8003ff4:	0211      	lsls	r1, r2, #8
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	68d2      	ldr	r2, [r2, #12]
 8003ffa:	0912      	lsrs	r2, r2, #4
 8003ffc:	0452      	lsls	r2, r2, #17
 8003ffe:	430a      	orrs	r2, r1
 8004000:	492a      	ldr	r1, [pc, #168]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004002:	4313      	orrs	r3, r2
 8004004:	610b      	str	r3, [r1, #16]
 8004006:	e027      	b.n	8004058 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	2b01      	cmp	r3, #1
 800400c:	d112      	bne.n	8004034 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800400e:	4b27      	ldr	r3, [pc, #156]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004016:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	6892      	ldr	r2, [r2, #8]
 800401e:	0211      	lsls	r1, r2, #8
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	6912      	ldr	r2, [r2, #16]
 8004024:	0852      	lsrs	r2, r2, #1
 8004026:	3a01      	subs	r2, #1
 8004028:	0552      	lsls	r2, r2, #21
 800402a:	430a      	orrs	r2, r1
 800402c:	491f      	ldr	r1, [pc, #124]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800402e:	4313      	orrs	r3, r2
 8004030:	610b      	str	r3, [r1, #16]
 8004032:	e011      	b.n	8004058 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004034:	4b1d      	ldr	r3, [pc, #116]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800403c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	6892      	ldr	r2, [r2, #8]
 8004044:	0211      	lsls	r1, r2, #8
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	6952      	ldr	r2, [r2, #20]
 800404a:	0852      	lsrs	r2, r2, #1
 800404c:	3a01      	subs	r2, #1
 800404e:	0652      	lsls	r2, r2, #25
 8004050:	430a      	orrs	r2, r1
 8004052:	4916      	ldr	r1, [pc, #88]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004054:	4313      	orrs	r3, r2
 8004056:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004058:	4b14      	ldr	r3, [pc, #80]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a13      	ldr	r2, [pc, #76]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800405e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004062:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004064:	f7fd fade 	bl	8001624 <HAL_GetTick>
 8004068:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800406a:	e009      	b.n	8004080 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800406c:	f7fd fada 	bl	8001624 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d902      	bls.n	8004080 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	73fb      	strb	r3, [r7, #15]
          break;
 800407e:	e005      	b.n	800408c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004080:	4b0a      	ldr	r3, [pc, #40]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d0ef      	beq.n	800406c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800408c:	7bfb      	ldrb	r3, [r7, #15]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d106      	bne.n	80040a0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004092:	4b06      	ldr	r3, [pc, #24]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8004094:	691a      	ldr	r2, [r3, #16]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	4904      	ldr	r1, [pc, #16]	@ (80040ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800409c:	4313      	orrs	r3, r2
 800409e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80040a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	40021000 	.word	0x40021000

080040b0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80040ba:	2300      	movs	r3, #0
 80040bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80040be:	4b6a      	ldr	r3, [pc, #424]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	f003 0303 	and.w	r3, r3, #3
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d018      	beq.n	80040fc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80040ca:	4b67      	ldr	r3, [pc, #412]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	f003 0203 	and.w	r2, r3, #3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d10d      	bne.n	80040f6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
       ||
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d009      	beq.n	80040f6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80040e2:	4b61      	ldr	r3, [pc, #388]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	091b      	lsrs	r3, r3, #4
 80040e8:	f003 0307 	and.w	r3, r3, #7
 80040ec:	1c5a      	adds	r2, r3, #1
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
       ||
 80040f2:	429a      	cmp	r2, r3
 80040f4:	d047      	beq.n	8004186 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	73fb      	strb	r3, [r7, #15]
 80040fa:	e044      	b.n	8004186 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2b03      	cmp	r3, #3
 8004102:	d018      	beq.n	8004136 <RCCEx_PLLSAI2_Config+0x86>
 8004104:	2b03      	cmp	r3, #3
 8004106:	d825      	bhi.n	8004154 <RCCEx_PLLSAI2_Config+0xa4>
 8004108:	2b01      	cmp	r3, #1
 800410a:	d002      	beq.n	8004112 <RCCEx_PLLSAI2_Config+0x62>
 800410c:	2b02      	cmp	r3, #2
 800410e:	d009      	beq.n	8004124 <RCCEx_PLLSAI2_Config+0x74>
 8004110:	e020      	b.n	8004154 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004112:	4b55      	ldr	r3, [pc, #340]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d11d      	bne.n	800415a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004122:	e01a      	b.n	800415a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004124:	4b50      	ldr	r3, [pc, #320]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800412c:	2b00      	cmp	r3, #0
 800412e:	d116      	bne.n	800415e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004134:	e013      	b.n	800415e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004136:	4b4c      	ldr	r3, [pc, #304]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d10f      	bne.n	8004162 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004142:	4b49      	ldr	r3, [pc, #292]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d109      	bne.n	8004162 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004152:	e006      	b.n	8004162 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	73fb      	strb	r3, [r7, #15]
      break;
 8004158:	e004      	b.n	8004164 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800415a:	bf00      	nop
 800415c:	e002      	b.n	8004164 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800415e:	bf00      	nop
 8004160:	e000      	b.n	8004164 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004162:	bf00      	nop
    }

    if(status == HAL_OK)
 8004164:	7bfb      	ldrb	r3, [r7, #15]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10d      	bne.n	8004186 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800416a:	4b3f      	ldr	r3, [pc, #252]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6819      	ldr	r1, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	3b01      	subs	r3, #1
 800417c:	011b      	lsls	r3, r3, #4
 800417e:	430b      	orrs	r3, r1
 8004180:	4939      	ldr	r1, [pc, #228]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004182:	4313      	orrs	r3, r2
 8004184:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004186:	7bfb      	ldrb	r3, [r7, #15]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d167      	bne.n	800425c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800418c:	4b36      	ldr	r3, [pc, #216]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a35      	ldr	r2, [pc, #212]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004192:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004196:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004198:	f7fd fa44 	bl	8001624 <HAL_GetTick>
 800419c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800419e:	e009      	b.n	80041b4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80041a0:	f7fd fa40 	bl	8001624 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d902      	bls.n	80041b4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	73fb      	strb	r3, [r7, #15]
        break;
 80041b2:	e005      	b.n	80041c0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80041b4:	4b2c      	ldr	r3, [pc, #176]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1ef      	bne.n	80041a0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80041c0:	7bfb      	ldrb	r3, [r7, #15]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d14a      	bne.n	800425c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d111      	bne.n	80041f0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80041cc:	4b26      	ldr	r3, [pc, #152]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80041d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	6892      	ldr	r2, [r2, #8]
 80041dc:	0211      	lsls	r1, r2, #8
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	68d2      	ldr	r2, [r2, #12]
 80041e2:	0912      	lsrs	r2, r2, #4
 80041e4:	0452      	lsls	r2, r2, #17
 80041e6:	430a      	orrs	r2, r1
 80041e8:	491f      	ldr	r1, [pc, #124]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	614b      	str	r3, [r1, #20]
 80041ee:	e011      	b.n	8004214 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80041f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80041f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	6892      	ldr	r2, [r2, #8]
 8004200:	0211      	lsls	r1, r2, #8
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	6912      	ldr	r2, [r2, #16]
 8004206:	0852      	lsrs	r2, r2, #1
 8004208:	3a01      	subs	r2, #1
 800420a:	0652      	lsls	r2, r2, #25
 800420c:	430a      	orrs	r2, r1
 800420e:	4916      	ldr	r1, [pc, #88]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004210:	4313      	orrs	r3, r2
 8004212:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004214:	4b14      	ldr	r3, [pc, #80]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a13      	ldr	r2, [pc, #76]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 800421a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800421e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004220:	f7fd fa00 	bl	8001624 <HAL_GetTick>
 8004224:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004226:	e009      	b.n	800423c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004228:	f7fd f9fc 	bl	8001624 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d902      	bls.n	800423c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	73fb      	strb	r3, [r7, #15]
          break;
 800423a:	e005      	b.n	8004248 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800423c:	4b0a      	ldr	r3, [pc, #40]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d0ef      	beq.n	8004228 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004248:	7bfb      	ldrb	r3, [r7, #15]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d106      	bne.n	800425c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800424e:	4b06      	ldr	r3, [pc, #24]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004250:	695a      	ldr	r2, [r3, #20]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	4904      	ldr	r1, [pc, #16]	@ (8004268 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004258:	4313      	orrs	r3, r2
 800425a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800425c:	7bfb      	ldrb	r3, [r7, #15]
}
 800425e:	4618      	mov	r0, r3
 8004260:	3710      	adds	r7, #16
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	40021000 	.word	0x40021000

0800426c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800426c:	b480      	push	{r7}
 800426e:	b089      	sub	sp, #36	@ 0x24
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8004276:	2300      	movs	r3, #0
 8004278:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800427a:	2300      	movs	r3, #0
 800427c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800427e:	2300      	movs	r3, #0
 8004280:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004288:	d10c      	bne.n	80042a4 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800428a:	4b6e      	ldr	r3, [pc, #440]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800428c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004290:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004294:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800429c:	d112      	bne.n	80042c4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800429e:	4b6a      	ldr	r3, [pc, #424]	@ (8004448 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80042a0:	61fb      	str	r3, [r7, #28]
 80042a2:	e00f      	b.n	80042c4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042aa:	d10b      	bne.n	80042c4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80042ac:	4b65      	ldr	r3, [pc, #404]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80042ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80042b6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80042b8:	69bb      	ldr	r3, [r7, #24]
 80042ba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80042be:	d101      	bne.n	80042c4 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80042c0:	4b61      	ldr	r3, [pc, #388]	@ (8004448 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 80042c2:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f040 80b4 	bne.w	8004434 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042d6:	d003      	beq.n	80042e0 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80042d8:	69bb      	ldr	r3, [r7, #24]
 80042da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042de:	d135      	bne.n	800434c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80042e0:	4b58      	ldr	r3, [pc, #352]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042ec:	f040 80a1 	bne.w	8004432 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80042f0:	4b54      	ldr	r3, [pc, #336]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f000 809a 	beq.w	8004432 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80042fe:	4b51      	ldr	r3, [pc, #324]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	091b      	lsrs	r3, r3, #4
 8004304:	f003 0307 	and.w	r3, r3, #7
 8004308:	3301      	adds	r3, #1
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004310:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004312:	4b4c      	ldr	r3, [pc, #304]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	0a1b      	lsrs	r3, r3, #8
 8004318:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800431c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10a      	bne.n	800433a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004324:	4b47      	ldr	r3, [pc, #284]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d002      	beq.n	8004336 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8004330:	2311      	movs	r3, #17
 8004332:	617b      	str	r3, [r7, #20]
 8004334:	e001      	b.n	800433a <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8004336:	2307      	movs	r3, #7
 8004338:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	fb03 f202 	mul.w	r2, r3, r2
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	fbb2 f3f3 	udiv	r3, r2, r3
 8004348:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800434a:	e072      	b.n	8004432 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d133      	bne.n	80043ba <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8004352:	4b3c      	ldr	r3, [pc, #240]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800435a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800435e:	d169      	bne.n	8004434 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8004360:	4b38      	ldr	r3, [pc, #224]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004362:	691b      	ldr	r3, [r3, #16]
 8004364:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d063      	beq.n	8004434 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800436c:	4b35      	ldr	r3, [pc, #212]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	091b      	lsrs	r3, r3, #4
 8004372:	f003 0307 	and.w	r3, r3, #7
 8004376:	3301      	adds	r3, #1
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	fbb2 f3f3 	udiv	r3, r2, r3
 800437e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004380:	4b30      	ldr	r3, [pc, #192]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004382:	691b      	ldr	r3, [r3, #16]
 8004384:	0a1b      	lsrs	r3, r3, #8
 8004386:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800438a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d10a      	bne.n	80043a8 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004392:	4b2c      	ldr	r3, [pc, #176]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d002      	beq.n	80043a4 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800439e:	2311      	movs	r3, #17
 80043a0:	617b      	str	r3, [r7, #20]
 80043a2:	e001      	b.n	80043a8 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 80043a4:	2307      	movs	r3, #7
 80043a6:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	fb03 f202 	mul.w	r2, r3, r2
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043b6:	61fb      	str	r3, [r7, #28]
 80043b8:	e03c      	b.n	8004434 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043c0:	d003      	beq.n	80043ca <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043c8:	d134      	bne.n	8004434 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80043ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043d6:	d12d      	bne.n	8004434 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 80043d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043da:	695b      	ldr	r3, [r3, #20]
 80043dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d027      	beq.n	8004434 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80043e4:	4b17      	ldr	r3, [pc, #92]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	091b      	lsrs	r3, r3, #4
 80043ea:	f003 0307 	and.w	r3, r3, #7
 80043ee:	3301      	adds	r3, #1
 80043f0:	693a      	ldr	r2, [r7, #16]
 80043f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80043f8:	4b12      	ldr	r3, [pc, #72]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80043fa:	695b      	ldr	r3, [r3, #20]
 80043fc:	0a1b      	lsrs	r3, r3, #8
 80043fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004402:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10a      	bne.n	8004420 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800440a:	4b0e      	ldr	r3, [pc, #56]	@ (8004444 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d002      	beq.n	800441c <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8004416:	2311      	movs	r3, #17
 8004418:	617b      	str	r3, [r7, #20]
 800441a:	e001      	b.n	8004420 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 800441c:	2307      	movs	r3, #7
 800441e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	68fa      	ldr	r2, [r7, #12]
 8004424:	fb03 f202 	mul.w	r2, r3, r2
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	fbb2 f3f3 	udiv	r3, r2, r3
 800442e:	61fb      	str	r3, [r7, #28]
 8004430:	e000      	b.n	8004434 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8004432:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004434:	69fb      	ldr	r3, [r7, #28]
}
 8004436:	4618      	mov	r0, r3
 8004438:	3724      	adds	r7, #36	@ 0x24
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr
 8004442:	bf00      	nop
 8004444:	40021000 	.word	0x40021000
 8004448:	001fff68 	.word	0x001fff68

0800444c <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
 8004458:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	2b02      	cmp	r3, #2
 800445e:	d904      	bls.n	800446a <HAL_SAI_InitProtocol+0x1e>
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	3b03      	subs	r3, #3
 8004464:	2b01      	cmp	r3, #1
 8004466:	d812      	bhi.n	800448e <HAL_SAI_InitProtocol+0x42>
 8004468:	e008      	b.n	800447c <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	68b9      	ldr	r1, [r7, #8]
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	f000 f98f 	bl	8004794 <SAI_InitI2S>
 8004476:	4603      	mov	r3, r0
 8004478:	75fb      	strb	r3, [r7, #23]
      break;
 800447a:	e00b      	b.n	8004494 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	68b9      	ldr	r1, [r7, #8]
 8004482:	68f8      	ldr	r0, [r7, #12]
 8004484:	f000 fa38 	bl	80048f8 <SAI_InitPCM>
 8004488:	4603      	mov	r3, r0
 800448a:	75fb      	strb	r3, [r7, #23]
      break;
 800448c:	e002      	b.n	8004494 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	75fb      	strb	r3, [r7, #23]
      break;
 8004492:	bf00      	nop
  }

  if (status == HAL_OK)
 8004494:	7dfb      	ldrb	r3, [r7, #23]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d104      	bne.n	80044a4 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800449a:	68f8      	ldr	r0, [r7, #12]
 800449c:	f000 f808 	bl	80044b0 <HAL_SAI_Init>
 80044a0:	4603      	mov	r3, r0
 80044a2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80044a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3718      	adds	r7, #24
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
	...

080044b0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b088      	sub	sp, #32
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e155      	b.n	800476e <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d106      	bne.n	80044dc <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f7fc fca6 	bl	8000e28 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 fa8d 	bl	80049fc <SAI_Disable>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d001      	beq.n	80044ec <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e140      	b.n	800476e <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2202      	movs	r2, #2
 80044f0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d00c      	beq.n	8004516 <HAL_SAI_Init+0x66>
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d80d      	bhi.n	800451c <HAL_SAI_Init+0x6c>
 8004500:	2b00      	cmp	r3, #0
 8004502:	d002      	beq.n	800450a <HAL_SAI_Init+0x5a>
 8004504:	2b01      	cmp	r3, #1
 8004506:	d003      	beq.n	8004510 <HAL_SAI_Init+0x60>
 8004508:	e008      	b.n	800451c <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800450a:	2300      	movs	r3, #0
 800450c:	61fb      	str	r3, [r7, #28]
      break;
 800450e:	e008      	b.n	8004522 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004510:	2310      	movs	r3, #16
 8004512:	61fb      	str	r3, [r7, #28]
      break;
 8004514:	e005      	b.n	8004522 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004516:	2320      	movs	r3, #32
 8004518:	61fb      	str	r3, [r7, #28]
      break;
 800451a:	e002      	b.n	8004522 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 800451c:	2300      	movs	r3, #0
 800451e:	61fb      	str	r3, [r7, #28]
      break;
 8004520:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	2b03      	cmp	r3, #3
 8004528:	d81d      	bhi.n	8004566 <HAL_SAI_Init+0xb6>
 800452a:	a201      	add	r2, pc, #4	@ (adr r2, 8004530 <HAL_SAI_Init+0x80>)
 800452c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004530:	08004541 	.word	0x08004541
 8004534:	08004547 	.word	0x08004547
 8004538:	0800454f 	.word	0x0800454f
 800453c:	08004557 	.word	0x08004557
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004540:	2300      	movs	r3, #0
 8004542:	617b      	str	r3, [r7, #20]
      break;
 8004544:	e012      	b.n	800456c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004546:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800454a:	617b      	str	r3, [r7, #20]
      break;
 800454c:	e00e      	b.n	800456c <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800454e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004552:	617b      	str	r3, [r7, #20]
      break;
 8004554:	e00a      	b.n	800456c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004556:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800455a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	f043 0301 	orr.w	r3, r3, #1
 8004562:	61fb      	str	r3, [r7, #28]
      break;
 8004564:	e002      	b.n	800456c <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004566:	2300      	movs	r3, #0
 8004568:	617b      	str	r3, [r7, #20]
      break;
 800456a:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a81      	ldr	r2, [pc, #516]	@ (8004778 <HAL_SAI_Init+0x2c8>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d004      	beq.n	8004580 <HAL_SAI_Init+0xd0>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a80      	ldr	r2, [pc, #512]	@ (800477c <HAL_SAI_Init+0x2cc>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d103      	bne.n	8004588 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8004580:	4a7f      	ldr	r2, [pc, #508]	@ (8004780 <HAL_SAI_Init+0x2d0>)
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	6013      	str	r3, [r2, #0]
 8004586:	e002      	b.n	800458e <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004588:	4a7e      	ldr	r2, [pc, #504]	@ (8004784 <HAL_SAI_Init+0x2d4>)
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	69db      	ldr	r3, [r3, #28]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d041      	beq.n	800461a <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a77      	ldr	r2, [pc, #476]	@ (8004778 <HAL_SAI_Init+0x2c8>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d004      	beq.n	80045aa <HAL_SAI_Init+0xfa>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a75      	ldr	r2, [pc, #468]	@ (800477c <HAL_SAI_Init+0x2cc>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d105      	bne.n	80045b6 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80045aa:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80045ae:	f7fe ff1d 	bl	80033ec <HAL_RCCEx_GetPeriphCLKFreq>
 80045b2:	6138      	str	r0, [r7, #16]
 80045b4:	e004      	b.n	80045c0 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80045b6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80045ba:	f7fe ff17 	bl	80033ec <HAL_RCCEx_GetPeriphCLKFreq>
 80045be:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	4613      	mov	r3, r2
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	4413      	add	r3, r2
 80045c8:	005b      	lsls	r3, r3, #1
 80045ca:	461a      	mov	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	69db      	ldr	r3, [r3, #28]
 80045d0:	025b      	lsls	r3, r3, #9
 80045d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d6:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	4a6b      	ldr	r2, [pc, #428]	@ (8004788 <HAL_SAI_Init+0x2d8>)
 80045dc:	fba2 2303 	umull	r2, r3, r2, r3
 80045e0:	08da      	lsrs	r2, r3, #3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80045e6:	68f9      	ldr	r1, [r7, #12]
 80045e8:	4b67      	ldr	r3, [pc, #412]	@ (8004788 <HAL_SAI_Init+0x2d8>)
 80045ea:	fba3 2301 	umull	r2, r3, r3, r1
 80045ee:	08da      	lsrs	r2, r3, #3
 80045f0:	4613      	mov	r3, r2
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	4413      	add	r3, r2
 80045f6:	005b      	lsls	r3, r3, #1
 80045f8:	1aca      	subs	r2, r1, r3
 80045fa:	2a08      	cmp	r2, #8
 80045fc:	d904      	bls.n	8004608 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	1c5a      	adds	r2, r3, #1
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460c:	2b04      	cmp	r3, #4
 800460e:	d104      	bne.n	800461a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a1b      	ldr	r3, [r3, #32]
 8004614:	085a      	lsrs	r2, r3, #1
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d003      	beq.n	800462a <HAL_SAI_Init+0x17a>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	2b02      	cmp	r3, #2
 8004628:	d109      	bne.n	800463e <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800462e:	2b01      	cmp	r3, #1
 8004630:	d101      	bne.n	8004636 <HAL_SAI_Init+0x186>
 8004632:	2300      	movs	r3, #0
 8004634:	e001      	b.n	800463a <HAL_SAI_Init+0x18a>
 8004636:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800463a:	61bb      	str	r3, [r7, #24]
 800463c:	e008      	b.n	8004650 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004642:	2b01      	cmp	r3, #1
 8004644:	d102      	bne.n	800464c <HAL_SAI_Init+0x19c>
 8004646:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800464a:	e000      	b.n	800464e <HAL_SAI_Init+0x19e>
 800464c:	2300      	movs	r3, #0
 800464e:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	6819      	ldr	r1, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	4b4c      	ldr	r3, [pc, #304]	@ (800478c <HAL_SAI_Init+0x2dc>)
 800465c:	400b      	ands	r3, r1
 800465e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	6819      	ldr	r1, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685a      	ldr	r2, [r3, #4]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800466e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004674:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467a:	431a      	orrs	r2, r3
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8004688:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004694:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	051b      	lsls	r3, r3, #20
 800469c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	6812      	ldr	r2, [r2, #0]
 80046b0:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80046b4:	f023 030f 	bic.w	r3, r3, #15
 80046b8:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	6859      	ldr	r1, [r3, #4]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	699a      	ldr	r2, [r3, #24]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c8:	431a      	orrs	r2, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ce:	431a      	orrs	r2, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	430a      	orrs	r2, r1
 80046d6:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6899      	ldr	r1, [r3, #8]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	4b2b      	ldr	r3, [pc, #172]	@ (8004790 <HAL_SAI_Init+0x2e0>)
 80046e4:	400b      	ands	r3, r1
 80046e6:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	6899      	ldr	r1, [r3, #8]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f2:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80046f8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80046fe:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8004704:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470a:	3b01      	subs	r3, #1
 800470c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800470e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	430a      	orrs	r2, r1
 8004716:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68d9      	ldr	r1, [r3, #12]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8004726:	400b      	ands	r3, r1
 8004728:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68d9      	ldr	r1, [r3, #12]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004738:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800473e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004740:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004746:	3b01      	subs	r3, #1
 8004748:	021b      	lsls	r3, r3, #8
 800474a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	430a      	orrs	r2, r1
 8004752:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3720      	adds	r7, #32
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	40015404 	.word	0x40015404
 800477c:	40015424 	.word	0x40015424
 8004780:	40015400 	.word	0x40015400
 8004784:	40015800 	.word	0x40015800
 8004788:	cccccccd 	.word	0xcccccccd
 800478c:	ff05c010 	.word	0xff05c010
 8004790:	fff88000 	.word	0xfff88000

08004794 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004794:	b480      	push	{r7}
 8004796:	b087      	sub	sp, #28
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
 80047a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047a2:	2300      	movs	r3, #0
 80047a4:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2200      	movs	r2, #0
 80047aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d003      	beq.n	80047c2 <SAI_InitI2S+0x2e>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d103      	bne.n	80047ca <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80047c8:	e002      	b.n	80047d0 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2201      	movs	r2, #1
 80047ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80047d6:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80047de:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2200      	movs	r2, #0
 80047e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d001      	beq.n	80047fa <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e077      	b.n	80048ea <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d107      	bne.n	8004810 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800480c:	651a      	str	r2, [r3, #80]	@ 0x50
 800480e:	e006      	b.n	800481e <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004816:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2b03      	cmp	r3, #3
 8004822:	d84f      	bhi.n	80048c4 <SAI_InitI2S+0x130>
 8004824:	a201      	add	r2, pc, #4	@ (adr r2, 800482c <SAI_InitI2S+0x98>)
 8004826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800482a:	bf00      	nop
 800482c:	0800483d 	.word	0x0800483d
 8004830:	0800485f 	.word	0x0800485f
 8004834:	08004881 	.word	0x08004881
 8004838:	080048a3 	.word	0x080048a3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2280      	movs	r2, #128	@ 0x80
 8004840:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	085b      	lsrs	r3, r3, #1
 8004846:	015a      	lsls	r2, r3, #5
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	085b      	lsrs	r3, r3, #1
 8004850:	011a      	lsls	r2, r3, #4
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2240      	movs	r2, #64	@ 0x40
 800485a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800485c:	e035      	b.n	80048ca <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2280      	movs	r2, #128	@ 0x80
 8004862:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	085b      	lsrs	r3, r3, #1
 8004868:	019a      	lsls	r2, r3, #6
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	085b      	lsrs	r3, r3, #1
 8004872:	015a      	lsls	r2, r3, #5
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2280      	movs	r2, #128	@ 0x80
 800487c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800487e:	e024      	b.n	80048ca <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	22c0      	movs	r2, #192	@ 0xc0
 8004884:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	085b      	lsrs	r3, r3, #1
 800488a:	019a      	lsls	r2, r3, #6
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	085b      	lsrs	r3, r3, #1
 8004894:	015a      	lsls	r2, r3, #5
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2280      	movs	r2, #128	@ 0x80
 800489e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80048a0:	e013      	b.n	80048ca <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	22e0      	movs	r2, #224	@ 0xe0
 80048a6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	085b      	lsrs	r3, r3, #1
 80048ac:	019a      	lsls	r2, r3, #6
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	085b      	lsrs	r3, r3, #1
 80048b6:	015a      	lsls	r2, r3, #5
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2280      	movs	r2, #128	@ 0x80
 80048c0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80048c2:	e002      	b.n	80048ca <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	75fb      	strb	r3, [r7, #23]
      break;
 80048c8:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d10b      	bne.n	80048e8 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d102      	bne.n	80048dc <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2210      	movs	r2, #16
 80048da:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d102      	bne.n	80048e8 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2208      	movs	r2, #8
 80048e6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 80048e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	371c      	adds	r7, #28
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop

080048f8 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b087      	sub	sp, #28
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
 8004904:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004906:	2300      	movs	r3, #0
 8004908:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d003      	beq.n	8004926 <SAI_InitPCM+0x2e>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	2b02      	cmp	r3, #2
 8004924:	d103      	bne.n	800492e <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2201      	movs	r2, #1
 800492a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800492c:	e002      	b.n	8004934 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004940:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004948:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	683a      	ldr	r2, [r7, #0]
 8004954:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800495c:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	2b04      	cmp	r3, #4
 8004962:	d103      	bne.n	800496c <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2201      	movs	r2, #1
 8004968:	645a      	str	r2, [r3, #68]	@ 0x44
 800496a:	e002      	b.n	8004972 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	220d      	movs	r2, #13
 8004970:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2b03      	cmp	r3, #3
 8004976:	d837      	bhi.n	80049e8 <SAI_InitPCM+0xf0>
 8004978:	a201      	add	r2, pc, #4	@ (adr r2, 8004980 <SAI_InitPCM+0x88>)
 800497a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800497e:	bf00      	nop
 8004980:	08004991 	.word	0x08004991
 8004984:	080049a7 	.word	0x080049a7
 8004988:	080049bd 	.word	0x080049bd
 800498c:	080049d3 	.word	0x080049d3
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2280      	movs	r2, #128	@ 0x80
 8004994:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	011a      	lsls	r2, r3, #4
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2240      	movs	r2, #64	@ 0x40
 80049a2:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80049a4:	e023      	b.n	80049ee <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2280      	movs	r2, #128	@ 0x80
 80049aa:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	015a      	lsls	r2, r3, #5
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2280      	movs	r2, #128	@ 0x80
 80049b8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80049ba:	e018      	b.n	80049ee <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	22c0      	movs	r2, #192	@ 0xc0
 80049c0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	015a      	lsls	r2, r3, #5
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2280      	movs	r2, #128	@ 0x80
 80049ce:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80049d0:	e00d      	b.n	80049ee <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	22e0      	movs	r2, #224	@ 0xe0
 80049d6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	015a      	lsls	r2, r3, #5
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2280      	movs	r2, #128	@ 0x80
 80049e4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80049e6:	e002      	b.n	80049ee <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	75fb      	strb	r3, [r7, #23]
      break;
 80049ec:	bf00      	nop
  }

  return status;
 80049ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	371c      	adds	r7, #28
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004a04:	4b18      	ldr	r3, [pc, #96]	@ (8004a68 <SAI_Disable+0x6c>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a18      	ldr	r2, [pc, #96]	@ (8004a6c <SAI_Disable+0x70>)
 8004a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0e:	0b1b      	lsrs	r3, r3, #12
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004a14:	2300      	movs	r3, #0
 8004a16:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004a26:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d10a      	bne.n	8004a44 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a34:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	72fb      	strb	r3, [r7, #11]
      break;
 8004a42:	e009      	b.n	8004a58 <SAI_Disable+0x5c>
    }
    count--;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	3b01      	subs	r3, #1
 8004a48:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1e7      	bne.n	8004a28 <SAI_Disable+0x2c>

  return status;
 8004a58:	7afb      	ldrb	r3, [r7, #11]
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3714      	adds	r7, #20
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	20000364 	.word	0x20000364
 8004a6c:	95cbec1b 	.word	0x95cbec1b

08004a70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d101      	bne.n	8004a82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e095      	b.n	8004bae <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d108      	bne.n	8004a9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a92:	d009      	beq.n	8004aa8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2200      	movs	r2, #0
 8004a98:	61da      	str	r2, [r3, #28]
 8004a9a:	e005      	b.n	8004aa8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d106      	bne.n	8004ac8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f7fc fa58 	bl	8000f78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2202      	movs	r2, #2
 8004acc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ade:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ae8:	d902      	bls.n	8004af0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004aea:	2300      	movs	r3, #0
 8004aec:	60fb      	str	r3, [r7, #12]
 8004aee:	e002      	b.n	8004af6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004af0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004af4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004afe:	d007      	beq.n	8004b10 <HAL_SPI_Init+0xa0>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004b08:	d002      	beq.n	8004b10 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004b20:	431a      	orrs	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	431a      	orrs	r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	695b      	ldr	r3, [r3, #20]
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	431a      	orrs	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	699b      	ldr	r3, [r3, #24]
 8004b3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b3e:	431a      	orrs	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	69db      	ldr	r3, [r3, #28]
 8004b44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b48:	431a      	orrs	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6a1b      	ldr	r3, [r3, #32]
 8004b4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b52:	ea42 0103 	orr.w	r1, r2, r3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	430a      	orrs	r2, r1
 8004b64:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	0c1b      	lsrs	r3, r3, #16
 8004b6c:	f003 0204 	and.w	r2, r3, #4
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b74:	f003 0310 	and.w	r3, r3, #16
 8004b78:	431a      	orrs	r2, r3
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b7e:	f003 0308 	and.w	r3, r3, #8
 8004b82:	431a      	orrs	r2, r3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004b8c:	ea42 0103 	orr.w	r1, r2, r3
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004bac:	2300      	movs	r3, #0
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b088      	sub	sp, #32
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	60f8      	str	r0, [r7, #12]
 8004bbe:	60b9      	str	r1, [r7, #8]
 8004bc0:	603b      	str	r3, [r7, #0]
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bc6:	f7fc fd2d 	bl	8001624 <HAL_GetTick>
 8004bca:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004bcc:	88fb      	ldrh	r3, [r7, #6]
 8004bce:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d001      	beq.n	8004be0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004bdc:	2302      	movs	r3, #2
 8004bde:	e15c      	b.n	8004e9a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d002      	beq.n	8004bec <HAL_SPI_Transmit+0x36>
 8004be6:	88fb      	ldrh	r3, [r7, #6]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d101      	bne.n	8004bf0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e154      	b.n	8004e9a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d101      	bne.n	8004bfe <HAL_SPI_Transmit+0x48>
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	e14d      	b.n	8004e9a <HAL_SPI_Transmit+0x2e4>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2201      	movs	r2, #1
 8004c02:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2203      	movs	r2, #3
 8004c0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	68ba      	ldr	r2, [r7, #8]
 8004c18:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	88fa      	ldrh	r2, [r7, #6]
 8004c1e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	88fa      	ldrh	r2, [r7, #6]
 8004c24:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c50:	d10f      	bne.n	8004c72 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c60:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c70:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c7c:	2b40      	cmp	r3, #64	@ 0x40
 8004c7e:	d007      	beq.n	8004c90 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c8e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004c98:	d952      	bls.n	8004d40 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d002      	beq.n	8004ca8 <HAL_SPI_Transmit+0xf2>
 8004ca2:	8b7b      	ldrh	r3, [r7, #26]
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d145      	bne.n	8004d34 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cac:	881a      	ldrh	r2, [r3, #0]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb8:	1c9a      	adds	r2, r3, #2
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	b29a      	uxth	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004ccc:	e032      	b.n	8004d34 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f003 0302 	and.w	r3, r3, #2
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d112      	bne.n	8004d02 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce0:	881a      	ldrh	r2, [r3, #0]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cec:	1c9a      	adds	r2, r3, #2
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	3b01      	subs	r3, #1
 8004cfa:	b29a      	uxth	r2, r3
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004d00:	e018      	b.n	8004d34 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d02:	f7fc fc8f 	bl	8001624 <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	683a      	ldr	r2, [r7, #0]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d803      	bhi.n	8004d1a <HAL_SPI_Transmit+0x164>
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d18:	d102      	bne.n	8004d20 <HAL_SPI_Transmit+0x16a>
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d109      	bne.n	8004d34 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e0b2      	b.n	8004e9a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d1c7      	bne.n	8004cce <HAL_SPI_Transmit+0x118>
 8004d3e:	e083      	b.n	8004e48 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d002      	beq.n	8004d4e <HAL_SPI_Transmit+0x198>
 8004d48:	8b7b      	ldrh	r3, [r7, #26]
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d177      	bne.n	8004e3e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d912      	bls.n	8004d7e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d5c:	881a      	ldrh	r2, [r3, #0]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d68:	1c9a      	adds	r2, r3, #2
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	3b02      	subs	r3, #2
 8004d76:	b29a      	uxth	r2, r3
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004d7c:	e05f      	b.n	8004e3e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	330c      	adds	r3, #12
 8004d88:	7812      	ldrb	r2, [r2, #0]
 8004d8a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d90:	1c5a      	adds	r2, r3, #1
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004da4:	e04b      	b.n	8004e3e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	f003 0302 	and.w	r3, r3, #2
 8004db0:	2b02      	cmp	r3, #2
 8004db2:	d12b      	bne.n	8004e0c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d912      	bls.n	8004de4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc2:	881a      	ldrh	r2, [r3, #0]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dce:	1c9a      	adds	r2, r3, #2
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	3b02      	subs	r3, #2
 8004ddc:	b29a      	uxth	r2, r3
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004de2:	e02c      	b.n	8004e3e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	330c      	adds	r3, #12
 8004dee:	7812      	ldrb	r2, [r2, #0]
 8004df0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df6:	1c5a      	adds	r2, r3, #1
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	3b01      	subs	r3, #1
 8004e04:	b29a      	uxth	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004e0a:	e018      	b.n	8004e3e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e0c:	f7fc fc0a 	bl	8001624 <HAL_GetTick>
 8004e10:	4602      	mov	r2, r0
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	1ad3      	subs	r3, r2, r3
 8004e16:	683a      	ldr	r2, [r7, #0]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d803      	bhi.n	8004e24 <HAL_SPI_Transmit+0x26e>
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e22:	d102      	bne.n	8004e2a <HAL_SPI_Transmit+0x274>
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d109      	bne.n	8004e3e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e02d      	b.n	8004e9a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1ae      	bne.n	8004da6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e48:	69fa      	ldr	r2, [r7, #28]
 8004e4a:	6839      	ldr	r1, [r7, #0]
 8004e4c:	68f8      	ldr	r0, [r7, #12]
 8004e4e:	f000 fb65 	bl	800551c <SPI_EndRxTxTransaction>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d002      	beq.n	8004e5e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d10a      	bne.n	8004e7c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	617b      	str	r3, [r7, #20]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	617b      	str	r3, [r7, #20]
 8004e7a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d001      	beq.n	8004e98 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e000      	b.n	8004e9a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004e98:	2300      	movs	r3, #0
  }
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3720      	adds	r7, #32
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}

08004ea2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004ea2:	b580      	push	{r7, lr}
 8004ea4:	b08a      	sub	sp, #40	@ 0x28
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	60f8      	str	r0, [r7, #12]
 8004eaa:	60b9      	str	r1, [r7, #8]
 8004eac:	607a      	str	r2, [r7, #4]
 8004eae:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004eb4:	f7fc fbb6 	bl	8001624 <HAL_GetTick>
 8004eb8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ec0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004ec8:	887b      	ldrh	r3, [r7, #2]
 8004eca:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004ecc:	887b      	ldrh	r3, [r7, #2]
 8004ece:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004ed0:	7ffb      	ldrb	r3, [r7, #31]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d00c      	beq.n	8004ef0 <HAL_SPI_TransmitReceive+0x4e>
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004edc:	d106      	bne.n	8004eec <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d102      	bne.n	8004eec <HAL_SPI_TransmitReceive+0x4a>
 8004ee6:	7ffb      	ldrb	r3, [r7, #31]
 8004ee8:	2b04      	cmp	r3, #4
 8004eea:	d001      	beq.n	8004ef0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004eec:	2302      	movs	r3, #2
 8004eee:	e1f3      	b.n	80052d8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d005      	beq.n	8004f02 <HAL_SPI_TransmitReceive+0x60>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d002      	beq.n	8004f02 <HAL_SPI_TransmitReceive+0x60>
 8004efc:	887b      	ldrh	r3, [r7, #2]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e1e8      	b.n	80052d8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d101      	bne.n	8004f14 <HAL_SPI_TransmitReceive+0x72>
 8004f10:	2302      	movs	r3, #2
 8004f12:	e1e1      	b.n	80052d8 <HAL_SPI_TransmitReceive+0x436>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	2b04      	cmp	r3, #4
 8004f26:	d003      	beq.n	8004f30 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2205      	movs	r2, #5
 8004f2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	887a      	ldrh	r2, [r7, #2]
 8004f40:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	887a      	ldrh	r2, [r7, #2]
 8004f48:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	68ba      	ldr	r2, [r7, #8]
 8004f50:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	887a      	ldrh	r2, [r7, #2]
 8004f56:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	887a      	ldrh	r2, [r7, #2]
 8004f5c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f72:	d802      	bhi.n	8004f7a <HAL_SPI_TransmitReceive+0xd8>
 8004f74:	8abb      	ldrh	r3, [r7, #20]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d908      	bls.n	8004f8c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004f88:	605a      	str	r2, [r3, #4]
 8004f8a:	e007      	b.n	8004f9c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004f9a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fa6:	2b40      	cmp	r3, #64	@ 0x40
 8004fa8:	d007      	beq.n	8004fba <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004fb8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004fc2:	f240 8083 	bls.w	80050cc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d002      	beq.n	8004fd4 <HAL_SPI_TransmitReceive+0x132>
 8004fce:	8afb      	ldrh	r3, [r7, #22]
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d16f      	bne.n	80050b4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd8:	881a      	ldrh	r2, [r3, #0]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe4:	1c9a      	adds	r2, r3, #2
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	3b01      	subs	r3, #1
 8004ff2:	b29a      	uxth	r2, r3
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ff8:	e05c      	b.n	80050b4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b02      	cmp	r3, #2
 8005006:	d11b      	bne.n	8005040 <HAL_SPI_TransmitReceive+0x19e>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800500c:	b29b      	uxth	r3, r3
 800500e:	2b00      	cmp	r3, #0
 8005010:	d016      	beq.n	8005040 <HAL_SPI_TransmitReceive+0x19e>
 8005012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005014:	2b01      	cmp	r3, #1
 8005016:	d113      	bne.n	8005040 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800501c:	881a      	ldrh	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005028:	1c9a      	adds	r2, r3, #2
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005032:	b29b      	uxth	r3, r3
 8005034:	3b01      	subs	r3, #1
 8005036:	b29a      	uxth	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800503c:	2300      	movs	r3, #0
 800503e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	2b01      	cmp	r3, #1
 800504c:	d11c      	bne.n	8005088 <HAL_SPI_TransmitReceive+0x1e6>
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005054:	b29b      	uxth	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d016      	beq.n	8005088 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68da      	ldr	r2, [r3, #12]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005064:	b292      	uxth	r2, r2
 8005066:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506c:	1c9a      	adds	r2, r3, #2
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005078:	b29b      	uxth	r3, r3
 800507a:	3b01      	subs	r3, #1
 800507c:	b29a      	uxth	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005084:	2301      	movs	r3, #1
 8005086:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005088:	f7fc facc 	bl	8001624 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	6a3b      	ldr	r3, [r7, #32]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005094:	429a      	cmp	r2, r3
 8005096:	d80d      	bhi.n	80050b4 <HAL_SPI_TransmitReceive+0x212>
 8005098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800509a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800509e:	d009      	beq.n	80050b4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e111      	b.n	80052d8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d19d      	bne.n	8004ffa <HAL_SPI_TransmitReceive+0x158>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80050c4:	b29b      	uxth	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d197      	bne.n	8004ffa <HAL_SPI_TransmitReceive+0x158>
 80050ca:	e0e5      	b.n	8005298 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d003      	beq.n	80050dc <HAL_SPI_TransmitReceive+0x23a>
 80050d4:	8afb      	ldrh	r3, [r7, #22]
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	f040 80d1 	bne.w	800527e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d912      	bls.n	800510c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ea:	881a      	ldrh	r2, [r3, #0]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f6:	1c9a      	adds	r2, r3, #2
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005100:	b29b      	uxth	r3, r3
 8005102:	3b02      	subs	r3, #2
 8005104:	b29a      	uxth	r2, r3
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800510a:	e0b8      	b.n	800527e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	330c      	adds	r3, #12
 8005116:	7812      	ldrb	r2, [r2, #0]
 8005118:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511e:	1c5a      	adds	r2, r3, #1
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005128:	b29b      	uxth	r3, r3
 800512a:	3b01      	subs	r3, #1
 800512c:	b29a      	uxth	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005132:	e0a4      	b.n	800527e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	f003 0302 	and.w	r3, r3, #2
 800513e:	2b02      	cmp	r3, #2
 8005140:	d134      	bne.n	80051ac <HAL_SPI_TransmitReceive+0x30a>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005146:	b29b      	uxth	r3, r3
 8005148:	2b00      	cmp	r3, #0
 800514a:	d02f      	beq.n	80051ac <HAL_SPI_TransmitReceive+0x30a>
 800514c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514e:	2b01      	cmp	r3, #1
 8005150:	d12c      	bne.n	80051ac <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005156:	b29b      	uxth	r3, r3
 8005158:	2b01      	cmp	r3, #1
 800515a:	d912      	bls.n	8005182 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005160:	881a      	ldrh	r2, [r3, #0]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800516c:	1c9a      	adds	r2, r3, #2
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005176:	b29b      	uxth	r3, r3
 8005178:	3b02      	subs	r3, #2
 800517a:	b29a      	uxth	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005180:	e012      	b.n	80051a8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	330c      	adds	r3, #12
 800518c:	7812      	ldrb	r2, [r2, #0]
 800518e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005194:	1c5a      	adds	r2, r3, #1
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800519e:	b29b      	uxth	r3, r3
 80051a0:	3b01      	subs	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80051a8:	2300      	movs	r3, #0
 80051aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d148      	bne.n	800524c <HAL_SPI_TransmitReceive+0x3aa>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d042      	beq.n	800524c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d923      	bls.n	800521a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68da      	ldr	r2, [r3, #12]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051dc:	b292      	uxth	r2, r2
 80051de:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e4:	1c9a      	adds	r2, r3, #2
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	3b02      	subs	r3, #2
 80051f4:	b29a      	uxth	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005202:	b29b      	uxth	r3, r3
 8005204:	2b01      	cmp	r3, #1
 8005206:	d81f      	bhi.n	8005248 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	685a      	ldr	r2, [r3, #4]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005216:	605a      	str	r2, [r3, #4]
 8005218:	e016      	b.n	8005248 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f103 020c 	add.w	r2, r3, #12
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005226:	7812      	ldrb	r2, [r2, #0]
 8005228:	b2d2      	uxtb	r2, r2
 800522a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005230:	1c5a      	adds	r2, r3, #1
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800523c:	b29b      	uxth	r3, r3
 800523e:	3b01      	subs	r3, #1
 8005240:	b29a      	uxth	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005248:	2301      	movs	r3, #1
 800524a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800524c:	f7fc f9ea 	bl	8001624 <HAL_GetTick>
 8005250:	4602      	mov	r2, r0
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005258:	429a      	cmp	r2, r3
 800525a:	d803      	bhi.n	8005264 <HAL_SPI_TransmitReceive+0x3c2>
 800525c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005262:	d102      	bne.n	800526a <HAL_SPI_TransmitReceive+0x3c8>
 8005264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005266:	2b00      	cmp	r3, #0
 8005268:	d109      	bne.n	800527e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2201      	movs	r2, #1
 800526e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e02c      	b.n	80052d8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005282:	b29b      	uxth	r3, r3
 8005284:	2b00      	cmp	r3, #0
 8005286:	f47f af55 	bne.w	8005134 <HAL_SPI_TransmitReceive+0x292>
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005290:	b29b      	uxth	r3, r3
 8005292:	2b00      	cmp	r3, #0
 8005294:	f47f af4e 	bne.w	8005134 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005298:	6a3a      	ldr	r2, [r7, #32]
 800529a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f000 f93d 	bl	800551c <SPI_EndRxTxTransaction>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d008      	beq.n	80052ba <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2220      	movs	r2, #32
 80052ac:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e00e      	b.n	80052d8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2201      	movs	r2, #1
 80052be:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e000      	b.n	80052d8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80052d6:	2300      	movs	r3, #0
  }
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3728      	adds	r7, #40	@ 0x28
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}

080052e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b088      	sub	sp, #32
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	603b      	str	r3, [r7, #0]
 80052ec:	4613      	mov	r3, r2
 80052ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80052f0:	f7fc f998 	bl	8001624 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052f8:	1a9b      	subs	r3, r3, r2
 80052fa:	683a      	ldr	r2, [r7, #0]
 80052fc:	4413      	add	r3, r2
 80052fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005300:	f7fc f990 	bl	8001624 <HAL_GetTick>
 8005304:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005306:	4b39      	ldr	r3, [pc, #228]	@ (80053ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	015b      	lsls	r3, r3, #5
 800530c:	0d1b      	lsrs	r3, r3, #20
 800530e:	69fa      	ldr	r2, [r7, #28]
 8005310:	fb02 f303 	mul.w	r3, r2, r3
 8005314:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005316:	e054      	b.n	80053c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800531e:	d050      	beq.n	80053c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005320:	f7fc f980 	bl	8001624 <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	69fa      	ldr	r2, [r7, #28]
 800532c:	429a      	cmp	r2, r3
 800532e:	d902      	bls.n	8005336 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d13d      	bne.n	80053b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	685a      	ldr	r2, [r3, #4]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005344:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800534e:	d111      	bne.n	8005374 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005358:	d004      	beq.n	8005364 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005362:	d107      	bne.n	8005374 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005372:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005378:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800537c:	d10f      	bne.n	800539e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800538c:	601a      	str	r2, [r3, #0]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800539c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2201      	movs	r2, #1
 80053a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2200      	movs	r2, #0
 80053aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80053ae:	2303      	movs	r3, #3
 80053b0:	e017      	b.n	80053e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d101      	bne.n	80053bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80053b8:	2300      	movs	r3, #0
 80053ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	3b01      	subs	r3, #1
 80053c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689a      	ldr	r2, [r3, #8]
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	4013      	ands	r3, r2
 80053cc:	68ba      	ldr	r2, [r7, #8]
 80053ce:	429a      	cmp	r2, r3
 80053d0:	bf0c      	ite	eq
 80053d2:	2301      	moveq	r3, #1
 80053d4:	2300      	movne	r3, #0
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	461a      	mov	r2, r3
 80053da:	79fb      	ldrb	r3, [r7, #7]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d19b      	bne.n	8005318 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3720      	adds	r7, #32
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	20000364 	.word	0x20000364

080053f0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b08a      	sub	sp, #40	@ 0x28
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	607a      	str	r2, [r7, #4]
 80053fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80053fe:	2300      	movs	r3, #0
 8005400:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005402:	f7fc f90f 	bl	8001624 <HAL_GetTick>
 8005406:	4602      	mov	r2, r0
 8005408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540a:	1a9b      	subs	r3, r3, r2
 800540c:	683a      	ldr	r2, [r7, #0]
 800540e:	4413      	add	r3, r2
 8005410:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005412:	f7fc f907 	bl	8001624 <HAL_GetTick>
 8005416:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	330c      	adds	r3, #12
 800541e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005420:	4b3d      	ldr	r3, [pc, #244]	@ (8005518 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	4613      	mov	r3, r2
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	4413      	add	r3, r2
 800542a:	00da      	lsls	r2, r3, #3
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	0d1b      	lsrs	r3, r3, #20
 8005430:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005432:	fb02 f303 	mul.w	r3, r2, r3
 8005436:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005438:	e060      	b.n	80054fc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005440:	d107      	bne.n	8005452 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d104      	bne.n	8005452 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005448:	69fb      	ldr	r3, [r7, #28]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	b2db      	uxtb	r3, r3
 800544e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005450:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005458:	d050      	beq.n	80054fc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800545a:	f7fc f8e3 	bl	8001624 <HAL_GetTick>
 800545e:	4602      	mov	r2, r0
 8005460:	6a3b      	ldr	r3, [r7, #32]
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005466:	429a      	cmp	r2, r3
 8005468:	d902      	bls.n	8005470 <SPI_WaitFifoStateUntilTimeout+0x80>
 800546a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546c:	2b00      	cmp	r3, #0
 800546e:	d13d      	bne.n	80054ec <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	685a      	ldr	r2, [r3, #4]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800547e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005488:	d111      	bne.n	80054ae <SPI_WaitFifoStateUntilTimeout+0xbe>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005492:	d004      	beq.n	800549e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800549c:	d107      	bne.n	80054ae <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054ac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054b6:	d10f      	bne.n	80054d8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80054c6:	601a      	str	r2, [r3, #0]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80054d6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80054e8:	2303      	movs	r3, #3
 80054ea:	e010      	b.n	800550e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d101      	bne.n	80054f6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80054f2:	2300      	movs	r3, #0
 80054f4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	3b01      	subs	r3, #1
 80054fa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689a      	ldr	r2, [r3, #8]
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	4013      	ands	r3, r2
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	429a      	cmp	r2, r3
 800550a:	d196      	bne.n	800543a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3728      	adds	r7, #40	@ 0x28
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	20000364 	.word	0x20000364

0800551c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b086      	sub	sp, #24
 8005520:	af02      	add	r7, sp, #8
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	60b9      	str	r1, [r7, #8]
 8005526:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	9300      	str	r3, [sp, #0]
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	2200      	movs	r2, #0
 8005530:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005534:	68f8      	ldr	r0, [r7, #12]
 8005536:	f7ff ff5b 	bl	80053f0 <SPI_WaitFifoStateUntilTimeout>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d007      	beq.n	8005550 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005544:	f043 0220 	orr.w	r2, r3, #32
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800554c:	2303      	movs	r3, #3
 800554e:	e027      	b.n	80055a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	9300      	str	r3, [sp, #0]
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	2200      	movs	r2, #0
 8005558:	2180      	movs	r1, #128	@ 0x80
 800555a:	68f8      	ldr	r0, [r7, #12]
 800555c:	f7ff fec0 	bl	80052e0 <SPI_WaitFlagStateUntilTimeout>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	d007      	beq.n	8005576 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800556a:	f043 0220 	orr.w	r2, r3, #32
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e014      	b.n	80055a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	9300      	str	r3, [sp, #0]
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	2200      	movs	r2, #0
 800557e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005582:	68f8      	ldr	r0, [r7, #12]
 8005584:	f7ff ff34 	bl	80053f0 <SPI_WaitFifoStateUntilTimeout>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d007      	beq.n	800559e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005592:	f043 0220 	orr.w	r2, r3, #32
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e000      	b.n	80055a0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3710      	adds	r7, #16
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e049      	b.n	800564e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d106      	bne.n	80055d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 f841 	bl	8005656 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2202      	movs	r2, #2
 80055d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	3304      	adds	r3, #4
 80055e4:	4619      	mov	r1, r3
 80055e6:	4610      	mov	r0, r2
 80055e8:	f000 f9e0 	bl	80059ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3708      	adds	r7, #8
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}

08005656 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005656:	b480      	push	{r7}
 8005658:	b083      	sub	sp, #12
 800565a:	af00      	add	r7, sp, #0
 800565c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800565e:	bf00      	nop
 8005660:	370c      	adds	r7, #12
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr
	...

0800566c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b01      	cmp	r3, #1
 800567e:	d001      	beq.n	8005684 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e04f      	b.n	8005724 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2202      	movs	r2, #2
 8005688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68da      	ldr	r2, [r3, #12]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f042 0201 	orr.w	r2, r2, #1
 800569a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a23      	ldr	r2, [pc, #140]	@ (8005730 <HAL_TIM_Base_Start_IT+0xc4>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d01d      	beq.n	80056e2 <HAL_TIM_Base_Start_IT+0x76>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056ae:	d018      	beq.n	80056e2 <HAL_TIM_Base_Start_IT+0x76>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a1f      	ldr	r2, [pc, #124]	@ (8005734 <HAL_TIM_Base_Start_IT+0xc8>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d013      	beq.n	80056e2 <HAL_TIM_Base_Start_IT+0x76>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a1e      	ldr	r2, [pc, #120]	@ (8005738 <HAL_TIM_Base_Start_IT+0xcc>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d00e      	beq.n	80056e2 <HAL_TIM_Base_Start_IT+0x76>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a1c      	ldr	r2, [pc, #112]	@ (800573c <HAL_TIM_Base_Start_IT+0xd0>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d009      	beq.n	80056e2 <HAL_TIM_Base_Start_IT+0x76>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a1b      	ldr	r2, [pc, #108]	@ (8005740 <HAL_TIM_Base_Start_IT+0xd4>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d004      	beq.n	80056e2 <HAL_TIM_Base_Start_IT+0x76>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a19      	ldr	r2, [pc, #100]	@ (8005744 <HAL_TIM_Base_Start_IT+0xd8>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d115      	bne.n	800570e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689a      	ldr	r2, [r3, #8]
 80056e8:	4b17      	ldr	r3, [pc, #92]	@ (8005748 <HAL_TIM_Base_Start_IT+0xdc>)
 80056ea:	4013      	ands	r3, r2
 80056ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2b06      	cmp	r3, #6
 80056f2:	d015      	beq.n	8005720 <HAL_TIM_Base_Start_IT+0xb4>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056fa:	d011      	beq.n	8005720 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f042 0201 	orr.w	r2, r2, #1
 800570a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800570c:	e008      	b.n	8005720 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f042 0201 	orr.w	r2, r2, #1
 800571c:	601a      	str	r2, [r3, #0]
 800571e:	e000      	b.n	8005722 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005720:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005722:	2300      	movs	r3, #0
}
 8005724:	4618      	mov	r0, r3
 8005726:	3714      	adds	r7, #20
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr
 8005730:	40012c00 	.word	0x40012c00
 8005734:	40000400 	.word	0x40000400
 8005738:	40000800 	.word	0x40000800
 800573c:	40000c00 	.word	0x40000c00
 8005740:	40013400 	.word	0x40013400
 8005744:	40014000 	.word	0x40014000
 8005748:	00010007 	.word	0x00010007

0800574c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b084      	sub	sp, #16
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	f003 0302 	and.w	r3, r3, #2
 800576a:	2b00      	cmp	r3, #0
 800576c:	d020      	beq.n	80057b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f003 0302 	and.w	r3, r3, #2
 8005774:	2b00      	cmp	r3, #0
 8005776:	d01b      	beq.n	80057b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f06f 0202 	mvn.w	r2, #2
 8005780:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2201      	movs	r2, #1
 8005786:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	f003 0303 	and.w	r3, r3, #3
 8005792:	2b00      	cmp	r3, #0
 8005794:	d003      	beq.n	800579e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 f8e9 	bl	800596e <HAL_TIM_IC_CaptureCallback>
 800579c:	e005      	b.n	80057aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 f8db 	bl	800595a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 f8ec 	bl	8005982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	f003 0304 	and.w	r3, r3, #4
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d020      	beq.n	80057fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f003 0304 	and.w	r3, r3, #4
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d01b      	beq.n	80057fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f06f 0204 	mvn.w	r2, #4
 80057cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2202      	movs	r2, #2
 80057d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d003      	beq.n	80057ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 f8c3 	bl	800596e <HAL_TIM_IC_CaptureCallback>
 80057e8:	e005      	b.n	80057f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 f8b5 	bl	800595a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 f8c6 	bl	8005982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	f003 0308 	and.w	r3, r3, #8
 8005802:	2b00      	cmp	r3, #0
 8005804:	d020      	beq.n	8005848 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f003 0308 	and.w	r3, r3, #8
 800580c:	2b00      	cmp	r3, #0
 800580e:	d01b      	beq.n	8005848 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f06f 0208 	mvn.w	r2, #8
 8005818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2204      	movs	r2, #4
 800581e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	69db      	ldr	r3, [r3, #28]
 8005826:	f003 0303 	and.w	r3, r3, #3
 800582a:	2b00      	cmp	r3, #0
 800582c:	d003      	beq.n	8005836 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 f89d 	bl	800596e <HAL_TIM_IC_CaptureCallback>
 8005834:	e005      	b.n	8005842 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 f88f 	bl	800595a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f000 f8a0 	bl	8005982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	f003 0310 	and.w	r3, r3, #16
 800584e:	2b00      	cmp	r3, #0
 8005850:	d020      	beq.n	8005894 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f003 0310 	and.w	r3, r3, #16
 8005858:	2b00      	cmp	r3, #0
 800585a:	d01b      	beq.n	8005894 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f06f 0210 	mvn.w	r2, #16
 8005864:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2208      	movs	r2, #8
 800586a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	69db      	ldr	r3, [r3, #28]
 8005872:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005876:	2b00      	cmp	r3, #0
 8005878:	d003      	beq.n	8005882 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f877 	bl	800596e <HAL_TIM_IC_CaptureCallback>
 8005880:	e005      	b.n	800588e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 f869 	bl	800595a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005888:	6878      	ldr	r0, [r7, #4]
 800588a:	f000 f87a 	bl	8005982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	f003 0301 	and.w	r3, r3, #1
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00c      	beq.n	80058b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f003 0301 	and.w	r3, r3, #1
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d007      	beq.n	80058b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f06f 0201 	mvn.w	r2, #1
 80058b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f7fb fa40 	bl	8000d38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d104      	bne.n	80058cc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00c      	beq.n	80058e6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d007      	beq.n	80058e6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80058de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f913 	bl	8005b0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d00c      	beq.n	800590a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d007      	beq.n	800590a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005902:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 f90b 	bl	8005b20 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005910:	2b00      	cmp	r3, #0
 8005912:	d00c      	beq.n	800592e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800591a:	2b00      	cmp	r3, #0
 800591c:	d007      	beq.n	800592e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005926:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 f834 	bl	8005996 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	f003 0320 	and.w	r3, r3, #32
 8005934:	2b00      	cmp	r3, #0
 8005936:	d00c      	beq.n	8005952 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f003 0320 	and.w	r3, r3, #32
 800593e:	2b00      	cmp	r3, #0
 8005940:	d007      	beq.n	8005952 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f06f 0220 	mvn.w	r2, #32
 800594a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f000 f8d3 	bl	8005af8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005952:	bf00      	nop
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}

0800595a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800595a:	b480      	push	{r7}
 800595c:	b083      	sub	sp, #12
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005962:	bf00      	nop
 8005964:	370c      	adds	r7, #12
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr

0800596e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800596e:	b480      	push	{r7}
 8005970:	b083      	sub	sp, #12
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005976:	bf00      	nop
 8005978:	370c      	adds	r7, #12
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr

08005982 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005982:	b480      	push	{r7}
 8005984:	b083      	sub	sp, #12
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800598a:	bf00      	nop
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr

08005996 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005996:	b480      	push	{r7}
 8005998:	b083      	sub	sp, #12
 800599a:	af00      	add	r7, sp, #0
 800599c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800599e:	bf00      	nop
 80059a0:	370c      	adds	r7, #12
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
	...

080059ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b085      	sub	sp, #20
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	4a46      	ldr	r2, [pc, #280]	@ (8005ad8 <TIM_Base_SetConfig+0x12c>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d013      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059ca:	d00f      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a43      	ldr	r2, [pc, #268]	@ (8005adc <TIM_Base_SetConfig+0x130>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d00b      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a42      	ldr	r2, [pc, #264]	@ (8005ae0 <TIM_Base_SetConfig+0x134>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d007      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a41      	ldr	r2, [pc, #260]	@ (8005ae4 <TIM_Base_SetConfig+0x138>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d003      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4a40      	ldr	r2, [pc, #256]	@ (8005ae8 <TIM_Base_SetConfig+0x13c>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d108      	bne.n	80059fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a35      	ldr	r2, [pc, #212]	@ (8005ad8 <TIM_Base_SetConfig+0x12c>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d01f      	beq.n	8005a46 <TIM_Base_SetConfig+0x9a>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a0c:	d01b      	beq.n	8005a46 <TIM_Base_SetConfig+0x9a>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a32      	ldr	r2, [pc, #200]	@ (8005adc <TIM_Base_SetConfig+0x130>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d017      	beq.n	8005a46 <TIM_Base_SetConfig+0x9a>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a31      	ldr	r2, [pc, #196]	@ (8005ae0 <TIM_Base_SetConfig+0x134>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d013      	beq.n	8005a46 <TIM_Base_SetConfig+0x9a>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a30      	ldr	r2, [pc, #192]	@ (8005ae4 <TIM_Base_SetConfig+0x138>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d00f      	beq.n	8005a46 <TIM_Base_SetConfig+0x9a>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a2f      	ldr	r2, [pc, #188]	@ (8005ae8 <TIM_Base_SetConfig+0x13c>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d00b      	beq.n	8005a46 <TIM_Base_SetConfig+0x9a>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a2e      	ldr	r2, [pc, #184]	@ (8005aec <TIM_Base_SetConfig+0x140>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d007      	beq.n	8005a46 <TIM_Base_SetConfig+0x9a>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a2d      	ldr	r2, [pc, #180]	@ (8005af0 <TIM_Base_SetConfig+0x144>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d003      	beq.n	8005a46 <TIM_Base_SetConfig+0x9a>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a2c      	ldr	r2, [pc, #176]	@ (8005af4 <TIM_Base_SetConfig+0x148>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d108      	bne.n	8005a58 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a16      	ldr	r2, [pc, #88]	@ (8005ad8 <TIM_Base_SetConfig+0x12c>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d00f      	beq.n	8005aa4 <TIM_Base_SetConfig+0xf8>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a18      	ldr	r2, [pc, #96]	@ (8005ae8 <TIM_Base_SetConfig+0x13c>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d00b      	beq.n	8005aa4 <TIM_Base_SetConfig+0xf8>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a17      	ldr	r2, [pc, #92]	@ (8005aec <TIM_Base_SetConfig+0x140>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d007      	beq.n	8005aa4 <TIM_Base_SetConfig+0xf8>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a16      	ldr	r2, [pc, #88]	@ (8005af0 <TIM_Base_SetConfig+0x144>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d003      	beq.n	8005aa4 <TIM_Base_SetConfig+0xf8>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a15      	ldr	r2, [pc, #84]	@ (8005af4 <TIM_Base_SetConfig+0x148>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d103      	bne.n	8005aac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	691a      	ldr	r2, [r3, #16]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d105      	bne.n	8005aca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	f023 0201 	bic.w	r2, r3, #1
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	611a      	str	r2, [r3, #16]
  }
}
 8005aca:	bf00      	nop
 8005acc:	3714      	adds	r7, #20
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	40012c00 	.word	0x40012c00
 8005adc:	40000400 	.word	0x40000400
 8005ae0:	40000800 	.word	0x40000800
 8005ae4:	40000c00 	.word	0x40000c00
 8005ae8:	40013400 	.word	0x40013400
 8005aec:	40014000 	.word	0x40014000
 8005af0:	40014400 	.word	0x40014400
 8005af4:	40014800 	.word	0x40014800

08005af8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b00:	bf00      	nop
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d101      	bne.n	8005b46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e040      	b.n	8005bc8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d106      	bne.n	8005b5c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f7fb fc1e 	bl	8001398 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2224      	movs	r2, #36	@ 0x24
 8005b60:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f022 0201 	bic.w	r2, r2, #1
 8005b70:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d002      	beq.n	8005b80 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 fc32 	bl	80063e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 f977 	bl	8005e74 <UART_SetConfig>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d101      	bne.n	8005b90 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	e01b      	b.n	8005bc8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	685a      	ldr	r2, [r3, #4]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005b9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	689a      	ldr	r2, [r3, #8]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005bae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f042 0201 	orr.w	r2, r2, #1
 8005bbe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f000 fcb1 	bl	8006528 <UART_CheckIdleState>
 8005bc6:	4603      	mov	r3, r0
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3708      	adds	r7, #8
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b08a      	sub	sp, #40	@ 0x28
 8005bd4:	af02      	add	r7, sp, #8
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	603b      	str	r3, [r7, #0]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005be4:	2b20      	cmp	r3, #32
 8005be6:	d177      	bne.n	8005cd8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d002      	beq.n	8005bf4 <HAL_UART_Transmit+0x24>
 8005bee:	88fb      	ldrh	r3, [r7, #6]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d101      	bne.n	8005bf8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e070      	b.n	8005cda <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2221      	movs	r2, #33	@ 0x21
 8005c04:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c06:	f7fb fd0d 	bl	8001624 <HAL_GetTick>
 8005c0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	88fa      	ldrh	r2, [r7, #6]
 8005c10:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	88fa      	ldrh	r2, [r7, #6]
 8005c18:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c24:	d108      	bne.n	8005c38 <HAL_UART_Transmit+0x68>
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d104      	bne.n	8005c38 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	61bb      	str	r3, [r7, #24]
 8005c36:	e003      	b.n	8005c40 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c40:	e02f      	b.n	8005ca2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	9300      	str	r3, [sp, #0]
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	2180      	movs	r1, #128	@ 0x80
 8005c4c:	68f8      	ldr	r0, [r7, #12]
 8005c4e:	f000 fd13 	bl	8006678 <UART_WaitOnFlagUntilTimeout>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d004      	beq.n	8005c62 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e03b      	b.n	8005cda <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005c62:	69fb      	ldr	r3, [r7, #28]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d10b      	bne.n	8005c80 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	881a      	ldrh	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c74:	b292      	uxth	r2, r2
 8005c76:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	3302      	adds	r3, #2
 8005c7c:	61bb      	str	r3, [r7, #24]
 8005c7e:	e007      	b.n	8005c90 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	781a      	ldrb	r2, [r3, #0]
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005c8a:	69fb      	ldr	r3, [r7, #28]
 8005c8c:	3301      	adds	r3, #1
 8005c8e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	b29a      	uxth	r2, r3
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d1c9      	bne.n	8005c42 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	9300      	str	r3, [sp, #0]
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	2140      	movs	r1, #64	@ 0x40
 8005cb8:	68f8      	ldr	r0, [r7, #12]
 8005cba:	f000 fcdd 	bl	8006678 <UART_WaitOnFlagUntilTimeout>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d004      	beq.n	8005cce <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2220      	movs	r2, #32
 8005cc8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e005      	b.n	8005cda <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2220      	movs	r2, #32
 8005cd2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	e000      	b.n	8005cda <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005cd8:	2302      	movs	r3, #2
  }
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3720      	adds	r7, #32
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ce2:	b580      	push	{r7, lr}
 8005ce4:	b08a      	sub	sp, #40	@ 0x28
 8005ce6:	af02      	add	r7, sp, #8
 8005ce8:	60f8      	str	r0, [r7, #12]
 8005cea:	60b9      	str	r1, [r7, #8]
 8005cec:	603b      	str	r3, [r7, #0]
 8005cee:	4613      	mov	r3, r2
 8005cf0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cf8:	2b20      	cmp	r3, #32
 8005cfa:	f040 80b6 	bne.w	8005e6a <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d002      	beq.n	8005d0a <HAL_UART_Receive+0x28>
 8005d04:	88fb      	ldrh	r3, [r7, #6]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d101      	bne.n	8005d0e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e0ae      	b.n	8005e6c <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2222      	movs	r2, #34	@ 0x22
 8005d1a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2200      	movs	r2, #0
 8005d22:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d24:	f7fb fc7e 	bl	8001624 <HAL_GetTick>
 8005d28:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	88fa      	ldrh	r2, [r7, #6]
 8005d2e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	88fa      	ldrh	r2, [r7, #6]
 8005d36:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d42:	d10e      	bne.n	8005d62 <HAL_UART_Receive+0x80>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	691b      	ldr	r3, [r3, #16]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d105      	bne.n	8005d58 <HAL_UART_Receive+0x76>
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005d52:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005d56:	e02d      	b.n	8005db4 <HAL_UART_Receive+0xd2>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	22ff      	movs	r2, #255	@ 0xff
 8005d5c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005d60:	e028      	b.n	8005db4 <HAL_UART_Receive+0xd2>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d10d      	bne.n	8005d86 <HAL_UART_Receive+0xa4>
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d104      	bne.n	8005d7c <HAL_UART_Receive+0x9a>
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	22ff      	movs	r2, #255	@ 0xff
 8005d76:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005d7a:	e01b      	b.n	8005db4 <HAL_UART_Receive+0xd2>
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	227f      	movs	r2, #127	@ 0x7f
 8005d80:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005d84:	e016      	b.n	8005db4 <HAL_UART_Receive+0xd2>
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d8e:	d10d      	bne.n	8005dac <HAL_UART_Receive+0xca>
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	691b      	ldr	r3, [r3, #16]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d104      	bne.n	8005da2 <HAL_UART_Receive+0xc0>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	227f      	movs	r2, #127	@ 0x7f
 8005d9c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005da0:	e008      	b.n	8005db4 <HAL_UART_Receive+0xd2>
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	223f      	movs	r2, #63	@ 0x3f
 8005da6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005daa:	e003      	b.n	8005db4 <HAL_UART_Receive+0xd2>
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005dba:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dc4:	d108      	bne.n	8005dd8 <HAL_UART_Receive+0xf6>
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d104      	bne.n	8005dd8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	61bb      	str	r3, [r7, #24]
 8005dd6:	e003      	b.n	8005de0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005ddc:	2300      	movs	r3, #0
 8005dde:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005de0:	e037      	b.n	8005e52 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	9300      	str	r3, [sp, #0]
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	2200      	movs	r2, #0
 8005dea:	2120      	movs	r1, #32
 8005dec:	68f8      	ldr	r0, [r7, #12]
 8005dee:	f000 fc43 	bl	8006678 <UART_WaitOnFlagUntilTimeout>
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d005      	beq.n	8005e04 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2220      	movs	r2, #32
 8005dfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e033      	b.n	8005e6c <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8005e04:	69fb      	ldr	r3, [r7, #28]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d10c      	bne.n	8005e24 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005e10:	b29a      	uxth	r2, r3
 8005e12:	8a7b      	ldrh	r3, [r7, #18]
 8005e14:	4013      	ands	r3, r2
 8005e16:	b29a      	uxth	r2, r3
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	3302      	adds	r3, #2
 8005e20:	61bb      	str	r3, [r7, #24]
 8005e22:	e00d      	b.n	8005e40 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	b2da      	uxtb	r2, r3
 8005e2e:	8a7b      	ldrh	r3, [r7, #18]
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	4013      	ands	r3, r2
 8005e34:	b2da      	uxtb	r2, r3
 8005e36:	69fb      	ldr	r3, [r7, #28]
 8005e38:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	b29a      	uxth	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d1c1      	bne.n	8005de2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2220      	movs	r2, #32
 8005e62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8005e66:	2300      	movs	r3, #0
 8005e68:	e000      	b.n	8005e6c <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8005e6a:	2302      	movs	r3, #2
  }
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	3720      	adds	r7, #32
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e78:	b08a      	sub	sp, #40	@ 0x28
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	689a      	ldr	r2, [r3, #8]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	691b      	ldr	r3, [r3, #16]
 8005e8c:	431a      	orrs	r2, r3
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	695b      	ldr	r3, [r3, #20]
 8005e92:	431a      	orrs	r2, r3
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	69db      	ldr	r3, [r3, #28]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	4ba4      	ldr	r3, [pc, #656]	@ (8006134 <UART_SetConfig+0x2c0>)
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	6812      	ldr	r2, [r2, #0]
 8005eaa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005eac:	430b      	orrs	r3, r1
 8005eae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	68da      	ldr	r2, [r3, #12]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	430a      	orrs	r2, r1
 8005ec4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a99      	ldr	r2, [pc, #612]	@ (8006138 <UART_SetConfig+0x2c4>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d004      	beq.n	8005ee0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6a1b      	ldr	r3, [r3, #32]
 8005eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005edc:	4313      	orrs	r3, r2
 8005ede:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ef0:	430a      	orrs	r2, r1
 8005ef2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a90      	ldr	r2, [pc, #576]	@ (800613c <UART_SetConfig+0x2c8>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d126      	bne.n	8005f4c <UART_SetConfig+0xd8>
 8005efe:	4b90      	ldr	r3, [pc, #576]	@ (8006140 <UART_SetConfig+0x2cc>)
 8005f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f04:	f003 0303 	and.w	r3, r3, #3
 8005f08:	2b03      	cmp	r3, #3
 8005f0a:	d81b      	bhi.n	8005f44 <UART_SetConfig+0xd0>
 8005f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f14 <UART_SetConfig+0xa0>)
 8005f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f12:	bf00      	nop
 8005f14:	08005f25 	.word	0x08005f25
 8005f18:	08005f35 	.word	0x08005f35
 8005f1c:	08005f2d 	.word	0x08005f2d
 8005f20:	08005f3d 	.word	0x08005f3d
 8005f24:	2301      	movs	r3, #1
 8005f26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f2a:	e116      	b.n	800615a <UART_SetConfig+0x2e6>
 8005f2c:	2302      	movs	r3, #2
 8005f2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f32:	e112      	b.n	800615a <UART_SetConfig+0x2e6>
 8005f34:	2304      	movs	r3, #4
 8005f36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f3a:	e10e      	b.n	800615a <UART_SetConfig+0x2e6>
 8005f3c:	2308      	movs	r3, #8
 8005f3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f42:	e10a      	b.n	800615a <UART_SetConfig+0x2e6>
 8005f44:	2310      	movs	r3, #16
 8005f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f4a:	e106      	b.n	800615a <UART_SetConfig+0x2e6>
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a7c      	ldr	r2, [pc, #496]	@ (8006144 <UART_SetConfig+0x2d0>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d138      	bne.n	8005fc8 <UART_SetConfig+0x154>
 8005f56:	4b7a      	ldr	r3, [pc, #488]	@ (8006140 <UART_SetConfig+0x2cc>)
 8005f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f5c:	f003 030c 	and.w	r3, r3, #12
 8005f60:	2b0c      	cmp	r3, #12
 8005f62:	d82d      	bhi.n	8005fc0 <UART_SetConfig+0x14c>
 8005f64:	a201      	add	r2, pc, #4	@ (adr r2, 8005f6c <UART_SetConfig+0xf8>)
 8005f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f6a:	bf00      	nop
 8005f6c:	08005fa1 	.word	0x08005fa1
 8005f70:	08005fc1 	.word	0x08005fc1
 8005f74:	08005fc1 	.word	0x08005fc1
 8005f78:	08005fc1 	.word	0x08005fc1
 8005f7c:	08005fb1 	.word	0x08005fb1
 8005f80:	08005fc1 	.word	0x08005fc1
 8005f84:	08005fc1 	.word	0x08005fc1
 8005f88:	08005fc1 	.word	0x08005fc1
 8005f8c:	08005fa9 	.word	0x08005fa9
 8005f90:	08005fc1 	.word	0x08005fc1
 8005f94:	08005fc1 	.word	0x08005fc1
 8005f98:	08005fc1 	.word	0x08005fc1
 8005f9c:	08005fb9 	.word	0x08005fb9
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fa6:	e0d8      	b.n	800615a <UART_SetConfig+0x2e6>
 8005fa8:	2302      	movs	r3, #2
 8005faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fae:	e0d4      	b.n	800615a <UART_SetConfig+0x2e6>
 8005fb0:	2304      	movs	r3, #4
 8005fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fb6:	e0d0      	b.n	800615a <UART_SetConfig+0x2e6>
 8005fb8:	2308      	movs	r3, #8
 8005fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fbe:	e0cc      	b.n	800615a <UART_SetConfig+0x2e6>
 8005fc0:	2310      	movs	r3, #16
 8005fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fc6:	e0c8      	b.n	800615a <UART_SetConfig+0x2e6>
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a5e      	ldr	r2, [pc, #376]	@ (8006148 <UART_SetConfig+0x2d4>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d125      	bne.n	800601e <UART_SetConfig+0x1aa>
 8005fd2:	4b5b      	ldr	r3, [pc, #364]	@ (8006140 <UART_SetConfig+0x2cc>)
 8005fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fd8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005fdc:	2b30      	cmp	r3, #48	@ 0x30
 8005fde:	d016      	beq.n	800600e <UART_SetConfig+0x19a>
 8005fe0:	2b30      	cmp	r3, #48	@ 0x30
 8005fe2:	d818      	bhi.n	8006016 <UART_SetConfig+0x1a2>
 8005fe4:	2b20      	cmp	r3, #32
 8005fe6:	d00a      	beq.n	8005ffe <UART_SetConfig+0x18a>
 8005fe8:	2b20      	cmp	r3, #32
 8005fea:	d814      	bhi.n	8006016 <UART_SetConfig+0x1a2>
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d002      	beq.n	8005ff6 <UART_SetConfig+0x182>
 8005ff0:	2b10      	cmp	r3, #16
 8005ff2:	d008      	beq.n	8006006 <UART_SetConfig+0x192>
 8005ff4:	e00f      	b.n	8006016 <UART_SetConfig+0x1a2>
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ffc:	e0ad      	b.n	800615a <UART_SetConfig+0x2e6>
 8005ffe:	2302      	movs	r3, #2
 8006000:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006004:	e0a9      	b.n	800615a <UART_SetConfig+0x2e6>
 8006006:	2304      	movs	r3, #4
 8006008:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800600c:	e0a5      	b.n	800615a <UART_SetConfig+0x2e6>
 800600e:	2308      	movs	r3, #8
 8006010:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006014:	e0a1      	b.n	800615a <UART_SetConfig+0x2e6>
 8006016:	2310      	movs	r3, #16
 8006018:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800601c:	e09d      	b.n	800615a <UART_SetConfig+0x2e6>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a4a      	ldr	r2, [pc, #296]	@ (800614c <UART_SetConfig+0x2d8>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d125      	bne.n	8006074 <UART_SetConfig+0x200>
 8006028:	4b45      	ldr	r3, [pc, #276]	@ (8006140 <UART_SetConfig+0x2cc>)
 800602a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800602e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006032:	2bc0      	cmp	r3, #192	@ 0xc0
 8006034:	d016      	beq.n	8006064 <UART_SetConfig+0x1f0>
 8006036:	2bc0      	cmp	r3, #192	@ 0xc0
 8006038:	d818      	bhi.n	800606c <UART_SetConfig+0x1f8>
 800603a:	2b80      	cmp	r3, #128	@ 0x80
 800603c:	d00a      	beq.n	8006054 <UART_SetConfig+0x1e0>
 800603e:	2b80      	cmp	r3, #128	@ 0x80
 8006040:	d814      	bhi.n	800606c <UART_SetConfig+0x1f8>
 8006042:	2b00      	cmp	r3, #0
 8006044:	d002      	beq.n	800604c <UART_SetConfig+0x1d8>
 8006046:	2b40      	cmp	r3, #64	@ 0x40
 8006048:	d008      	beq.n	800605c <UART_SetConfig+0x1e8>
 800604a:	e00f      	b.n	800606c <UART_SetConfig+0x1f8>
 800604c:	2300      	movs	r3, #0
 800604e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006052:	e082      	b.n	800615a <UART_SetConfig+0x2e6>
 8006054:	2302      	movs	r3, #2
 8006056:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800605a:	e07e      	b.n	800615a <UART_SetConfig+0x2e6>
 800605c:	2304      	movs	r3, #4
 800605e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006062:	e07a      	b.n	800615a <UART_SetConfig+0x2e6>
 8006064:	2308      	movs	r3, #8
 8006066:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800606a:	e076      	b.n	800615a <UART_SetConfig+0x2e6>
 800606c:	2310      	movs	r3, #16
 800606e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006072:	e072      	b.n	800615a <UART_SetConfig+0x2e6>
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a35      	ldr	r2, [pc, #212]	@ (8006150 <UART_SetConfig+0x2dc>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d12a      	bne.n	80060d4 <UART_SetConfig+0x260>
 800607e:	4b30      	ldr	r3, [pc, #192]	@ (8006140 <UART_SetConfig+0x2cc>)
 8006080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006084:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006088:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800608c:	d01a      	beq.n	80060c4 <UART_SetConfig+0x250>
 800608e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006092:	d81b      	bhi.n	80060cc <UART_SetConfig+0x258>
 8006094:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006098:	d00c      	beq.n	80060b4 <UART_SetConfig+0x240>
 800609a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800609e:	d815      	bhi.n	80060cc <UART_SetConfig+0x258>
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d003      	beq.n	80060ac <UART_SetConfig+0x238>
 80060a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060a8:	d008      	beq.n	80060bc <UART_SetConfig+0x248>
 80060aa:	e00f      	b.n	80060cc <UART_SetConfig+0x258>
 80060ac:	2300      	movs	r3, #0
 80060ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060b2:	e052      	b.n	800615a <UART_SetConfig+0x2e6>
 80060b4:	2302      	movs	r3, #2
 80060b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060ba:	e04e      	b.n	800615a <UART_SetConfig+0x2e6>
 80060bc:	2304      	movs	r3, #4
 80060be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060c2:	e04a      	b.n	800615a <UART_SetConfig+0x2e6>
 80060c4:	2308      	movs	r3, #8
 80060c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060ca:	e046      	b.n	800615a <UART_SetConfig+0x2e6>
 80060cc:	2310      	movs	r3, #16
 80060ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060d2:	e042      	b.n	800615a <UART_SetConfig+0x2e6>
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a17      	ldr	r2, [pc, #92]	@ (8006138 <UART_SetConfig+0x2c4>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d13a      	bne.n	8006154 <UART_SetConfig+0x2e0>
 80060de:	4b18      	ldr	r3, [pc, #96]	@ (8006140 <UART_SetConfig+0x2cc>)
 80060e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80060e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80060ec:	d01a      	beq.n	8006124 <UART_SetConfig+0x2b0>
 80060ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80060f2:	d81b      	bhi.n	800612c <UART_SetConfig+0x2b8>
 80060f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060f8:	d00c      	beq.n	8006114 <UART_SetConfig+0x2a0>
 80060fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060fe:	d815      	bhi.n	800612c <UART_SetConfig+0x2b8>
 8006100:	2b00      	cmp	r3, #0
 8006102:	d003      	beq.n	800610c <UART_SetConfig+0x298>
 8006104:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006108:	d008      	beq.n	800611c <UART_SetConfig+0x2a8>
 800610a:	e00f      	b.n	800612c <UART_SetConfig+0x2b8>
 800610c:	2300      	movs	r3, #0
 800610e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006112:	e022      	b.n	800615a <UART_SetConfig+0x2e6>
 8006114:	2302      	movs	r3, #2
 8006116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800611a:	e01e      	b.n	800615a <UART_SetConfig+0x2e6>
 800611c:	2304      	movs	r3, #4
 800611e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006122:	e01a      	b.n	800615a <UART_SetConfig+0x2e6>
 8006124:	2308      	movs	r3, #8
 8006126:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800612a:	e016      	b.n	800615a <UART_SetConfig+0x2e6>
 800612c:	2310      	movs	r3, #16
 800612e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006132:	e012      	b.n	800615a <UART_SetConfig+0x2e6>
 8006134:	efff69f3 	.word	0xefff69f3
 8006138:	40008000 	.word	0x40008000
 800613c:	40013800 	.word	0x40013800
 8006140:	40021000 	.word	0x40021000
 8006144:	40004400 	.word	0x40004400
 8006148:	40004800 	.word	0x40004800
 800614c:	40004c00 	.word	0x40004c00
 8006150:	40005000 	.word	0x40005000
 8006154:	2310      	movs	r3, #16
 8006156:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a9f      	ldr	r2, [pc, #636]	@ (80063dc <UART_SetConfig+0x568>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d17a      	bne.n	800625a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006164:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006168:	2b08      	cmp	r3, #8
 800616a:	d824      	bhi.n	80061b6 <UART_SetConfig+0x342>
 800616c:	a201      	add	r2, pc, #4	@ (adr r2, 8006174 <UART_SetConfig+0x300>)
 800616e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006172:	bf00      	nop
 8006174:	08006199 	.word	0x08006199
 8006178:	080061b7 	.word	0x080061b7
 800617c:	080061a1 	.word	0x080061a1
 8006180:	080061b7 	.word	0x080061b7
 8006184:	080061a7 	.word	0x080061a7
 8006188:	080061b7 	.word	0x080061b7
 800618c:	080061b7 	.word	0x080061b7
 8006190:	080061b7 	.word	0x080061b7
 8006194:	080061af 	.word	0x080061af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006198:	f7fc fd80 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 800619c:	61f8      	str	r0, [r7, #28]
        break;
 800619e:	e010      	b.n	80061c2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061a0:	4b8f      	ldr	r3, [pc, #572]	@ (80063e0 <UART_SetConfig+0x56c>)
 80061a2:	61fb      	str	r3, [r7, #28]
        break;
 80061a4:	e00d      	b.n	80061c2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061a6:	f7fc fce1 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 80061aa:	61f8      	str	r0, [r7, #28]
        break;
 80061ac:	e009      	b.n	80061c2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061b2:	61fb      	str	r3, [r7, #28]
        break;
 80061b4:	e005      	b.n	80061c2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80061b6:	2300      	movs	r3, #0
 80061b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80061c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061c2:	69fb      	ldr	r3, [r7, #28]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	f000 80fb 	beq.w	80063c0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	685a      	ldr	r2, [r3, #4]
 80061ce:	4613      	mov	r3, r2
 80061d0:	005b      	lsls	r3, r3, #1
 80061d2:	4413      	add	r3, r2
 80061d4:	69fa      	ldr	r2, [r7, #28]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d305      	bcc.n	80061e6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061e0:	69fa      	ldr	r2, [r7, #28]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d903      	bls.n	80061ee <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80061e6:	2301      	movs	r3, #1
 80061e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80061ec:	e0e8      	b.n	80063c0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	2200      	movs	r2, #0
 80061f2:	461c      	mov	r4, r3
 80061f4:	4615      	mov	r5, r2
 80061f6:	f04f 0200 	mov.w	r2, #0
 80061fa:	f04f 0300 	mov.w	r3, #0
 80061fe:	022b      	lsls	r3, r5, #8
 8006200:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006204:	0222      	lsls	r2, r4, #8
 8006206:	68f9      	ldr	r1, [r7, #12]
 8006208:	6849      	ldr	r1, [r1, #4]
 800620a:	0849      	lsrs	r1, r1, #1
 800620c:	2000      	movs	r0, #0
 800620e:	4688      	mov	r8, r1
 8006210:	4681      	mov	r9, r0
 8006212:	eb12 0a08 	adds.w	sl, r2, r8
 8006216:	eb43 0b09 	adc.w	fp, r3, r9
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	2200      	movs	r2, #0
 8006220:	603b      	str	r3, [r7, #0]
 8006222:	607a      	str	r2, [r7, #4]
 8006224:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006228:	4650      	mov	r0, sl
 800622a:	4659      	mov	r1, fp
 800622c:	f7fa f820 	bl	8000270 <__aeabi_uldivmod>
 8006230:	4602      	mov	r2, r0
 8006232:	460b      	mov	r3, r1
 8006234:	4613      	mov	r3, r2
 8006236:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800623e:	d308      	bcc.n	8006252 <UART_SetConfig+0x3de>
 8006240:	69bb      	ldr	r3, [r7, #24]
 8006242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006246:	d204      	bcs.n	8006252 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	69ba      	ldr	r2, [r7, #24]
 800624e:	60da      	str	r2, [r3, #12]
 8006250:	e0b6      	b.n	80063c0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006258:	e0b2      	b.n	80063c0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	69db      	ldr	r3, [r3, #28]
 800625e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006262:	d15e      	bne.n	8006322 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006264:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006268:	2b08      	cmp	r3, #8
 800626a:	d828      	bhi.n	80062be <UART_SetConfig+0x44a>
 800626c:	a201      	add	r2, pc, #4	@ (adr r2, 8006274 <UART_SetConfig+0x400>)
 800626e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006272:	bf00      	nop
 8006274:	08006299 	.word	0x08006299
 8006278:	080062a1 	.word	0x080062a1
 800627c:	080062a9 	.word	0x080062a9
 8006280:	080062bf 	.word	0x080062bf
 8006284:	080062af 	.word	0x080062af
 8006288:	080062bf 	.word	0x080062bf
 800628c:	080062bf 	.word	0x080062bf
 8006290:	080062bf 	.word	0x080062bf
 8006294:	080062b7 	.word	0x080062b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006298:	f7fc fd00 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 800629c:	61f8      	str	r0, [r7, #28]
        break;
 800629e:	e014      	b.n	80062ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062a0:	f7fc fd12 	bl	8002cc8 <HAL_RCC_GetPCLK2Freq>
 80062a4:	61f8      	str	r0, [r7, #28]
        break;
 80062a6:	e010      	b.n	80062ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062a8:	4b4d      	ldr	r3, [pc, #308]	@ (80063e0 <UART_SetConfig+0x56c>)
 80062aa:	61fb      	str	r3, [r7, #28]
        break;
 80062ac:	e00d      	b.n	80062ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062ae:	f7fc fc5d 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 80062b2:	61f8      	str	r0, [r7, #28]
        break;
 80062b4:	e009      	b.n	80062ca <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062ba:	61fb      	str	r3, [r7, #28]
        break;
 80062bc:	e005      	b.n	80062ca <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80062be:	2300      	movs	r3, #0
 80062c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80062c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d077      	beq.n	80063c0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	005a      	lsls	r2, r3, #1
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	085b      	lsrs	r3, r3, #1
 80062da:	441a      	add	r2, r3
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80062e4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	2b0f      	cmp	r3, #15
 80062ea:	d916      	bls.n	800631a <UART_SetConfig+0x4a6>
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062f2:	d212      	bcs.n	800631a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	f023 030f 	bic.w	r3, r3, #15
 80062fc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062fe:	69bb      	ldr	r3, [r7, #24]
 8006300:	085b      	lsrs	r3, r3, #1
 8006302:	b29b      	uxth	r3, r3
 8006304:	f003 0307 	and.w	r3, r3, #7
 8006308:	b29a      	uxth	r2, r3
 800630a:	8afb      	ldrh	r3, [r7, #22]
 800630c:	4313      	orrs	r3, r2
 800630e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	8afa      	ldrh	r2, [r7, #22]
 8006316:	60da      	str	r2, [r3, #12]
 8006318:	e052      	b.n	80063c0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006320:	e04e      	b.n	80063c0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006322:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006326:	2b08      	cmp	r3, #8
 8006328:	d827      	bhi.n	800637a <UART_SetConfig+0x506>
 800632a:	a201      	add	r2, pc, #4	@ (adr r2, 8006330 <UART_SetConfig+0x4bc>)
 800632c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006330:	08006355 	.word	0x08006355
 8006334:	0800635d 	.word	0x0800635d
 8006338:	08006365 	.word	0x08006365
 800633c:	0800637b 	.word	0x0800637b
 8006340:	0800636b 	.word	0x0800636b
 8006344:	0800637b 	.word	0x0800637b
 8006348:	0800637b 	.word	0x0800637b
 800634c:	0800637b 	.word	0x0800637b
 8006350:	08006373 	.word	0x08006373
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006354:	f7fc fca2 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 8006358:	61f8      	str	r0, [r7, #28]
        break;
 800635a:	e014      	b.n	8006386 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800635c:	f7fc fcb4 	bl	8002cc8 <HAL_RCC_GetPCLK2Freq>
 8006360:	61f8      	str	r0, [r7, #28]
        break;
 8006362:	e010      	b.n	8006386 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006364:	4b1e      	ldr	r3, [pc, #120]	@ (80063e0 <UART_SetConfig+0x56c>)
 8006366:	61fb      	str	r3, [r7, #28]
        break;
 8006368:	e00d      	b.n	8006386 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800636a:	f7fc fbff 	bl	8002b6c <HAL_RCC_GetSysClockFreq>
 800636e:	61f8      	str	r0, [r7, #28]
        break;
 8006370:	e009      	b.n	8006386 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006372:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006376:	61fb      	str	r3, [r7, #28]
        break;
 8006378:	e005      	b.n	8006386 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800637a:	2300      	movs	r3, #0
 800637c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006384:	bf00      	nop
    }

    if (pclk != 0U)
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d019      	beq.n	80063c0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	085a      	lsrs	r2, r3, #1
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	441a      	add	r2, r3
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	fbb2 f3f3 	udiv	r3, r2, r3
 800639e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	2b0f      	cmp	r3, #15
 80063a4:	d909      	bls.n	80063ba <UART_SetConfig+0x546>
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063ac:	d205      	bcs.n	80063ba <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80063ae:	69bb      	ldr	r3, [r7, #24]
 80063b0:	b29a      	uxth	r2, r3
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	60da      	str	r2, [r3, #12]
 80063b8:	e002      	b.n	80063c0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2200      	movs	r2, #0
 80063c4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80063cc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3728      	adds	r7, #40	@ 0x28
 80063d4:	46bd      	mov	sp, r7
 80063d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063da:	bf00      	nop
 80063dc:	40008000 	.word	0x40008000
 80063e0:	00f42400 	.word	0x00f42400

080063e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f0:	f003 0308 	and.w	r3, r3, #8
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d00a      	beq.n	800640e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	430a      	orrs	r2, r1
 800640c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006412:	f003 0301 	and.w	r3, r3, #1
 8006416:	2b00      	cmp	r3, #0
 8006418:	d00a      	beq.n	8006430 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	430a      	orrs	r2, r1
 800642e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006434:	f003 0302 	and.w	r3, r3, #2
 8006438:	2b00      	cmp	r3, #0
 800643a:	d00a      	beq.n	8006452 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	430a      	orrs	r2, r1
 8006450:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006456:	f003 0304 	and.w	r3, r3, #4
 800645a:	2b00      	cmp	r3, #0
 800645c:	d00a      	beq.n	8006474 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	430a      	orrs	r2, r1
 8006472:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006478:	f003 0310 	and.w	r3, r3, #16
 800647c:	2b00      	cmp	r3, #0
 800647e:	d00a      	beq.n	8006496 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	430a      	orrs	r2, r1
 8006494:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800649a:	f003 0320 	and.w	r3, r3, #32
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d00a      	beq.n	80064b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	430a      	orrs	r2, r1
 80064b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d01a      	beq.n	80064fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	430a      	orrs	r2, r1
 80064d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064e2:	d10a      	bne.n	80064fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	430a      	orrs	r2, r1
 80064f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00a      	beq.n	800651c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	430a      	orrs	r2, r1
 800651a:	605a      	str	r2, [r3, #4]
  }
}
 800651c:	bf00      	nop
 800651e:	370c      	adds	r7, #12
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b098      	sub	sp, #96	@ 0x60
 800652c:	af02      	add	r7, sp, #8
 800652e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006538:	f7fb f874 	bl	8001624 <HAL_GetTick>
 800653c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 0308 	and.w	r3, r3, #8
 8006548:	2b08      	cmp	r3, #8
 800654a:	d12e      	bne.n	80065aa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800654c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006550:	9300      	str	r3, [sp, #0]
 8006552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006554:	2200      	movs	r2, #0
 8006556:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 f88c 	bl	8006678 <UART_WaitOnFlagUntilTimeout>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d021      	beq.n	80065aa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800656e:	e853 3f00 	ldrex	r3, [r3]
 8006572:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006576:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800657a:	653b      	str	r3, [r7, #80]	@ 0x50
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	461a      	mov	r2, r3
 8006582:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006584:	647b      	str	r3, [r7, #68]	@ 0x44
 8006586:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006588:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800658a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800658c:	e841 2300 	strex	r3, r2, [r1]
 8006590:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006594:	2b00      	cmp	r3, #0
 8006596:	d1e6      	bne.n	8006566 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2220      	movs	r2, #32
 800659c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065a6:	2303      	movs	r3, #3
 80065a8:	e062      	b.n	8006670 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 0304 	and.w	r3, r3, #4
 80065b4:	2b04      	cmp	r3, #4
 80065b6:	d149      	bne.n	800664c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80065bc:	9300      	str	r3, [sp, #0]
 80065be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80065c0:	2200      	movs	r2, #0
 80065c2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 f856 	bl	8006678 <UART_WaitOnFlagUntilTimeout>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d03c      	beq.n	800664c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065da:	e853 3f00 	ldrex	r3, [r3]
 80065de:	623b      	str	r3, [r7, #32]
   return(result);
 80065e0:	6a3b      	ldr	r3, [r7, #32]
 80065e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	461a      	mov	r2, r3
 80065ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80065f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065f8:	e841 2300 	strex	r3, r2, [r1]
 80065fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80065fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006600:	2b00      	cmp	r3, #0
 8006602:	d1e6      	bne.n	80065d2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	3308      	adds	r3, #8
 800660a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	e853 3f00 	ldrex	r3, [r3]
 8006612:	60fb      	str	r3, [r7, #12]
   return(result);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f023 0301 	bic.w	r3, r3, #1
 800661a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	3308      	adds	r3, #8
 8006622:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006624:	61fa      	str	r2, [r7, #28]
 8006626:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006628:	69b9      	ldr	r1, [r7, #24]
 800662a:	69fa      	ldr	r2, [r7, #28]
 800662c:	e841 2300 	strex	r3, r2, [r1]
 8006630:	617b      	str	r3, [r7, #20]
   return(result);
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d1e5      	bne.n	8006604 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2220      	movs	r2, #32
 800663c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006648:	2303      	movs	r3, #3
 800664a:	e011      	b.n	8006670 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2220      	movs	r2, #32
 8006650:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2220      	movs	r2, #32
 8006656:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800666e:	2300      	movs	r3, #0
}
 8006670:	4618      	mov	r0, r3
 8006672:	3758      	adds	r7, #88	@ 0x58
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b084      	sub	sp, #16
 800667c:	af00      	add	r7, sp, #0
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	60b9      	str	r1, [r7, #8]
 8006682:	603b      	str	r3, [r7, #0]
 8006684:	4613      	mov	r3, r2
 8006686:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006688:	e04f      	b.n	800672a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800668a:	69bb      	ldr	r3, [r7, #24]
 800668c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006690:	d04b      	beq.n	800672a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006692:	f7fa ffc7 	bl	8001624 <HAL_GetTick>
 8006696:	4602      	mov	r2, r0
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	1ad3      	subs	r3, r2, r3
 800669c:	69ba      	ldr	r2, [r7, #24]
 800669e:	429a      	cmp	r2, r3
 80066a0:	d302      	bcc.n	80066a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d101      	bne.n	80066ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80066a8:	2303      	movs	r3, #3
 80066aa:	e04e      	b.n	800674a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f003 0304 	and.w	r3, r3, #4
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d037      	beq.n	800672a <UART_WaitOnFlagUntilTimeout+0xb2>
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	2b80      	cmp	r3, #128	@ 0x80
 80066be:	d034      	beq.n	800672a <UART_WaitOnFlagUntilTimeout+0xb2>
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	2b40      	cmp	r3, #64	@ 0x40
 80066c4:	d031      	beq.n	800672a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	69db      	ldr	r3, [r3, #28]
 80066cc:	f003 0308 	and.w	r3, r3, #8
 80066d0:	2b08      	cmp	r3, #8
 80066d2:	d110      	bne.n	80066f6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2208      	movs	r2, #8
 80066da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f000 f838 	bl	8006752 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2208      	movs	r2, #8
 80066e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e029      	b.n	800674a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	69db      	ldr	r3, [r3, #28]
 80066fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006700:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006704:	d111      	bne.n	800672a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800670e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006710:	68f8      	ldr	r0, [r7, #12]
 8006712:	f000 f81e 	bl	8006752 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2220      	movs	r2, #32
 800671a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006726:	2303      	movs	r3, #3
 8006728:	e00f      	b.n	800674a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	69da      	ldr	r2, [r3, #28]
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	4013      	ands	r3, r2
 8006734:	68ba      	ldr	r2, [r7, #8]
 8006736:	429a      	cmp	r2, r3
 8006738:	bf0c      	ite	eq
 800673a:	2301      	moveq	r3, #1
 800673c:	2300      	movne	r3, #0
 800673e:	b2db      	uxtb	r3, r3
 8006740:	461a      	mov	r2, r3
 8006742:	79fb      	ldrb	r3, [r7, #7]
 8006744:	429a      	cmp	r2, r3
 8006746:	d0a0      	beq.n	800668a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}

08006752 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006752:	b480      	push	{r7}
 8006754:	b095      	sub	sp, #84	@ 0x54
 8006756:	af00      	add	r7, sp, #0
 8006758:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006762:	e853 3f00 	ldrex	r3, [r3]
 8006766:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800676a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800676e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	461a      	mov	r2, r3
 8006776:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006778:	643b      	str	r3, [r7, #64]	@ 0x40
 800677a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800677e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006780:	e841 2300 	strex	r3, r2, [r1]
 8006784:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006786:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006788:	2b00      	cmp	r3, #0
 800678a:	d1e6      	bne.n	800675a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3308      	adds	r3, #8
 8006792:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006794:	6a3b      	ldr	r3, [r7, #32]
 8006796:	e853 3f00 	ldrex	r3, [r3]
 800679a:	61fb      	str	r3, [r7, #28]
   return(result);
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	f023 0301 	bic.w	r3, r3, #1
 80067a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	3308      	adds	r3, #8
 80067aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067b4:	e841 2300 	strex	r3, r2, [r1]
 80067b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80067ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d1e5      	bne.n	800678c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d118      	bne.n	80067fa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	e853 3f00 	ldrex	r3, [r3]
 80067d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	f023 0310 	bic.w	r3, r3, #16
 80067dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	461a      	mov	r2, r3
 80067e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067e6:	61bb      	str	r3, [r7, #24]
 80067e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ea:	6979      	ldr	r1, [r7, #20]
 80067ec:	69ba      	ldr	r2, [r7, #24]
 80067ee:	e841 2300 	strex	r3, r2, [r1]
 80067f2:	613b      	str	r3, [r7, #16]
   return(result);
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d1e6      	bne.n	80067c8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2220      	movs	r2, #32
 80067fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2200      	movs	r2, #0
 800680c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800680e:	bf00      	nop
 8006810:	3754      	adds	r7, #84	@ 0x54
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr

0800681a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800681a:	b084      	sub	sp, #16
 800681c:	b580      	push	{r7, lr}
 800681e:	b084      	sub	sp, #16
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	f107 001c 	add.w	r0, r7, #28
 8006828:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 fa69 	bl	8006d10 <USB_CoreReset>
 800683e:	4603      	mov	r3, r0
 8006840:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8006842:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006846:	2b00      	cmp	r3, #0
 8006848:	d106      	bne.n	8006858 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800684e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	639a      	str	r2, [r3, #56]	@ 0x38
 8006856:	e005      	b.n	8006864 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8006864:	7bfb      	ldrb	r3, [r7, #15]
}
 8006866:	4618      	mov	r0, r3
 8006868:	3710      	adds	r7, #16
 800686a:	46bd      	mov	sp, r7
 800686c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006870:	b004      	add	sp, #16
 8006872:	4770      	bx	lr

08006874 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	f023 0201 	bic.w	r2, r3, #1
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006888:	2300      	movs	r3, #0
}
 800688a:	4618      	mov	r0, r3
 800688c:	370c      	adds	r7, #12
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr

08006896 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8006896:	b580      	push	{r7, lr}
 8006898:	b084      	sub	sp, #16
 800689a:	af00      	add	r7, sp, #0
 800689c:	6078      	str	r0, [r7, #4]
 800689e:	460b      	mov	r3, r1
 80068a0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80068a2:	2300      	movs	r3, #0
 80068a4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80068b2:	78fb      	ldrb	r3, [r7, #3]
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d115      	bne.n	80068e4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80068c4:	200a      	movs	r0, #10
 80068c6:	f7fa feb9 	bl	800163c <HAL_Delay>
      ms += 10U;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	330a      	adds	r3, #10
 80068ce:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 fa0f 	bl	8006cf4 <USB_GetMode>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d01e      	beq.n	800691a <USB_SetCurrentMode+0x84>
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2bc7      	cmp	r3, #199	@ 0xc7
 80068e0:	d9f0      	bls.n	80068c4 <USB_SetCurrentMode+0x2e>
 80068e2:	e01a      	b.n	800691a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80068e4:	78fb      	ldrb	r3, [r7, #3]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d115      	bne.n	8006916 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80068f6:	200a      	movs	r0, #10
 80068f8:	f7fa fea0 	bl	800163c <HAL_Delay>
      ms += 10U;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	330a      	adds	r3, #10
 8006900:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 f9f6 	bl	8006cf4 <USB_GetMode>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d005      	beq.n	800691a <USB_SetCurrentMode+0x84>
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2bc7      	cmp	r3, #199	@ 0xc7
 8006912:	d9f0      	bls.n	80068f6 <USB_SetCurrentMode+0x60>
 8006914:	e001      	b.n	800691a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	e005      	b.n	8006926 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2bc8      	cmp	r3, #200	@ 0xc8
 800691e:	d101      	bne.n	8006924 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	e000      	b.n	8006926 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3710      	adds	r7, #16
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
	...

08006930 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006930:	b084      	sub	sp, #16
 8006932:	b580      	push	{r7, lr}
 8006934:	b086      	sub	sp, #24
 8006936:	af00      	add	r7, sp, #0
 8006938:	6078      	str	r0, [r7, #4]
 800693a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800693e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006942:	2300      	movs	r3, #0
 8006944:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800694a:	2300      	movs	r3, #0
 800694c:	613b      	str	r3, [r7, #16]
 800694e:	e009      	b.n	8006964 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	3340      	adds	r3, #64	@ 0x40
 8006956:	009b      	lsls	r3, r3, #2
 8006958:	4413      	add	r3, r2
 800695a:	2200      	movs	r2, #0
 800695c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	3301      	adds	r3, #1
 8006962:	613b      	str	r3, [r7, #16]
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	2b0e      	cmp	r3, #14
 8006968:	d9f2      	bls.n	8006950 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800696a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800696e:	2b00      	cmp	r3, #0
 8006970:	d11c      	bne.n	80069ac <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006980:	f043 0302 	orr.w	r3, r3, #2
 8006984:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800698a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	601a      	str	r2, [r3, #0]
 80069aa:	e005      	b.n	80069b8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80069be:	461a      	mov	r2, r3
 80069c0:	2300      	movs	r3, #0
 80069c2:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80069c4:	2103      	movs	r1, #3
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f95a 	bl	8006c80 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80069cc:	2110      	movs	r1, #16
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 f8f6 	bl	8006bc0 <USB_FlushTxFifo>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d001      	beq.n	80069de <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 f920 	bl	8006c24 <USB_FlushRxFifo>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d001      	beq.n	80069ee <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069f4:	461a      	mov	r2, r3
 80069f6:	2300      	movs	r3, #0
 80069f8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a00:	461a      	mov	r2, r3
 8006a02:	2300      	movs	r3, #0
 8006a04:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	2300      	movs	r3, #0
 8006a10:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a12:	2300      	movs	r3, #0
 8006a14:	613b      	str	r3, [r7, #16]
 8006a16:	e043      	b.n	8006aa0 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	015a      	lsls	r2, r3, #5
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	4413      	add	r3, r2
 8006a20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a2e:	d118      	bne.n	8006a62 <USB_DevInit+0x132>
    {
      if (i == 0U)
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d10a      	bne.n	8006a4c <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	015a      	lsls	r2, r3, #5
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a42:	461a      	mov	r2, r3
 8006a44:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006a48:	6013      	str	r3, [r2, #0]
 8006a4a:	e013      	b.n	8006a74 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	015a      	lsls	r2, r3, #5
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	4413      	add	r3, r2
 8006a54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a58:	461a      	mov	r2, r3
 8006a5a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006a5e:	6013      	str	r3, [r2, #0]
 8006a60:	e008      	b.n	8006a74 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	015a      	lsls	r2, r3, #5
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	4413      	add	r3, r2
 8006a6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a6e:	461a      	mov	r2, r3
 8006a70:	2300      	movs	r3, #0
 8006a72:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	015a      	lsls	r2, r3, #5
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a80:	461a      	mov	r2, r3
 8006a82:	2300      	movs	r3, #0
 8006a84:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	015a      	lsls	r2, r3, #5
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a92:	461a      	mov	r2, r3
 8006a94:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006a98:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	3301      	adds	r3, #1
 8006a9e:	613b      	str	r3, [r7, #16]
 8006aa0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d3b5      	bcc.n	8006a18 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006aac:	2300      	movs	r3, #0
 8006aae:	613b      	str	r3, [r7, #16]
 8006ab0:	e043      	b.n	8006b3a <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	015a      	lsls	r2, r3, #5
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	4413      	add	r3, r2
 8006aba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ac4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ac8:	d118      	bne.n	8006afc <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d10a      	bne.n	8006ae6 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	015a      	lsls	r2, r3, #5
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	4413      	add	r3, r2
 8006ad8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006adc:	461a      	mov	r2, r3
 8006ade:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006ae2:	6013      	str	r3, [r2, #0]
 8006ae4:	e013      	b.n	8006b0e <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	015a      	lsls	r2, r3, #5
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	4413      	add	r3, r2
 8006aee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006af2:	461a      	mov	r2, r3
 8006af4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006af8:	6013      	str	r3, [r2, #0]
 8006afa:	e008      	b.n	8006b0e <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	015a      	lsls	r2, r3, #5
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	4413      	add	r3, r2
 8006b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b08:	461a      	mov	r2, r3
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	015a      	lsls	r2, r3, #5
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	4413      	add	r3, r2
 8006b16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	015a      	lsls	r2, r3, #5
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	4413      	add	r3, r2
 8006b28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006b32:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	3301      	adds	r3, #1
 8006b38:	613b      	str	r3, [r7, #16]
 8006b3a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006b3e:	461a      	mov	r2, r3
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d3b5      	bcc.n	8006ab2 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b4c:	691b      	ldr	r3, [r3, #16]
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b58:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006b66:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	699b      	ldr	r3, [r3, #24]
 8006b6c:	f043 0210 	orr.w	r2, r3, #16
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	699a      	ldr	r2, [r3, #24]
 8006b78:	4b10      	ldr	r3, [pc, #64]	@ (8006bbc <USB_DevInit+0x28c>)
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006b80:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d005      	beq.n	8006b94 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	699b      	ldr	r3, [r3, #24]
 8006b8c:	f043 0208 	orr.w	r2, r3, #8
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006b94:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d107      	bne.n	8006bac <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	699b      	ldr	r3, [r3, #24]
 8006ba0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006ba4:	f043 0304 	orr.w	r3, r3, #4
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006bac:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3718      	adds	r7, #24
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006bb8:	b004      	add	sp, #16
 8006bba:	4770      	bx	lr
 8006bbc:	803c3800 	.word	0x803c3800

08006bc0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b085      	sub	sp, #20
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	3301      	adds	r3, #1
 8006bd2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bda:	d901      	bls.n	8006be0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e01b      	b.n	8006c18 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	691b      	ldr	r3, [r3, #16]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	daf2      	bge.n	8006bce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006be8:	2300      	movs	r3, #0
 8006bea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	019b      	lsls	r3, r3, #6
 8006bf0:	f043 0220 	orr.w	r2, r3, #32
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c04:	d901      	bls.n	8006c0a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	e006      	b.n	8006c18 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	691b      	ldr	r3, [r3, #16]
 8006c0e:	f003 0320 	and.w	r3, r3, #32
 8006c12:	2b20      	cmp	r3, #32
 8006c14:	d0f0      	beq.n	8006bf8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006c16:	2300      	movs	r3, #0
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3714      	adds	r7, #20
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b085      	sub	sp, #20
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	3301      	adds	r3, #1
 8006c34:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c3c:	d901      	bls.n	8006c42 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e018      	b.n	8006c74 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	daf2      	bge.n	8006c30 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2210      	movs	r2, #16
 8006c52:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	3301      	adds	r3, #1
 8006c58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c60:	d901      	bls.n	8006c66 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e006      	b.n	8006c74 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	691b      	ldr	r3, [r3, #16]
 8006c6a:	f003 0310 	and.w	r3, r3, #16
 8006c6e:	2b10      	cmp	r3, #16
 8006c70:	d0f0      	beq.n	8006c54 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006c72:	2300      	movs	r3, #0
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3714      	adds	r7, #20
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	460b      	mov	r3, r1
 8006c8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	78fb      	ldrb	r3, [r7, #3]
 8006c9a:	68f9      	ldr	r1, [r7, #12]
 8006c9c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3714      	adds	r7, #20
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr

08006cb2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006cb2:	b480      	push	{r7}
 8006cb4:	b085      	sub	sp, #20
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	68fa      	ldr	r2, [r7, #12]
 8006cc8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006ccc:	f023 0303 	bic.w	r3, r3, #3
 8006cd0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ce0:	f043 0302 	orr.w	r3, r3, #2
 8006ce4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006ce6:	2300      	movs	r3, #0
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3714      	adds	r7, #20
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	695b      	ldr	r3, [r3, #20]
 8006d00:	f003 0301 	and.w	r3, r3, #1
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	370c      	adds	r7, #12
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b085      	sub	sp, #20
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	3301      	adds	r3, #1
 8006d20:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d28:	d901      	bls.n	8006d2e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e01b      	b.n	8006d66 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	691b      	ldr	r3, [r3, #16]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	daf2      	bge.n	8006d1c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006d36:	2300      	movs	r3, #0
 8006d38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	691b      	ldr	r3, [r3, #16]
 8006d3e:	f043 0201 	orr.w	r2, r3, #1
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	3301      	adds	r3, #1
 8006d4a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d52:	d901      	bls.n	8006d58 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006d54:	2303      	movs	r3, #3
 8006d56:	e006      	b.n	8006d66 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	f003 0301 	and.w	r3, r3, #1
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d0f0      	beq.n	8006d46 <USB_CoreReset+0x36>

  return HAL_OK;
 8006d64:	2300      	movs	r3, #0
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3714      	adds	r7, #20
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
	...

08006d74 <MCP23S17_WriteRegister>:
MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00); // All GPIOA outputs
MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00); // All GPIOB outputs
}

// Write to a register
void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b084      	sub	sp, #16
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	460a      	mov	r2, r1
 8006d7e:	71fb      	strb	r3, [r7, #7]
 8006d80:	4613      	mov	r3, r2
 8006d82:	71bb      	strb	r3, [r7, #6]
uint8_t txData[3] = {MCP23S17_WRITE, reg, value};
 8006d84:	2340      	movs	r3, #64	@ 0x40
 8006d86:	733b      	strb	r3, [r7, #12]
 8006d88:	79fb      	ldrb	r3, [r7, #7]
 8006d8a:	737b      	strb	r3, [r7, #13]
 8006d8c:	79bb      	ldrb	r3, [r7, #6]
 8006d8e:	73bb      	strb	r3, [r7, #14]

HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_RESET);
 8006d90:	2200      	movs	r2, #0
 8006d92:	2180      	movs	r1, #128	@ 0x80
 8006d94:	4809      	ldr	r0, [pc, #36]	@ (8006dbc <MCP23S17_WriteRegister+0x48>)
 8006d96:	f7fa ff01 	bl	8001b9c <HAL_GPIO_WritePin>
HAL_SPI_Transmit(&hspi3, txData, 3, HAL_MAX_DELAY);
 8006d9a:	f107 010c 	add.w	r1, r7, #12
 8006d9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006da2:	2203      	movs	r2, #3
 8006da4:	4806      	ldr	r0, [pc, #24]	@ (8006dc0 <MCP23S17_WriteRegister+0x4c>)
 8006da6:	f7fd ff06 	bl	8004bb6 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 8006daa:	2201      	movs	r2, #1
 8006dac:	2180      	movs	r1, #128	@ 0x80
 8006dae:	4803      	ldr	r0, [pc, #12]	@ (8006dbc <MCP23S17_WriteRegister+0x48>)
 8006db0:	f7fa fef4 	bl	8001b9c <HAL_GPIO_WritePin>
}
 8006db4:	bf00      	nop
 8006db6:	3710      	adds	r7, #16
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	48000400 	.word	0x48000400
 8006dc0:	200007f0 	.word	0x200007f0

08006dc4 <MCP23S17_ReadRegister>:

// Read from a register (optional, for verification)
uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b086      	sub	sp, #24
 8006dc8:	af02      	add	r7, sp, #8
 8006dca:	4603      	mov	r3, r0
 8006dcc:	71fb      	strb	r3, [r7, #7]
uint8_t txData[3] = {MCP23S17_READ, reg, 0x00};
 8006dce:	2341      	movs	r3, #65	@ 0x41
 8006dd0:	733b      	strb	r3, [r7, #12]
 8006dd2:	79fb      	ldrb	r3, [r7, #7]
 8006dd4:	737b      	strb	r3, [r7, #13]
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	73bb      	strb	r3, [r7, #14]
uint8_t rxData[3];

HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_RESET);
 8006dda:	2200      	movs	r2, #0
 8006ddc:	2180      	movs	r1, #128	@ 0x80
 8006dde:	480c      	ldr	r0, [pc, #48]	@ (8006e10 <MCP23S17_ReadRegister+0x4c>)
 8006de0:	f7fa fedc 	bl	8001b9c <HAL_GPIO_WritePin>
HAL_SPI_TransmitReceive(&hspi3, txData, rxData, 3, HAL_MAX_DELAY);
 8006de4:	f107 0208 	add.w	r2, r7, #8
 8006de8:	f107 010c 	add.w	r1, r7, #12
 8006dec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006df0:	9300      	str	r3, [sp, #0]
 8006df2:	2303      	movs	r3, #3
 8006df4:	4807      	ldr	r0, [pc, #28]	@ (8006e14 <MCP23S17_ReadRegister+0x50>)
 8006df6:	f7fe f854 	bl	8004ea2 <HAL_SPI_TransmitReceive>
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	2180      	movs	r1, #128	@ 0x80
 8006dfe:	4804      	ldr	r0, [pc, #16]	@ (8006e10 <MCP23S17_ReadRegister+0x4c>)
 8006e00:	f7fa fecc 	bl	8001b9c <HAL_GPIO_WritePin>

return rxData[2];
 8006e04:	7abb      	ldrb	r3, [r7, #10]
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3710      	adds	r7, #16
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	48000400 	.word	0x48000400
 8006e14:	200007f0 	.word	0x200007f0

08006e18 <MCP23S17_SetAllPinsLow>:
MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x1); // Set all GPIOB high
// Alternatively, use OLAT if needed: MCP23S17_WriteRegister(MCP23S17_OLATA, 0xFF);
}

// Set all pins to low
void MCP23S17_SetAllPinsLow(void) {
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	af00      	add	r7, sp, #0
MCP23S17_WriteRegister(MCP23S17_GPIOA, 0xFF); // Set all GPIOA low
 8006e1c:	21ff      	movs	r1, #255	@ 0xff
 8006e1e:	2012      	movs	r0, #18
 8006e20:	f7ff ffa8 	bl	8006d74 <MCP23S17_WriteRegister>
MCP23S17_WriteRegister(MCP23S17_GPIOB, 0xFF); // Set all GPIOB low
 8006e24:	21ff      	movs	r1, #255	@ 0xff
 8006e26:	2013      	movs	r0, #19
 8006e28:	f7ff ffa4 	bl	8006d74 <MCP23S17_WriteRegister>
}
 8006e2c:	bf00      	nop
 8006e2e:	bd80      	pop	{r7, pc}

08006e30 <MCP23S17_SetLed>:


// Allume une LED (0 √† 15)
void MCP23S17_SetLed(uint8_t ledIndex)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	4603      	mov	r3, r0
 8006e38:	71fb      	strb	r3, [r7, #7]
    if (ledIndex > 15) return;  // S√©curit√©
 8006e3a:	79fb      	ldrb	r3, [r7, #7]
 8006e3c:	2b0f      	cmp	r3, #15
 8006e3e:	d839      	bhi.n	8006eb4 <MCP23S17_SetLed+0x84>

    uint8_t reg, currentValue;

    if (ledIndex < 8) {
 8006e40:	79fb      	ldrb	r3, [r7, #7]
 8006e42:	2b07      	cmp	r3, #7
 8006e44:	d819      	bhi.n	8006e7a <MCP23S17_SetLed+0x4a>
        // GPIOA
        reg = MCP23S17_GPIOA;
 8006e46:	2312      	movs	r3, #18
 8006e48:	73fb      	strb	r3, [r7, #15]
        currentValue = MCP23S17_ReadRegister(MCP23S17_GPIOA);
 8006e4a:	2012      	movs	r0, #18
 8006e4c:	f7ff ffba 	bl	8006dc4 <MCP23S17_ReadRegister>
 8006e50:	4603      	mov	r3, r0
 8006e52:	73bb      	strb	r3, [r7, #14]

        currentValue &= ~(1 << ledIndex);   // Mettre √† 0.
 8006e54:	79fb      	ldrb	r3, [r7, #7]
 8006e56:	2201      	movs	r2, #1
 8006e58:	fa02 f303 	lsl.w	r3, r2, r3
 8006e5c:	b25b      	sxtb	r3, r3
 8006e5e:	43db      	mvns	r3, r3
 8006e60:	b25a      	sxtb	r2, r3
 8006e62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e66:	4013      	ands	r3, r2
 8006e68:	b25b      	sxtb	r3, r3
 8006e6a:	73bb      	strb	r3, [r7, #14]

        MCP23S17_WriteRegister(reg, currentValue);
 8006e6c:	7bba      	ldrb	r2, [r7, #14]
 8006e6e:	7bfb      	ldrb	r3, [r7, #15]
 8006e70:	4611      	mov	r1, r2
 8006e72:	4618      	mov	r0, r3
 8006e74:	f7ff ff7e 	bl	8006d74 <MCP23S17_WriteRegister>
 8006e78:	e01d      	b.n	8006eb6 <MCP23S17_SetLed+0x86>
    }
    else {
        // GPIOB
        reg = MCP23S17_GPIOB;
 8006e7a:	2313      	movs	r3, #19
 8006e7c:	73fb      	strb	r3, [r7, #15]
        ledIndex -= 8;  // Ramener √† 0-7
 8006e7e:	79fb      	ldrb	r3, [r7, #7]
 8006e80:	3b08      	subs	r3, #8
 8006e82:	71fb      	strb	r3, [r7, #7]
        currentValue = MCP23S17_ReadRegister(MCP23S17_GPIOB);
 8006e84:	2013      	movs	r0, #19
 8006e86:	f7ff ff9d 	bl	8006dc4 <MCP23S17_ReadRegister>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	73bb      	strb	r3, [r7, #14]

        currentValue &= ~(1 << ledIndex);
 8006e8e:	79fb      	ldrb	r3, [r7, #7]
 8006e90:	2201      	movs	r2, #1
 8006e92:	fa02 f303 	lsl.w	r3, r2, r3
 8006e96:	b25b      	sxtb	r3, r3
 8006e98:	43db      	mvns	r3, r3
 8006e9a:	b25a      	sxtb	r2, r3
 8006e9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ea0:	4013      	ands	r3, r2
 8006ea2:	b25b      	sxtb	r3, r3
 8006ea4:	73bb      	strb	r3, [r7, #14]

        MCP23S17_WriteRegister(reg, currentValue);
 8006ea6:	7bba      	ldrb	r2, [r7, #14]
 8006ea8:	7bfb      	ldrb	r3, [r7, #15]
 8006eaa:	4611      	mov	r1, r2
 8006eac:	4618      	mov	r0, r3
 8006eae:	f7ff ff61 	bl	8006d74 <MCP23S17_WriteRegister>
 8006eb2:	e000      	b.n	8006eb6 <MCP23S17_SetLed+0x86>
    if (ledIndex > 15) return;  // S√©curit√©
 8006eb4:	bf00      	nop
    }
}
 8006eb6:	3710      	adds	r7, #16
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b085      	sub	sp, #20
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006eca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006ece:	2b84      	cmp	r3, #132	@ 0x84
 8006ed0:	d005      	beq.n	8006ede <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006ed2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	4413      	add	r3, r2
 8006eda:	3303      	adds	r3, #3
 8006edc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006ede:	68fb      	ldr	r3, [r7, #12]
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3714      	adds	r7, #20
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eea:	4770      	bx	lr

08006eec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006ef0:	f000 fbc2 	bl	8007678 <vTaskStartScheduler>
  
  return osOK;
 8006ef4:	2300      	movs	r3, #0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	bd80      	pop	{r7, pc}

08006efa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006efa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006efc:	b089      	sub	sp, #36	@ 0x24
 8006efe:	af04      	add	r7, sp, #16
 8006f00:	6078      	str	r0, [r7, #4]
 8006f02:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	695b      	ldr	r3, [r3, #20]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d020      	beq.n	8006f4e <osThreadCreate+0x54>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	699b      	ldr	r3, [r3, #24]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d01c      	beq.n	8006f4e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	685c      	ldr	r4, [r3, #4]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	691e      	ldr	r6, [r3, #16]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f26:	4618      	mov	r0, r3
 8006f28:	f7ff ffc8 	bl	8006ebc <makeFreeRtosPriority>
 8006f2c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	695b      	ldr	r3, [r3, #20]
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f36:	9202      	str	r2, [sp, #8]
 8006f38:	9301      	str	r3, [sp, #4]
 8006f3a:	9100      	str	r1, [sp, #0]
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	4632      	mov	r2, r6
 8006f40:	4629      	mov	r1, r5
 8006f42:	4620      	mov	r0, r4
 8006f44:	f000 f9b2 	bl	80072ac <xTaskCreateStatic>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	e01c      	b.n	8006f88 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	685c      	ldr	r4, [r3, #4]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f5a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006f62:	4618      	mov	r0, r3
 8006f64:	f7ff ffaa 	bl	8006ebc <makeFreeRtosPriority>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	f107 030c 	add.w	r3, r7, #12
 8006f6e:	9301      	str	r3, [sp, #4]
 8006f70:	9200      	str	r2, [sp, #0]
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	4632      	mov	r2, r6
 8006f76:	4629      	mov	r1, r5
 8006f78:	4620      	mov	r0, r4
 8006f7a:	f000 f9f7 	bl	800736c <xTaskCreate>
 8006f7e:	4603      	mov	r3, r0
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d001      	beq.n	8006f88 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006f84:	2300      	movs	r3, #0
 8006f86:	e000      	b.n	8006f8a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006f88:	68fb      	ldr	r3, [r7, #12]
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3714      	adds	r7, #20
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006f92 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b084      	sub	sp, #16
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d001      	beq.n	8006fa8 <osDelay+0x16>
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	e000      	b.n	8006faa <osDelay+0x18>
 8006fa8:	2301      	movs	r3, #1
 8006faa:	4618      	mov	r0, r3
 8006fac:	f000 fb2e 	bl	800760c <vTaskDelay>
  
  return osOK;
 8006fb0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3710      	adds	r7, #16
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006fba:	b480      	push	{r7}
 8006fbc:	b083      	sub	sp, #12
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f103 0208 	add.w	r2, r3, #8
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006fd2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f103 0208 	add.w	r2, r3, #8
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f103 0208 	add.w	r2, r3, #8
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2200      	movs	r2, #0
 8006fec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006fee:	bf00      	nop
 8006ff0:	370c      	adds	r7, #12
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff8:	4770      	bx	lr

08006ffa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006ffa:	b480      	push	{r7}
 8006ffc:	b083      	sub	sp, #12
 8006ffe:	af00      	add	r7, sp, #0
 8007000:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007008:	bf00      	nop
 800700a:	370c      	adds	r7, #12
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	68fa      	ldr	r2, [r7, #12]
 8007028:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	689a      	ldr	r2, [r3, #8]
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	683a      	ldr	r2, [r7, #0]
 8007038:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	683a      	ldr	r2, [r7, #0]
 800703e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	687a      	ldr	r2, [r7, #4]
 8007044:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	1c5a      	adds	r2, r3, #1
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	601a      	str	r2, [r3, #0]
}
 8007050:	bf00      	nop
 8007052:	3714      	adds	r7, #20
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007072:	d103      	bne.n	800707c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	691b      	ldr	r3, [r3, #16]
 8007078:	60fb      	str	r3, [r7, #12]
 800707a:	e00c      	b.n	8007096 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	3308      	adds	r3, #8
 8007080:	60fb      	str	r3, [r7, #12]
 8007082:	e002      	b.n	800708a <vListInsert+0x2e>
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	60fb      	str	r3, [r7, #12]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	68ba      	ldr	r2, [r7, #8]
 8007092:	429a      	cmp	r2, r3
 8007094:	d2f6      	bcs.n	8007084 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	685a      	ldr	r2, [r3, #4]
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	683a      	ldr	r2, [r7, #0]
 80070a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	68fa      	ldr	r2, [r7, #12]
 80070aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	683a      	ldr	r2, [r7, #0]
 80070b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	1c5a      	adds	r2, r3, #1
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	601a      	str	r2, [r3, #0]
}
 80070c2:	bf00      	nop
 80070c4:	3714      	adds	r7, #20
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr

080070ce <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80070ce:	b480      	push	{r7}
 80070d0:	b085      	sub	sp, #20
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	691b      	ldr	r3, [r3, #16]
 80070da:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	687a      	ldr	r2, [r7, #4]
 80070e2:	6892      	ldr	r2, [r2, #8]
 80070e4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	689b      	ldr	r3, [r3, #8]
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	6852      	ldr	r2, [r2, #4]
 80070ee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d103      	bne.n	8007102 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	689a      	ldr	r2, [r3, #8]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	1e5a      	subs	r2, r3, #1
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
}
 8007116:	4618      	mov	r0, r3
 8007118:	3714      	adds	r7, #20
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
	...

08007124 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b084      	sub	sp, #16
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d10b      	bne.n	8007150 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800713c:	f383 8811 	msr	BASEPRI, r3
 8007140:	f3bf 8f6f 	isb	sy
 8007144:	f3bf 8f4f 	dsb	sy
 8007148:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800714a:	bf00      	nop
 800714c:	bf00      	nop
 800714e:	e7fd      	b.n	800714c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007150:	f000 ff9a 	bl	8008088 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800715c:	68f9      	ldr	r1, [r7, #12]
 800715e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007160:	fb01 f303 	mul.w	r3, r1, r3
 8007164:	441a      	add	r2, r3
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2200      	movs	r2, #0
 800716e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007180:	3b01      	subs	r3, #1
 8007182:	68f9      	ldr	r1, [r7, #12]
 8007184:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007186:	fb01 f303 	mul.w	r3, r1, r3
 800718a:	441a      	add	r2, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	22ff      	movs	r2, #255	@ 0xff
 8007194:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	22ff      	movs	r2, #255	@ 0xff
 800719c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d114      	bne.n	80071d0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	691b      	ldr	r3, [r3, #16]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d01a      	beq.n	80071e4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	3310      	adds	r3, #16
 80071b2:	4618      	mov	r0, r3
 80071b4:	f000 fc94 	bl	8007ae0 <xTaskRemoveFromEventList>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d012      	beq.n	80071e4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80071be:	4b0d      	ldr	r3, [pc, #52]	@ (80071f4 <xQueueGenericReset+0xd0>)
 80071c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071c4:	601a      	str	r2, [r3, #0]
 80071c6:	f3bf 8f4f 	dsb	sy
 80071ca:	f3bf 8f6f 	isb	sy
 80071ce:	e009      	b.n	80071e4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	3310      	adds	r3, #16
 80071d4:	4618      	mov	r0, r3
 80071d6:	f7ff fef0 	bl	8006fba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	3324      	adds	r3, #36	@ 0x24
 80071de:	4618      	mov	r0, r3
 80071e0:	f7ff feeb 	bl	8006fba <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80071e4:	f000 ff82 	bl	80080ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80071e8:	2301      	movs	r3, #1
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3710      	adds	r7, #16
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	e000ed04 	.word	0xe000ed04

080071f8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b08a      	sub	sp, #40	@ 0x28
 80071fc:	af02      	add	r7, sp, #8
 80071fe:	60f8      	str	r0, [r7, #12]
 8007200:	60b9      	str	r1, [r7, #8]
 8007202:	4613      	mov	r3, r2
 8007204:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d10b      	bne.n	8007224 <xQueueGenericCreate+0x2c>
	__asm volatile
 800720c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007210:	f383 8811 	msr	BASEPRI, r3
 8007214:	f3bf 8f6f 	isb	sy
 8007218:	f3bf 8f4f 	dsb	sy
 800721c:	613b      	str	r3, [r7, #16]
}
 800721e:	bf00      	nop
 8007220:	bf00      	nop
 8007222:	e7fd      	b.n	8007220 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	68ba      	ldr	r2, [r7, #8]
 8007228:	fb02 f303 	mul.w	r3, r2, r3
 800722c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800722e:	69fb      	ldr	r3, [r7, #28]
 8007230:	3348      	adds	r3, #72	@ 0x48
 8007232:	4618      	mov	r0, r3
 8007234:	f001 f808 	bl	8008248 <pvPortMalloc>
 8007238:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800723a:	69bb      	ldr	r3, [r7, #24]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d011      	beq.n	8007264 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007240:	69bb      	ldr	r3, [r7, #24]
 8007242:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	3348      	adds	r3, #72	@ 0x48
 8007248:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	2200      	movs	r2, #0
 800724e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007252:	79fa      	ldrb	r2, [r7, #7]
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	9300      	str	r3, [sp, #0]
 8007258:	4613      	mov	r3, r2
 800725a:	697a      	ldr	r2, [r7, #20]
 800725c:	68b9      	ldr	r1, [r7, #8]
 800725e:	68f8      	ldr	r0, [r7, #12]
 8007260:	f000 f805 	bl	800726e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007264:	69bb      	ldr	r3, [r7, #24]
	}
 8007266:	4618      	mov	r0, r3
 8007268:	3720      	adds	r7, #32
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}

0800726e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800726e:	b580      	push	{r7, lr}
 8007270:	b084      	sub	sp, #16
 8007272:	af00      	add	r7, sp, #0
 8007274:	60f8      	str	r0, [r7, #12]
 8007276:	60b9      	str	r1, [r7, #8]
 8007278:	607a      	str	r2, [r7, #4]
 800727a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d103      	bne.n	800728a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007282:	69bb      	ldr	r3, [r7, #24]
 8007284:	69ba      	ldr	r2, [r7, #24]
 8007286:	601a      	str	r2, [r3, #0]
 8007288:	e002      	b.n	8007290 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007290:	69bb      	ldr	r3, [r7, #24]
 8007292:	68fa      	ldr	r2, [r7, #12]
 8007294:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007296:	69bb      	ldr	r3, [r7, #24]
 8007298:	68ba      	ldr	r2, [r7, #8]
 800729a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800729c:	2101      	movs	r1, #1
 800729e:	69b8      	ldr	r0, [r7, #24]
 80072a0:	f7ff ff40 	bl	8007124 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80072a4:	bf00      	nop
 80072a6:	3710      	adds	r7, #16
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b08e      	sub	sp, #56	@ 0x38
 80072b0:	af04      	add	r7, sp, #16
 80072b2:	60f8      	str	r0, [r7, #12]
 80072b4:	60b9      	str	r1, [r7, #8]
 80072b6:	607a      	str	r2, [r7, #4]
 80072b8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80072ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d10b      	bne.n	80072d8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80072c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c4:	f383 8811 	msr	BASEPRI, r3
 80072c8:	f3bf 8f6f 	isb	sy
 80072cc:	f3bf 8f4f 	dsb	sy
 80072d0:	623b      	str	r3, [r7, #32]
}
 80072d2:	bf00      	nop
 80072d4:	bf00      	nop
 80072d6:	e7fd      	b.n	80072d4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80072d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d10b      	bne.n	80072f6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80072de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e2:	f383 8811 	msr	BASEPRI, r3
 80072e6:	f3bf 8f6f 	isb	sy
 80072ea:	f3bf 8f4f 	dsb	sy
 80072ee:	61fb      	str	r3, [r7, #28]
}
 80072f0:	bf00      	nop
 80072f2:	bf00      	nop
 80072f4:	e7fd      	b.n	80072f2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80072f6:	23a0      	movs	r3, #160	@ 0xa0
 80072f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	2ba0      	cmp	r3, #160	@ 0xa0
 80072fe:	d00b      	beq.n	8007318 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007304:	f383 8811 	msr	BASEPRI, r3
 8007308:	f3bf 8f6f 	isb	sy
 800730c:	f3bf 8f4f 	dsb	sy
 8007310:	61bb      	str	r3, [r7, #24]
}
 8007312:	bf00      	nop
 8007314:	bf00      	nop
 8007316:	e7fd      	b.n	8007314 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007318:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800731a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800731c:	2b00      	cmp	r3, #0
 800731e:	d01e      	beq.n	800735e <xTaskCreateStatic+0xb2>
 8007320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007322:	2b00      	cmp	r3, #0
 8007324:	d01b      	beq.n	800735e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007328:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800732a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800732c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800732e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007332:	2202      	movs	r2, #2
 8007334:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007338:	2300      	movs	r3, #0
 800733a:	9303      	str	r3, [sp, #12]
 800733c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733e:	9302      	str	r3, [sp, #8]
 8007340:	f107 0314 	add.w	r3, r7, #20
 8007344:	9301      	str	r3, [sp, #4]
 8007346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007348:	9300      	str	r3, [sp, #0]
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	68b9      	ldr	r1, [r7, #8]
 8007350:	68f8      	ldr	r0, [r7, #12]
 8007352:	f000 f851 	bl	80073f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007356:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007358:	f000 f8ee 	bl	8007538 <prvAddNewTaskToReadyList>
 800735c:	e001      	b.n	8007362 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800735e:	2300      	movs	r3, #0
 8007360:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007362:	697b      	ldr	r3, [r7, #20]
	}
 8007364:	4618      	mov	r0, r3
 8007366:	3728      	adds	r7, #40	@ 0x28
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800736c:	b580      	push	{r7, lr}
 800736e:	b08c      	sub	sp, #48	@ 0x30
 8007370:	af04      	add	r7, sp, #16
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	603b      	str	r3, [r7, #0]
 8007378:	4613      	mov	r3, r2
 800737a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800737c:	88fb      	ldrh	r3, [r7, #6]
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	4618      	mov	r0, r3
 8007382:	f000 ff61 	bl	8008248 <pvPortMalloc>
 8007386:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00e      	beq.n	80073ac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800738e:	20a0      	movs	r0, #160	@ 0xa0
 8007390:	f000 ff5a 	bl	8008248 <pvPortMalloc>
 8007394:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007396:	69fb      	ldr	r3, [r7, #28]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d003      	beq.n	80073a4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800739c:	69fb      	ldr	r3, [r7, #28]
 800739e:	697a      	ldr	r2, [r7, #20]
 80073a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80073a2:	e005      	b.n	80073b0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80073a4:	6978      	ldr	r0, [r7, #20]
 80073a6:	f001 f81d 	bl	80083e4 <vPortFree>
 80073aa:	e001      	b.n	80073b0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80073ac:	2300      	movs	r3, #0
 80073ae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80073b0:	69fb      	ldr	r3, [r7, #28]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d017      	beq.n	80073e6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80073be:	88fa      	ldrh	r2, [r7, #6]
 80073c0:	2300      	movs	r3, #0
 80073c2:	9303      	str	r3, [sp, #12]
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	9302      	str	r3, [sp, #8]
 80073c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073ca:	9301      	str	r3, [sp, #4]
 80073cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ce:	9300      	str	r3, [sp, #0]
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	68b9      	ldr	r1, [r7, #8]
 80073d4:	68f8      	ldr	r0, [r7, #12]
 80073d6:	f000 f80f 	bl	80073f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80073da:	69f8      	ldr	r0, [r7, #28]
 80073dc:	f000 f8ac 	bl	8007538 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80073e0:	2301      	movs	r3, #1
 80073e2:	61bb      	str	r3, [r7, #24]
 80073e4:	e002      	b.n	80073ec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80073e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80073ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80073ec:	69bb      	ldr	r3, [r7, #24]
	}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3720      	adds	r7, #32
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
	...

080073f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b088      	sub	sp, #32
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	60f8      	str	r0, [r7, #12]
 8007400:	60b9      	str	r1, [r7, #8]
 8007402:	607a      	str	r2, [r7, #4]
 8007404:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007408:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007410:	3b01      	subs	r3, #1
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	4413      	add	r3, r2
 8007416:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	f023 0307 	bic.w	r3, r3, #7
 800741e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007420:	69bb      	ldr	r3, [r7, #24]
 8007422:	f003 0307 	and.w	r3, r3, #7
 8007426:	2b00      	cmp	r3, #0
 8007428:	d00b      	beq.n	8007442 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800742a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800742e:	f383 8811 	msr	BASEPRI, r3
 8007432:	f3bf 8f6f 	isb	sy
 8007436:	f3bf 8f4f 	dsb	sy
 800743a:	617b      	str	r3, [r7, #20]
}
 800743c:	bf00      	nop
 800743e:	bf00      	nop
 8007440:	e7fd      	b.n	800743e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d01f      	beq.n	8007488 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007448:	2300      	movs	r3, #0
 800744a:	61fb      	str	r3, [r7, #28]
 800744c:	e012      	b.n	8007474 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800744e:	68ba      	ldr	r2, [r7, #8]
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	4413      	add	r3, r2
 8007454:	7819      	ldrb	r1, [r3, #0]
 8007456:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007458:	69fb      	ldr	r3, [r7, #28]
 800745a:	4413      	add	r3, r2
 800745c:	3334      	adds	r3, #52	@ 0x34
 800745e:	460a      	mov	r2, r1
 8007460:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007462:	68ba      	ldr	r2, [r7, #8]
 8007464:	69fb      	ldr	r3, [r7, #28]
 8007466:	4413      	add	r3, r2
 8007468:	781b      	ldrb	r3, [r3, #0]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d006      	beq.n	800747c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	3301      	adds	r3, #1
 8007472:	61fb      	str	r3, [r7, #28]
 8007474:	69fb      	ldr	r3, [r7, #28]
 8007476:	2b0f      	cmp	r3, #15
 8007478:	d9e9      	bls.n	800744e <prvInitialiseNewTask+0x56>
 800747a:	e000      	b.n	800747e <prvInitialiseNewTask+0x86>
			{
				break;
 800747c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800747e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007480:	2200      	movs	r2, #0
 8007482:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007486:	e003      	b.n	8007490 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748a:	2200      	movs	r2, #0
 800748c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007492:	2b06      	cmp	r3, #6
 8007494:	d901      	bls.n	800749a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007496:	2306      	movs	r3, #6
 8007498:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800749a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800749e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80074a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80074a4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80074a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a8:	2200      	movs	r2, #0
 80074aa:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80074ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ae:	3304      	adds	r3, #4
 80074b0:	4618      	mov	r0, r3
 80074b2:	f7ff fda2 	bl	8006ffa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80074b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b8:	3318      	adds	r3, #24
 80074ba:	4618      	mov	r0, r3
 80074bc:	f7ff fd9d 	bl	8006ffa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80074c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074c4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c8:	f1c3 0207 	rsb	r2, r3, #7
 80074cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ce:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80074d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074d4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80074d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d8:	2200      	movs	r2, #0
 80074da:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80074de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e0:	2200      	movs	r2, #0
 80074e2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80074e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e8:	334c      	adds	r3, #76	@ 0x4c
 80074ea:	224c      	movs	r2, #76	@ 0x4c
 80074ec:	2100      	movs	r1, #0
 80074ee:	4618      	mov	r0, r3
 80074f0:	f001 fd20 	bl	8008f34 <memset>
 80074f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f6:	4a0d      	ldr	r2, [pc, #52]	@ (800752c <prvInitialiseNewTask+0x134>)
 80074f8:	651a      	str	r2, [r3, #80]	@ 0x50
 80074fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fc:	4a0c      	ldr	r2, [pc, #48]	@ (8007530 <prvInitialiseNewTask+0x138>)
 80074fe:	655a      	str	r2, [r3, #84]	@ 0x54
 8007500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007502:	4a0c      	ldr	r2, [pc, #48]	@ (8007534 <prvInitialiseNewTask+0x13c>)
 8007504:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007506:	683a      	ldr	r2, [r7, #0]
 8007508:	68f9      	ldr	r1, [r7, #12]
 800750a:	69b8      	ldr	r0, [r7, #24]
 800750c:	f000 fc8e 	bl	8007e2c <pxPortInitialiseStack>
 8007510:	4602      	mov	r2, r0
 8007512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007514:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007518:	2b00      	cmp	r3, #0
 800751a:	d002      	beq.n	8007522 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800751c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800751e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007520:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007522:	bf00      	nop
 8007524:	3720      	adds	r7, #32
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	20005d88 	.word	0x20005d88
 8007530:	20005df0 	.word	0x20005df0
 8007534:	20005e58 	.word	0x20005e58

08007538 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b082      	sub	sp, #8
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007540:	f000 fda2 	bl	8008088 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007544:	4b2a      	ldr	r3, [pc, #168]	@ (80075f0 <prvAddNewTaskToReadyList+0xb8>)
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	3301      	adds	r3, #1
 800754a:	4a29      	ldr	r2, [pc, #164]	@ (80075f0 <prvAddNewTaskToReadyList+0xb8>)
 800754c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800754e:	4b29      	ldr	r3, [pc, #164]	@ (80075f4 <prvAddNewTaskToReadyList+0xbc>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d109      	bne.n	800756a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007556:	4a27      	ldr	r2, [pc, #156]	@ (80075f4 <prvAddNewTaskToReadyList+0xbc>)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800755c:	4b24      	ldr	r3, [pc, #144]	@ (80075f0 <prvAddNewTaskToReadyList+0xb8>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2b01      	cmp	r3, #1
 8007562:	d110      	bne.n	8007586 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007564:	f000 fb38 	bl	8007bd8 <prvInitialiseTaskLists>
 8007568:	e00d      	b.n	8007586 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800756a:	4b23      	ldr	r3, [pc, #140]	@ (80075f8 <prvAddNewTaskToReadyList+0xc0>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d109      	bne.n	8007586 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007572:	4b20      	ldr	r3, [pc, #128]	@ (80075f4 <prvAddNewTaskToReadyList+0xbc>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800757c:	429a      	cmp	r2, r3
 800757e:	d802      	bhi.n	8007586 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007580:	4a1c      	ldr	r2, [pc, #112]	@ (80075f4 <prvAddNewTaskToReadyList+0xbc>)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007586:	4b1d      	ldr	r3, [pc, #116]	@ (80075fc <prvAddNewTaskToReadyList+0xc4>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	3301      	adds	r3, #1
 800758c:	4a1b      	ldr	r2, [pc, #108]	@ (80075fc <prvAddNewTaskToReadyList+0xc4>)
 800758e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007594:	2201      	movs	r2, #1
 8007596:	409a      	lsls	r2, r3
 8007598:	4b19      	ldr	r3, [pc, #100]	@ (8007600 <prvAddNewTaskToReadyList+0xc8>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4313      	orrs	r3, r2
 800759e:	4a18      	ldr	r2, [pc, #96]	@ (8007600 <prvAddNewTaskToReadyList+0xc8>)
 80075a0:	6013      	str	r3, [r2, #0]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075a6:	4613      	mov	r3, r2
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	4413      	add	r3, r2
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	4a15      	ldr	r2, [pc, #84]	@ (8007604 <prvAddNewTaskToReadyList+0xcc>)
 80075b0:	441a      	add	r2, r3
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	3304      	adds	r3, #4
 80075b6:	4619      	mov	r1, r3
 80075b8:	4610      	mov	r0, r2
 80075ba:	f7ff fd2b 	bl	8007014 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80075be:	f000 fd95 	bl	80080ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80075c2:	4b0d      	ldr	r3, [pc, #52]	@ (80075f8 <prvAddNewTaskToReadyList+0xc0>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d00e      	beq.n	80075e8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80075ca:	4b0a      	ldr	r3, [pc, #40]	@ (80075f4 <prvAddNewTaskToReadyList+0xbc>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d207      	bcs.n	80075e8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80075d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007608 <prvAddNewTaskToReadyList+0xd0>)
 80075da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075de:	601a      	str	r2, [r3, #0]
 80075e0:	f3bf 8f4f 	dsb	sy
 80075e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075e8:	bf00      	nop
 80075ea:	3708      	adds	r7, #8
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}
 80075f0:	20000f14 	.word	0x20000f14
 80075f4:	20000e14 	.word	0x20000e14
 80075f8:	20000f20 	.word	0x20000f20
 80075fc:	20000f30 	.word	0x20000f30
 8007600:	20000f1c 	.word	0x20000f1c
 8007604:	20000e18 	.word	0x20000e18
 8007608:	e000ed04 	.word	0xe000ed04

0800760c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800760c:	b580      	push	{r7, lr}
 800760e:	b084      	sub	sp, #16
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007614:	2300      	movs	r3, #0
 8007616:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d018      	beq.n	8007650 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800761e:	4b14      	ldr	r3, [pc, #80]	@ (8007670 <vTaskDelay+0x64>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d00b      	beq.n	800763e <vTaskDelay+0x32>
	__asm volatile
 8007626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800762a:	f383 8811 	msr	BASEPRI, r3
 800762e:	f3bf 8f6f 	isb	sy
 8007632:	f3bf 8f4f 	dsb	sy
 8007636:	60bb      	str	r3, [r7, #8]
}
 8007638:	bf00      	nop
 800763a:	bf00      	nop
 800763c:	e7fd      	b.n	800763a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800763e:	f000 f885 	bl	800774c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007642:	2100      	movs	r1, #0
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f000 fb8b 	bl	8007d60 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800764a:	f000 f88d 	bl	8007768 <xTaskResumeAll>
 800764e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d107      	bne.n	8007666 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007656:	4b07      	ldr	r3, [pc, #28]	@ (8007674 <vTaskDelay+0x68>)
 8007658:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800765c:	601a      	str	r2, [r3, #0]
 800765e:	f3bf 8f4f 	dsb	sy
 8007662:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007666:	bf00      	nop
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	20000f3c 	.word	0x20000f3c
 8007674:	e000ed04 	.word	0xe000ed04

08007678 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b08a      	sub	sp, #40	@ 0x28
 800767c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800767e:	2300      	movs	r3, #0
 8007680:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007682:	2300      	movs	r3, #0
 8007684:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007686:	463a      	mov	r2, r7
 8007688:	1d39      	adds	r1, r7, #4
 800768a:	f107 0308 	add.w	r3, r7, #8
 800768e:	4618      	mov	r0, r3
 8007690:	f7f8 ff84 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007694:	6839      	ldr	r1, [r7, #0]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	9202      	str	r2, [sp, #8]
 800769c:	9301      	str	r3, [sp, #4]
 800769e:	2300      	movs	r3, #0
 80076a0:	9300      	str	r3, [sp, #0]
 80076a2:	2300      	movs	r3, #0
 80076a4:	460a      	mov	r2, r1
 80076a6:	4921      	ldr	r1, [pc, #132]	@ (800772c <vTaskStartScheduler+0xb4>)
 80076a8:	4821      	ldr	r0, [pc, #132]	@ (8007730 <vTaskStartScheduler+0xb8>)
 80076aa:	f7ff fdff 	bl	80072ac <xTaskCreateStatic>
 80076ae:	4603      	mov	r3, r0
 80076b0:	4a20      	ldr	r2, [pc, #128]	@ (8007734 <vTaskStartScheduler+0xbc>)
 80076b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80076b4:	4b1f      	ldr	r3, [pc, #124]	@ (8007734 <vTaskStartScheduler+0xbc>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d002      	beq.n	80076c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80076bc:	2301      	movs	r3, #1
 80076be:	617b      	str	r3, [r7, #20]
 80076c0:	e001      	b.n	80076c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80076c2:	2300      	movs	r3, #0
 80076c4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d11b      	bne.n	8007704 <vTaskStartScheduler+0x8c>
	__asm volatile
 80076cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d0:	f383 8811 	msr	BASEPRI, r3
 80076d4:	f3bf 8f6f 	isb	sy
 80076d8:	f3bf 8f4f 	dsb	sy
 80076dc:	613b      	str	r3, [r7, #16]
}
 80076de:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80076e0:	4b15      	ldr	r3, [pc, #84]	@ (8007738 <vTaskStartScheduler+0xc0>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	334c      	adds	r3, #76	@ 0x4c
 80076e6:	4a15      	ldr	r2, [pc, #84]	@ (800773c <vTaskStartScheduler+0xc4>)
 80076e8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80076ea:	4b15      	ldr	r3, [pc, #84]	@ (8007740 <vTaskStartScheduler+0xc8>)
 80076ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80076f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80076f2:	4b14      	ldr	r3, [pc, #80]	@ (8007744 <vTaskStartScheduler+0xcc>)
 80076f4:	2201      	movs	r2, #1
 80076f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80076f8:	4b13      	ldr	r3, [pc, #76]	@ (8007748 <vTaskStartScheduler+0xd0>)
 80076fa:	2200      	movs	r2, #0
 80076fc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80076fe:	f000 fc1f 	bl	8007f40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007702:	e00f      	b.n	8007724 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800770a:	d10b      	bne.n	8007724 <vTaskStartScheduler+0xac>
	__asm volatile
 800770c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007710:	f383 8811 	msr	BASEPRI, r3
 8007714:	f3bf 8f6f 	isb	sy
 8007718:	f3bf 8f4f 	dsb	sy
 800771c:	60fb      	str	r3, [r7, #12]
}
 800771e:	bf00      	nop
 8007720:	bf00      	nop
 8007722:	e7fd      	b.n	8007720 <vTaskStartScheduler+0xa8>
}
 8007724:	bf00      	nop
 8007726:	3718      	adds	r7, #24
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}
 800772c:	08009fbc 	.word	0x08009fbc
 8007730:	08007ba9 	.word	0x08007ba9
 8007734:	20000f38 	.word	0x20000f38
 8007738:	20000e14 	.word	0x20000e14
 800773c:	20000380 	.word	0x20000380
 8007740:	20000f34 	.word	0x20000f34
 8007744:	20000f20 	.word	0x20000f20
 8007748:	20000f18 	.word	0x20000f18

0800774c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800774c:	b480      	push	{r7}
 800774e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007750:	4b04      	ldr	r3, [pc, #16]	@ (8007764 <vTaskSuspendAll+0x18>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	3301      	adds	r3, #1
 8007756:	4a03      	ldr	r2, [pc, #12]	@ (8007764 <vTaskSuspendAll+0x18>)
 8007758:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800775a:	bf00      	nop
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr
 8007764:	20000f3c 	.word	0x20000f3c

08007768 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800776e:	2300      	movs	r3, #0
 8007770:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007772:	2300      	movs	r3, #0
 8007774:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007776:	4b42      	ldr	r3, [pc, #264]	@ (8007880 <xTaskResumeAll+0x118>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d10b      	bne.n	8007796 <xTaskResumeAll+0x2e>
	__asm volatile
 800777e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007782:	f383 8811 	msr	BASEPRI, r3
 8007786:	f3bf 8f6f 	isb	sy
 800778a:	f3bf 8f4f 	dsb	sy
 800778e:	603b      	str	r3, [r7, #0]
}
 8007790:	bf00      	nop
 8007792:	bf00      	nop
 8007794:	e7fd      	b.n	8007792 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007796:	f000 fc77 	bl	8008088 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800779a:	4b39      	ldr	r3, [pc, #228]	@ (8007880 <xTaskResumeAll+0x118>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	3b01      	subs	r3, #1
 80077a0:	4a37      	ldr	r2, [pc, #220]	@ (8007880 <xTaskResumeAll+0x118>)
 80077a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077a4:	4b36      	ldr	r3, [pc, #216]	@ (8007880 <xTaskResumeAll+0x118>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d161      	bne.n	8007870 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80077ac:	4b35      	ldr	r3, [pc, #212]	@ (8007884 <xTaskResumeAll+0x11c>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d05d      	beq.n	8007870 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80077b4:	e02e      	b.n	8007814 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077b6:	4b34      	ldr	r3, [pc, #208]	@ (8007888 <xTaskResumeAll+0x120>)
 80077b8:	68db      	ldr	r3, [r3, #12]
 80077ba:	68db      	ldr	r3, [r3, #12]
 80077bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	3318      	adds	r3, #24
 80077c2:	4618      	mov	r0, r3
 80077c4:	f7ff fc83 	bl	80070ce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	3304      	adds	r3, #4
 80077cc:	4618      	mov	r0, r3
 80077ce:	f7ff fc7e 	bl	80070ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d6:	2201      	movs	r2, #1
 80077d8:	409a      	lsls	r2, r3
 80077da:	4b2c      	ldr	r3, [pc, #176]	@ (800788c <xTaskResumeAll+0x124>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4313      	orrs	r3, r2
 80077e0:	4a2a      	ldr	r2, [pc, #168]	@ (800788c <xTaskResumeAll+0x124>)
 80077e2:	6013      	str	r3, [r2, #0]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077e8:	4613      	mov	r3, r2
 80077ea:	009b      	lsls	r3, r3, #2
 80077ec:	4413      	add	r3, r2
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	4a27      	ldr	r2, [pc, #156]	@ (8007890 <xTaskResumeAll+0x128>)
 80077f2:	441a      	add	r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	3304      	adds	r3, #4
 80077f8:	4619      	mov	r1, r3
 80077fa:	4610      	mov	r0, r2
 80077fc:	f7ff fc0a 	bl	8007014 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007804:	4b23      	ldr	r3, [pc, #140]	@ (8007894 <xTaskResumeAll+0x12c>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800780a:	429a      	cmp	r2, r3
 800780c:	d302      	bcc.n	8007814 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800780e:	4b22      	ldr	r3, [pc, #136]	@ (8007898 <xTaskResumeAll+0x130>)
 8007810:	2201      	movs	r2, #1
 8007812:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007814:	4b1c      	ldr	r3, [pc, #112]	@ (8007888 <xTaskResumeAll+0x120>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d1cc      	bne.n	80077b6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d001      	beq.n	8007826 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007822:	f000 fa7d 	bl	8007d20 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007826:	4b1d      	ldr	r3, [pc, #116]	@ (800789c <xTaskResumeAll+0x134>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d010      	beq.n	8007854 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007832:	f000 f837 	bl	80078a4 <xTaskIncrementTick>
 8007836:	4603      	mov	r3, r0
 8007838:	2b00      	cmp	r3, #0
 800783a:	d002      	beq.n	8007842 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800783c:	4b16      	ldr	r3, [pc, #88]	@ (8007898 <xTaskResumeAll+0x130>)
 800783e:	2201      	movs	r2, #1
 8007840:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	3b01      	subs	r3, #1
 8007846:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1f1      	bne.n	8007832 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800784e:	4b13      	ldr	r3, [pc, #76]	@ (800789c <xTaskResumeAll+0x134>)
 8007850:	2200      	movs	r2, #0
 8007852:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007854:	4b10      	ldr	r3, [pc, #64]	@ (8007898 <xTaskResumeAll+0x130>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d009      	beq.n	8007870 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800785c:	2301      	movs	r3, #1
 800785e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007860:	4b0f      	ldr	r3, [pc, #60]	@ (80078a0 <xTaskResumeAll+0x138>)
 8007862:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007866:	601a      	str	r2, [r3, #0]
 8007868:	f3bf 8f4f 	dsb	sy
 800786c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007870:	f000 fc3c 	bl	80080ec <vPortExitCritical>

	return xAlreadyYielded;
 8007874:	68bb      	ldr	r3, [r7, #8]
}
 8007876:	4618      	mov	r0, r3
 8007878:	3710      	adds	r7, #16
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}
 800787e:	bf00      	nop
 8007880:	20000f3c 	.word	0x20000f3c
 8007884:	20000f14 	.word	0x20000f14
 8007888:	20000ed4 	.word	0x20000ed4
 800788c:	20000f1c 	.word	0x20000f1c
 8007890:	20000e18 	.word	0x20000e18
 8007894:	20000e14 	.word	0x20000e14
 8007898:	20000f28 	.word	0x20000f28
 800789c:	20000f24 	.word	0x20000f24
 80078a0:	e000ed04 	.word	0xe000ed04

080078a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b086      	sub	sp, #24
 80078a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80078aa:	2300      	movs	r3, #0
 80078ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078ae:	4b4f      	ldr	r3, [pc, #316]	@ (80079ec <xTaskIncrementTick+0x148>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f040 808f 	bne.w	80079d6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80078b8:	4b4d      	ldr	r3, [pc, #308]	@ (80079f0 <xTaskIncrementTick+0x14c>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	3301      	adds	r3, #1
 80078be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80078c0:	4a4b      	ldr	r2, [pc, #300]	@ (80079f0 <xTaskIncrementTick+0x14c>)
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d121      	bne.n	8007910 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80078cc:	4b49      	ldr	r3, [pc, #292]	@ (80079f4 <xTaskIncrementTick+0x150>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d00b      	beq.n	80078ee <xTaskIncrementTick+0x4a>
	__asm volatile
 80078d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078da:	f383 8811 	msr	BASEPRI, r3
 80078de:	f3bf 8f6f 	isb	sy
 80078e2:	f3bf 8f4f 	dsb	sy
 80078e6:	603b      	str	r3, [r7, #0]
}
 80078e8:	bf00      	nop
 80078ea:	bf00      	nop
 80078ec:	e7fd      	b.n	80078ea <xTaskIncrementTick+0x46>
 80078ee:	4b41      	ldr	r3, [pc, #260]	@ (80079f4 <xTaskIncrementTick+0x150>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	60fb      	str	r3, [r7, #12]
 80078f4:	4b40      	ldr	r3, [pc, #256]	@ (80079f8 <xTaskIncrementTick+0x154>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a3e      	ldr	r2, [pc, #248]	@ (80079f4 <xTaskIncrementTick+0x150>)
 80078fa:	6013      	str	r3, [r2, #0]
 80078fc:	4a3e      	ldr	r2, [pc, #248]	@ (80079f8 <xTaskIncrementTick+0x154>)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	6013      	str	r3, [r2, #0]
 8007902:	4b3e      	ldr	r3, [pc, #248]	@ (80079fc <xTaskIncrementTick+0x158>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	3301      	adds	r3, #1
 8007908:	4a3c      	ldr	r2, [pc, #240]	@ (80079fc <xTaskIncrementTick+0x158>)
 800790a:	6013      	str	r3, [r2, #0]
 800790c:	f000 fa08 	bl	8007d20 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007910:	4b3b      	ldr	r3, [pc, #236]	@ (8007a00 <xTaskIncrementTick+0x15c>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	693a      	ldr	r2, [r7, #16]
 8007916:	429a      	cmp	r2, r3
 8007918:	d348      	bcc.n	80079ac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800791a:	4b36      	ldr	r3, [pc, #216]	@ (80079f4 <xTaskIncrementTick+0x150>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d104      	bne.n	800792e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007924:	4b36      	ldr	r3, [pc, #216]	@ (8007a00 <xTaskIncrementTick+0x15c>)
 8007926:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800792a:	601a      	str	r2, [r3, #0]
					break;
 800792c:	e03e      	b.n	80079ac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800792e:	4b31      	ldr	r3, [pc, #196]	@ (80079f4 <xTaskIncrementTick+0x150>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	68db      	ldr	r3, [r3, #12]
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800793e:	693a      	ldr	r2, [r7, #16]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	429a      	cmp	r2, r3
 8007944:	d203      	bcs.n	800794e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007946:	4a2e      	ldr	r2, [pc, #184]	@ (8007a00 <xTaskIncrementTick+0x15c>)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800794c:	e02e      	b.n	80079ac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	3304      	adds	r3, #4
 8007952:	4618      	mov	r0, r3
 8007954:	f7ff fbbb 	bl	80070ce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800795c:	2b00      	cmp	r3, #0
 800795e:	d004      	beq.n	800796a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	3318      	adds	r3, #24
 8007964:	4618      	mov	r0, r3
 8007966:	f7ff fbb2 	bl	80070ce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800796e:	2201      	movs	r2, #1
 8007970:	409a      	lsls	r2, r3
 8007972:	4b24      	ldr	r3, [pc, #144]	@ (8007a04 <xTaskIncrementTick+0x160>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4313      	orrs	r3, r2
 8007978:	4a22      	ldr	r2, [pc, #136]	@ (8007a04 <xTaskIncrementTick+0x160>)
 800797a:	6013      	str	r3, [r2, #0]
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007980:	4613      	mov	r3, r2
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	4413      	add	r3, r2
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	4a1f      	ldr	r2, [pc, #124]	@ (8007a08 <xTaskIncrementTick+0x164>)
 800798a:	441a      	add	r2, r3
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	3304      	adds	r3, #4
 8007990:	4619      	mov	r1, r3
 8007992:	4610      	mov	r0, r2
 8007994:	f7ff fb3e 	bl	8007014 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800799c:	4b1b      	ldr	r3, [pc, #108]	@ (8007a0c <xTaskIncrementTick+0x168>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d3b9      	bcc.n	800791a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80079a6:	2301      	movs	r3, #1
 80079a8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079aa:	e7b6      	b.n	800791a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80079ac:	4b17      	ldr	r3, [pc, #92]	@ (8007a0c <xTaskIncrementTick+0x168>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079b2:	4915      	ldr	r1, [pc, #84]	@ (8007a08 <xTaskIncrementTick+0x164>)
 80079b4:	4613      	mov	r3, r2
 80079b6:	009b      	lsls	r3, r3, #2
 80079b8:	4413      	add	r3, r2
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	440b      	add	r3, r1
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d901      	bls.n	80079c8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80079c4:	2301      	movs	r3, #1
 80079c6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80079c8:	4b11      	ldr	r3, [pc, #68]	@ (8007a10 <xTaskIncrementTick+0x16c>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d007      	beq.n	80079e0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80079d0:	2301      	movs	r3, #1
 80079d2:	617b      	str	r3, [r7, #20]
 80079d4:	e004      	b.n	80079e0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80079d6:	4b0f      	ldr	r3, [pc, #60]	@ (8007a14 <xTaskIncrementTick+0x170>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	3301      	adds	r3, #1
 80079dc:	4a0d      	ldr	r2, [pc, #52]	@ (8007a14 <xTaskIncrementTick+0x170>)
 80079de:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80079e0:	697b      	ldr	r3, [r7, #20]
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3718      	adds	r7, #24
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	20000f3c 	.word	0x20000f3c
 80079f0:	20000f18 	.word	0x20000f18
 80079f4:	20000ecc 	.word	0x20000ecc
 80079f8:	20000ed0 	.word	0x20000ed0
 80079fc:	20000f2c 	.word	0x20000f2c
 8007a00:	20000f34 	.word	0x20000f34
 8007a04:	20000f1c 	.word	0x20000f1c
 8007a08:	20000e18 	.word	0x20000e18
 8007a0c:	20000e14 	.word	0x20000e14
 8007a10:	20000f28 	.word	0x20000f28
 8007a14:	20000f24 	.word	0x20000f24

08007a18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b087      	sub	sp, #28
 8007a1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007a1e:	4b2a      	ldr	r3, [pc, #168]	@ (8007ac8 <vTaskSwitchContext+0xb0>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d003      	beq.n	8007a2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007a26:	4b29      	ldr	r3, [pc, #164]	@ (8007acc <vTaskSwitchContext+0xb4>)
 8007a28:	2201      	movs	r2, #1
 8007a2a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007a2c:	e045      	b.n	8007aba <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8007a2e:	4b27      	ldr	r3, [pc, #156]	@ (8007acc <vTaskSwitchContext+0xb4>)
 8007a30:	2200      	movs	r2, #0
 8007a32:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a34:	4b26      	ldr	r3, [pc, #152]	@ (8007ad0 <vTaskSwitchContext+0xb8>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	fab3 f383 	clz	r3, r3
 8007a40:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007a42:	7afb      	ldrb	r3, [r7, #11]
 8007a44:	f1c3 031f 	rsb	r3, r3, #31
 8007a48:	617b      	str	r3, [r7, #20]
 8007a4a:	4922      	ldr	r1, [pc, #136]	@ (8007ad4 <vTaskSwitchContext+0xbc>)
 8007a4c:	697a      	ldr	r2, [r7, #20]
 8007a4e:	4613      	mov	r3, r2
 8007a50:	009b      	lsls	r3, r3, #2
 8007a52:	4413      	add	r3, r2
 8007a54:	009b      	lsls	r3, r3, #2
 8007a56:	440b      	add	r3, r1
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d10b      	bne.n	8007a76 <vTaskSwitchContext+0x5e>
	__asm volatile
 8007a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a62:	f383 8811 	msr	BASEPRI, r3
 8007a66:	f3bf 8f6f 	isb	sy
 8007a6a:	f3bf 8f4f 	dsb	sy
 8007a6e:	607b      	str	r3, [r7, #4]
}
 8007a70:	bf00      	nop
 8007a72:	bf00      	nop
 8007a74:	e7fd      	b.n	8007a72 <vTaskSwitchContext+0x5a>
 8007a76:	697a      	ldr	r2, [r7, #20]
 8007a78:	4613      	mov	r3, r2
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	4413      	add	r3, r2
 8007a7e:	009b      	lsls	r3, r3, #2
 8007a80:	4a14      	ldr	r2, [pc, #80]	@ (8007ad4 <vTaskSwitchContext+0xbc>)
 8007a82:	4413      	add	r3, r2
 8007a84:	613b      	str	r3, [r7, #16]
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	685a      	ldr	r2, [r3, #4]
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	605a      	str	r2, [r3, #4]
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	685a      	ldr	r2, [r3, #4]
 8007a94:	693b      	ldr	r3, [r7, #16]
 8007a96:	3308      	adds	r3, #8
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d104      	bne.n	8007aa6 <vTaskSwitchContext+0x8e>
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	685a      	ldr	r2, [r3, #4]
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	605a      	str	r2, [r3, #4]
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	4a0a      	ldr	r2, [pc, #40]	@ (8007ad8 <vTaskSwitchContext+0xc0>)
 8007aae:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007ab0:	4b09      	ldr	r3, [pc, #36]	@ (8007ad8 <vTaskSwitchContext+0xc0>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	334c      	adds	r3, #76	@ 0x4c
 8007ab6:	4a09      	ldr	r2, [pc, #36]	@ (8007adc <vTaskSwitchContext+0xc4>)
 8007ab8:	6013      	str	r3, [r2, #0]
}
 8007aba:	bf00      	nop
 8007abc:	371c      	adds	r7, #28
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr
 8007ac6:	bf00      	nop
 8007ac8:	20000f3c 	.word	0x20000f3c
 8007acc:	20000f28 	.word	0x20000f28
 8007ad0:	20000f1c 	.word	0x20000f1c
 8007ad4:	20000e18 	.word	0x20000e18
 8007ad8:	20000e14 	.word	0x20000e14
 8007adc:	20000380 	.word	0x20000380

08007ae0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b086      	sub	sp, #24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	68db      	ldr	r3, [r3, #12]
 8007aec:	68db      	ldr	r3, [r3, #12]
 8007aee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d10b      	bne.n	8007b0e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007afa:	f383 8811 	msr	BASEPRI, r3
 8007afe:	f3bf 8f6f 	isb	sy
 8007b02:	f3bf 8f4f 	dsb	sy
 8007b06:	60fb      	str	r3, [r7, #12]
}
 8007b08:	bf00      	nop
 8007b0a:	bf00      	nop
 8007b0c:	e7fd      	b.n	8007b0a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	3318      	adds	r3, #24
 8007b12:	4618      	mov	r0, r3
 8007b14:	f7ff fadb 	bl	80070ce <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b18:	4b1d      	ldr	r3, [pc, #116]	@ (8007b90 <xTaskRemoveFromEventList+0xb0>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d11c      	bne.n	8007b5a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	3304      	adds	r3, #4
 8007b24:	4618      	mov	r0, r3
 8007b26:	f7ff fad2 	bl	80070ce <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b2e:	2201      	movs	r2, #1
 8007b30:	409a      	lsls	r2, r3
 8007b32:	4b18      	ldr	r3, [pc, #96]	@ (8007b94 <xTaskRemoveFromEventList+0xb4>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	4a16      	ldr	r2, [pc, #88]	@ (8007b94 <xTaskRemoveFromEventList+0xb4>)
 8007b3a:	6013      	str	r3, [r2, #0]
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b40:	4613      	mov	r3, r2
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	4413      	add	r3, r2
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	4a13      	ldr	r2, [pc, #76]	@ (8007b98 <xTaskRemoveFromEventList+0xb8>)
 8007b4a:	441a      	add	r2, r3
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	3304      	adds	r3, #4
 8007b50:	4619      	mov	r1, r3
 8007b52:	4610      	mov	r0, r2
 8007b54:	f7ff fa5e 	bl	8007014 <vListInsertEnd>
 8007b58:	e005      	b.n	8007b66 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	3318      	adds	r3, #24
 8007b5e:	4619      	mov	r1, r3
 8007b60:	480e      	ldr	r0, [pc, #56]	@ (8007b9c <xTaskRemoveFromEventList+0xbc>)
 8007b62:	f7ff fa57 	bl	8007014 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba0 <xTaskRemoveFromEventList+0xc0>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d905      	bls.n	8007b80 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007b74:	2301      	movs	r3, #1
 8007b76:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007b78:	4b0a      	ldr	r3, [pc, #40]	@ (8007ba4 <xTaskRemoveFromEventList+0xc4>)
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	601a      	str	r2, [r3, #0]
 8007b7e:	e001      	b.n	8007b84 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007b80:	2300      	movs	r3, #0
 8007b82:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007b84:	697b      	ldr	r3, [r7, #20]
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3718      	adds	r7, #24
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
 8007b8e:	bf00      	nop
 8007b90:	20000f3c 	.word	0x20000f3c
 8007b94:	20000f1c 	.word	0x20000f1c
 8007b98:	20000e18 	.word	0x20000e18
 8007b9c:	20000ed4 	.word	0x20000ed4
 8007ba0:	20000e14 	.word	0x20000e14
 8007ba4:	20000f28 	.word	0x20000f28

08007ba8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007bb0:	f000 f852 	bl	8007c58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007bb4:	4b06      	ldr	r3, [pc, #24]	@ (8007bd0 <prvIdleTask+0x28>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d9f9      	bls.n	8007bb0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007bbc:	4b05      	ldr	r3, [pc, #20]	@ (8007bd4 <prvIdleTask+0x2c>)
 8007bbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bc2:	601a      	str	r2, [r3, #0]
 8007bc4:	f3bf 8f4f 	dsb	sy
 8007bc8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007bcc:	e7f0      	b.n	8007bb0 <prvIdleTask+0x8>
 8007bce:	bf00      	nop
 8007bd0:	20000e18 	.word	0x20000e18
 8007bd4:	e000ed04 	.word	0xe000ed04

08007bd8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b082      	sub	sp, #8
 8007bdc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007bde:	2300      	movs	r3, #0
 8007be0:	607b      	str	r3, [r7, #4]
 8007be2:	e00c      	b.n	8007bfe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	4613      	mov	r3, r2
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	4413      	add	r3, r2
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4a12      	ldr	r2, [pc, #72]	@ (8007c38 <prvInitialiseTaskLists+0x60>)
 8007bf0:	4413      	add	r3, r2
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f7ff f9e1 	bl	8006fba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	607b      	str	r3, [r7, #4]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2b06      	cmp	r3, #6
 8007c02:	d9ef      	bls.n	8007be4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007c04:	480d      	ldr	r0, [pc, #52]	@ (8007c3c <prvInitialiseTaskLists+0x64>)
 8007c06:	f7ff f9d8 	bl	8006fba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007c0a:	480d      	ldr	r0, [pc, #52]	@ (8007c40 <prvInitialiseTaskLists+0x68>)
 8007c0c:	f7ff f9d5 	bl	8006fba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007c10:	480c      	ldr	r0, [pc, #48]	@ (8007c44 <prvInitialiseTaskLists+0x6c>)
 8007c12:	f7ff f9d2 	bl	8006fba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007c16:	480c      	ldr	r0, [pc, #48]	@ (8007c48 <prvInitialiseTaskLists+0x70>)
 8007c18:	f7ff f9cf 	bl	8006fba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007c1c:	480b      	ldr	r0, [pc, #44]	@ (8007c4c <prvInitialiseTaskLists+0x74>)
 8007c1e:	f7ff f9cc 	bl	8006fba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007c22:	4b0b      	ldr	r3, [pc, #44]	@ (8007c50 <prvInitialiseTaskLists+0x78>)
 8007c24:	4a05      	ldr	r2, [pc, #20]	@ (8007c3c <prvInitialiseTaskLists+0x64>)
 8007c26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007c28:	4b0a      	ldr	r3, [pc, #40]	@ (8007c54 <prvInitialiseTaskLists+0x7c>)
 8007c2a:	4a05      	ldr	r2, [pc, #20]	@ (8007c40 <prvInitialiseTaskLists+0x68>)
 8007c2c:	601a      	str	r2, [r3, #0]
}
 8007c2e:	bf00      	nop
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
 8007c36:	bf00      	nop
 8007c38:	20000e18 	.word	0x20000e18
 8007c3c:	20000ea4 	.word	0x20000ea4
 8007c40:	20000eb8 	.word	0x20000eb8
 8007c44:	20000ed4 	.word	0x20000ed4
 8007c48:	20000ee8 	.word	0x20000ee8
 8007c4c:	20000f00 	.word	0x20000f00
 8007c50:	20000ecc 	.word	0x20000ecc
 8007c54:	20000ed0 	.word	0x20000ed0

08007c58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b082      	sub	sp, #8
 8007c5c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c5e:	e019      	b.n	8007c94 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007c60:	f000 fa12 	bl	8008088 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c64:	4b10      	ldr	r3, [pc, #64]	@ (8007ca8 <prvCheckTasksWaitingTermination+0x50>)
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	68db      	ldr	r3, [r3, #12]
 8007c6a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	3304      	adds	r3, #4
 8007c70:	4618      	mov	r0, r3
 8007c72:	f7ff fa2c 	bl	80070ce <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007c76:	4b0d      	ldr	r3, [pc, #52]	@ (8007cac <prvCheckTasksWaitingTermination+0x54>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	4a0b      	ldr	r2, [pc, #44]	@ (8007cac <prvCheckTasksWaitingTermination+0x54>)
 8007c7e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007c80:	4b0b      	ldr	r3, [pc, #44]	@ (8007cb0 <prvCheckTasksWaitingTermination+0x58>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	3b01      	subs	r3, #1
 8007c86:	4a0a      	ldr	r2, [pc, #40]	@ (8007cb0 <prvCheckTasksWaitingTermination+0x58>)
 8007c88:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007c8a:	f000 fa2f 	bl	80080ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 f810 	bl	8007cb4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c94:	4b06      	ldr	r3, [pc, #24]	@ (8007cb0 <prvCheckTasksWaitingTermination+0x58>)
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d1e1      	bne.n	8007c60 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007c9c:	bf00      	nop
 8007c9e:	bf00      	nop
 8007ca0:	3708      	adds	r7, #8
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop
 8007ca8:	20000ee8 	.word	0x20000ee8
 8007cac:	20000f14 	.word	0x20000f14
 8007cb0:	20000efc 	.word	0x20000efc

08007cb4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b084      	sub	sp, #16
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	334c      	adds	r3, #76	@ 0x4c
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f001 f94f 	bl	8008f64 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d108      	bne.n	8007ce2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	f000 fb85 	bl	80083e4 <vPortFree>
				vPortFree( pxTCB );
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fb82 	bl	80083e4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007ce0:	e019      	b.n	8007d16 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	d103      	bne.n	8007cf4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 fb79 	bl	80083e4 <vPortFree>
	}
 8007cf2:	e010      	b.n	8007d16 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007cfa:	2b02      	cmp	r3, #2
 8007cfc:	d00b      	beq.n	8007d16 <prvDeleteTCB+0x62>
	__asm volatile
 8007cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d02:	f383 8811 	msr	BASEPRI, r3
 8007d06:	f3bf 8f6f 	isb	sy
 8007d0a:	f3bf 8f4f 	dsb	sy
 8007d0e:	60fb      	str	r3, [r7, #12]
}
 8007d10:	bf00      	nop
 8007d12:	bf00      	nop
 8007d14:	e7fd      	b.n	8007d12 <prvDeleteTCB+0x5e>
	}
 8007d16:	bf00      	nop
 8007d18:	3710      	adds	r7, #16
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
	...

08007d20 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007d20:	b480      	push	{r7}
 8007d22:	b083      	sub	sp, #12
 8007d24:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d26:	4b0c      	ldr	r3, [pc, #48]	@ (8007d58 <prvResetNextTaskUnblockTime+0x38>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d104      	bne.n	8007d3a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007d30:	4b0a      	ldr	r3, [pc, #40]	@ (8007d5c <prvResetNextTaskUnblockTime+0x3c>)
 8007d32:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d36:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007d38:	e008      	b.n	8007d4c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d3a:	4b07      	ldr	r3, [pc, #28]	@ (8007d58 <prvResetNextTaskUnblockTime+0x38>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	68db      	ldr	r3, [r3, #12]
 8007d40:	68db      	ldr	r3, [r3, #12]
 8007d42:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	4a04      	ldr	r2, [pc, #16]	@ (8007d5c <prvResetNextTaskUnblockTime+0x3c>)
 8007d4a:	6013      	str	r3, [r2, #0]
}
 8007d4c:	bf00      	nop
 8007d4e:	370c      	adds	r7, #12
 8007d50:	46bd      	mov	sp, r7
 8007d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d56:	4770      	bx	lr
 8007d58:	20000ecc 	.word	0x20000ecc
 8007d5c:	20000f34 	.word	0x20000f34

08007d60 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
 8007d68:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007d6a:	4b29      	ldr	r3, [pc, #164]	@ (8007e10 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d70:	4b28      	ldr	r3, [pc, #160]	@ (8007e14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	3304      	adds	r3, #4
 8007d76:	4618      	mov	r0, r3
 8007d78:	f7ff f9a9 	bl	80070ce <uxListRemove>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d10b      	bne.n	8007d9a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007d82:	4b24      	ldr	r3, [pc, #144]	@ (8007e14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d88:	2201      	movs	r2, #1
 8007d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d8e:	43da      	mvns	r2, r3
 8007d90:	4b21      	ldr	r3, [pc, #132]	@ (8007e18 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4013      	ands	r3, r2
 8007d96:	4a20      	ldr	r2, [pc, #128]	@ (8007e18 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007d98:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007da0:	d10a      	bne.n	8007db8 <prvAddCurrentTaskToDelayedList+0x58>
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d007      	beq.n	8007db8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007da8:	4b1a      	ldr	r3, [pc, #104]	@ (8007e14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	3304      	adds	r3, #4
 8007dae:	4619      	mov	r1, r3
 8007db0:	481a      	ldr	r0, [pc, #104]	@ (8007e1c <prvAddCurrentTaskToDelayedList+0xbc>)
 8007db2:	f7ff f92f 	bl	8007014 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007db6:	e026      	b.n	8007e06 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007db8:	68fa      	ldr	r2, [r7, #12]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	4413      	add	r3, r2
 8007dbe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007dc0:	4b14      	ldr	r3, [pc, #80]	@ (8007e14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	68ba      	ldr	r2, [r7, #8]
 8007dc6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007dc8:	68ba      	ldr	r2, [r7, #8]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d209      	bcs.n	8007de4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007dd0:	4b13      	ldr	r3, [pc, #76]	@ (8007e20 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007dd2:	681a      	ldr	r2, [r3, #0]
 8007dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8007e14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	3304      	adds	r3, #4
 8007dda:	4619      	mov	r1, r3
 8007ddc:	4610      	mov	r0, r2
 8007dde:	f7ff f93d 	bl	800705c <vListInsert>
}
 8007de2:	e010      	b.n	8007e06 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007de4:	4b0f      	ldr	r3, [pc, #60]	@ (8007e24 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	4b0a      	ldr	r3, [pc, #40]	@ (8007e14 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	3304      	adds	r3, #4
 8007dee:	4619      	mov	r1, r3
 8007df0:	4610      	mov	r0, r2
 8007df2:	f7ff f933 	bl	800705c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007df6:	4b0c      	ldr	r3, [pc, #48]	@ (8007e28 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d202      	bcs.n	8007e06 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007e00:	4a09      	ldr	r2, [pc, #36]	@ (8007e28 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	6013      	str	r3, [r2, #0]
}
 8007e06:	bf00      	nop
 8007e08:	3710      	adds	r7, #16
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop
 8007e10:	20000f18 	.word	0x20000f18
 8007e14:	20000e14 	.word	0x20000e14
 8007e18:	20000f1c 	.word	0x20000f1c
 8007e1c:	20000f00 	.word	0x20000f00
 8007e20:	20000ed0 	.word	0x20000ed0
 8007e24:	20000ecc 	.word	0x20000ecc
 8007e28:	20000f34 	.word	0x20000f34

08007e2c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	60f8      	str	r0, [r7, #12]
 8007e34:	60b9      	str	r1, [r7, #8]
 8007e36:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	3b04      	subs	r3, #4
 8007e3c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007e44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	3b04      	subs	r3, #4
 8007e4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	f023 0201 	bic.w	r2, r3, #1
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	3b04      	subs	r3, #4
 8007e5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8007e90 <pxPortInitialiseStack+0x64>)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	3b14      	subs	r3, #20
 8007e66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007e68:	687a      	ldr	r2, [r7, #4]
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	3b04      	subs	r3, #4
 8007e72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f06f 0202 	mvn.w	r2, #2
 8007e7a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	3b20      	subs	r3, #32
 8007e80:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007e82:	68fb      	ldr	r3, [r7, #12]
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3714      	adds	r7, #20
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr
 8007e90:	08007e95 	.word	0x08007e95

08007e94 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007e94:	b480      	push	{r7}
 8007e96:	b085      	sub	sp, #20
 8007e98:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007e9e:	4b13      	ldr	r3, [pc, #76]	@ (8007eec <prvTaskExitError+0x58>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ea6:	d00b      	beq.n	8007ec0 <prvTaskExitError+0x2c>
	__asm volatile
 8007ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eac:	f383 8811 	msr	BASEPRI, r3
 8007eb0:	f3bf 8f6f 	isb	sy
 8007eb4:	f3bf 8f4f 	dsb	sy
 8007eb8:	60fb      	str	r3, [r7, #12]
}
 8007eba:	bf00      	nop
 8007ebc:	bf00      	nop
 8007ebe:	e7fd      	b.n	8007ebc <prvTaskExitError+0x28>
	__asm volatile
 8007ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ec4:	f383 8811 	msr	BASEPRI, r3
 8007ec8:	f3bf 8f6f 	isb	sy
 8007ecc:	f3bf 8f4f 	dsb	sy
 8007ed0:	60bb      	str	r3, [r7, #8]
}
 8007ed2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007ed4:	bf00      	nop
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d0fc      	beq.n	8007ed6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007edc:	bf00      	nop
 8007ede:	bf00      	nop
 8007ee0:	3714      	adds	r7, #20
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee8:	4770      	bx	lr
 8007eea:	bf00      	nop
 8007eec:	20000370 	.word	0x20000370

08007ef0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007ef0:	4b07      	ldr	r3, [pc, #28]	@ (8007f10 <pxCurrentTCBConst2>)
 8007ef2:	6819      	ldr	r1, [r3, #0]
 8007ef4:	6808      	ldr	r0, [r1, #0]
 8007ef6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007efa:	f380 8809 	msr	PSP, r0
 8007efe:	f3bf 8f6f 	isb	sy
 8007f02:	f04f 0000 	mov.w	r0, #0
 8007f06:	f380 8811 	msr	BASEPRI, r0
 8007f0a:	4770      	bx	lr
 8007f0c:	f3af 8000 	nop.w

08007f10 <pxCurrentTCBConst2>:
 8007f10:	20000e14 	.word	0x20000e14
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007f14:	bf00      	nop
 8007f16:	bf00      	nop

08007f18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007f18:	4808      	ldr	r0, [pc, #32]	@ (8007f3c <prvPortStartFirstTask+0x24>)
 8007f1a:	6800      	ldr	r0, [r0, #0]
 8007f1c:	6800      	ldr	r0, [r0, #0]
 8007f1e:	f380 8808 	msr	MSP, r0
 8007f22:	f04f 0000 	mov.w	r0, #0
 8007f26:	f380 8814 	msr	CONTROL, r0
 8007f2a:	b662      	cpsie	i
 8007f2c:	b661      	cpsie	f
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	f3bf 8f6f 	isb	sy
 8007f36:	df00      	svc	0
 8007f38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007f3a:	bf00      	nop
 8007f3c:	e000ed08 	.word	0xe000ed08

08007f40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b086      	sub	sp, #24
 8007f44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007f46:	4b47      	ldr	r3, [pc, #284]	@ (8008064 <xPortStartScheduler+0x124>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a47      	ldr	r2, [pc, #284]	@ (8008068 <xPortStartScheduler+0x128>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d10b      	bne.n	8007f68 <xPortStartScheduler+0x28>
	__asm volatile
 8007f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f54:	f383 8811 	msr	BASEPRI, r3
 8007f58:	f3bf 8f6f 	isb	sy
 8007f5c:	f3bf 8f4f 	dsb	sy
 8007f60:	60fb      	str	r3, [r7, #12]
}
 8007f62:	bf00      	nop
 8007f64:	bf00      	nop
 8007f66:	e7fd      	b.n	8007f64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007f68:	4b3e      	ldr	r3, [pc, #248]	@ (8008064 <xPortStartScheduler+0x124>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a3f      	ldr	r2, [pc, #252]	@ (800806c <xPortStartScheduler+0x12c>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d10b      	bne.n	8007f8a <xPortStartScheduler+0x4a>
	__asm volatile
 8007f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f76:	f383 8811 	msr	BASEPRI, r3
 8007f7a:	f3bf 8f6f 	isb	sy
 8007f7e:	f3bf 8f4f 	dsb	sy
 8007f82:	613b      	str	r3, [r7, #16]
}
 8007f84:	bf00      	nop
 8007f86:	bf00      	nop
 8007f88:	e7fd      	b.n	8007f86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007f8a:	4b39      	ldr	r3, [pc, #228]	@ (8008070 <xPortStartScheduler+0x130>)
 8007f8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	22ff      	movs	r2, #255	@ 0xff
 8007f9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007fa4:	78fb      	ldrb	r3, [r7, #3]
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007fac:	b2da      	uxtb	r2, r3
 8007fae:	4b31      	ldr	r3, [pc, #196]	@ (8008074 <xPortStartScheduler+0x134>)
 8007fb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007fb2:	4b31      	ldr	r3, [pc, #196]	@ (8008078 <xPortStartScheduler+0x138>)
 8007fb4:	2207      	movs	r2, #7
 8007fb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007fb8:	e009      	b.n	8007fce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007fba:	4b2f      	ldr	r3, [pc, #188]	@ (8008078 <xPortStartScheduler+0x138>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	4a2d      	ldr	r2, [pc, #180]	@ (8008078 <xPortStartScheduler+0x138>)
 8007fc2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007fc4:	78fb      	ldrb	r3, [r7, #3]
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	005b      	lsls	r3, r3, #1
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007fce:	78fb      	ldrb	r3, [r7, #3]
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fd6:	2b80      	cmp	r3, #128	@ 0x80
 8007fd8:	d0ef      	beq.n	8007fba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007fda:	4b27      	ldr	r3, [pc, #156]	@ (8008078 <xPortStartScheduler+0x138>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f1c3 0307 	rsb	r3, r3, #7
 8007fe2:	2b04      	cmp	r3, #4
 8007fe4:	d00b      	beq.n	8007ffe <xPortStartScheduler+0xbe>
	__asm volatile
 8007fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fea:	f383 8811 	msr	BASEPRI, r3
 8007fee:	f3bf 8f6f 	isb	sy
 8007ff2:	f3bf 8f4f 	dsb	sy
 8007ff6:	60bb      	str	r3, [r7, #8]
}
 8007ff8:	bf00      	nop
 8007ffa:	bf00      	nop
 8007ffc:	e7fd      	b.n	8007ffa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8008078 <xPortStartScheduler+0x138>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	021b      	lsls	r3, r3, #8
 8008004:	4a1c      	ldr	r2, [pc, #112]	@ (8008078 <xPortStartScheduler+0x138>)
 8008006:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008008:	4b1b      	ldr	r3, [pc, #108]	@ (8008078 <xPortStartScheduler+0x138>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008010:	4a19      	ldr	r2, [pc, #100]	@ (8008078 <xPortStartScheduler+0x138>)
 8008012:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	b2da      	uxtb	r2, r3
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800801c:	4b17      	ldr	r3, [pc, #92]	@ (800807c <xPortStartScheduler+0x13c>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a16      	ldr	r2, [pc, #88]	@ (800807c <xPortStartScheduler+0x13c>)
 8008022:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008026:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008028:	4b14      	ldr	r3, [pc, #80]	@ (800807c <xPortStartScheduler+0x13c>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a13      	ldr	r2, [pc, #76]	@ (800807c <xPortStartScheduler+0x13c>)
 800802e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008032:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008034:	f000 f8da 	bl	80081ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008038:	4b11      	ldr	r3, [pc, #68]	@ (8008080 <xPortStartScheduler+0x140>)
 800803a:	2200      	movs	r2, #0
 800803c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800803e:	f000 f8f9 	bl	8008234 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008042:	4b10      	ldr	r3, [pc, #64]	@ (8008084 <xPortStartScheduler+0x144>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a0f      	ldr	r2, [pc, #60]	@ (8008084 <xPortStartScheduler+0x144>)
 8008048:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800804c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800804e:	f7ff ff63 	bl	8007f18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008052:	f7ff fce1 	bl	8007a18 <vTaskSwitchContext>
	prvTaskExitError();
 8008056:	f7ff ff1d 	bl	8007e94 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3718      	adds	r7, #24
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}
 8008064:	e000ed00 	.word	0xe000ed00
 8008068:	410fc271 	.word	0x410fc271
 800806c:	410fc270 	.word	0x410fc270
 8008070:	e000e400 	.word	0xe000e400
 8008074:	20000f40 	.word	0x20000f40
 8008078:	20000f44 	.word	0x20000f44
 800807c:	e000ed20 	.word	0xe000ed20
 8008080:	20000370 	.word	0x20000370
 8008084:	e000ef34 	.word	0xe000ef34

08008088 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008088:	b480      	push	{r7}
 800808a:	b083      	sub	sp, #12
 800808c:	af00      	add	r7, sp, #0
	__asm volatile
 800808e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008092:	f383 8811 	msr	BASEPRI, r3
 8008096:	f3bf 8f6f 	isb	sy
 800809a:	f3bf 8f4f 	dsb	sy
 800809e:	607b      	str	r3, [r7, #4]
}
 80080a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80080a2:	4b10      	ldr	r3, [pc, #64]	@ (80080e4 <vPortEnterCritical+0x5c>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	3301      	adds	r3, #1
 80080a8:	4a0e      	ldr	r2, [pc, #56]	@ (80080e4 <vPortEnterCritical+0x5c>)
 80080aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80080ac:	4b0d      	ldr	r3, [pc, #52]	@ (80080e4 <vPortEnterCritical+0x5c>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d110      	bne.n	80080d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80080b4:	4b0c      	ldr	r3, [pc, #48]	@ (80080e8 <vPortEnterCritical+0x60>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00b      	beq.n	80080d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80080be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c2:	f383 8811 	msr	BASEPRI, r3
 80080c6:	f3bf 8f6f 	isb	sy
 80080ca:	f3bf 8f4f 	dsb	sy
 80080ce:	603b      	str	r3, [r7, #0]
}
 80080d0:	bf00      	nop
 80080d2:	bf00      	nop
 80080d4:	e7fd      	b.n	80080d2 <vPortEnterCritical+0x4a>
	}
}
 80080d6:	bf00      	nop
 80080d8:	370c      	adds	r7, #12
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	20000370 	.word	0x20000370
 80080e8:	e000ed04 	.word	0xe000ed04

080080ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80080ec:	b480      	push	{r7}
 80080ee:	b083      	sub	sp, #12
 80080f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80080f2:	4b12      	ldr	r3, [pc, #72]	@ (800813c <vPortExitCritical+0x50>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d10b      	bne.n	8008112 <vPortExitCritical+0x26>
	__asm volatile
 80080fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080fe:	f383 8811 	msr	BASEPRI, r3
 8008102:	f3bf 8f6f 	isb	sy
 8008106:	f3bf 8f4f 	dsb	sy
 800810a:	607b      	str	r3, [r7, #4]
}
 800810c:	bf00      	nop
 800810e:	bf00      	nop
 8008110:	e7fd      	b.n	800810e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008112:	4b0a      	ldr	r3, [pc, #40]	@ (800813c <vPortExitCritical+0x50>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	3b01      	subs	r3, #1
 8008118:	4a08      	ldr	r2, [pc, #32]	@ (800813c <vPortExitCritical+0x50>)
 800811a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800811c:	4b07      	ldr	r3, [pc, #28]	@ (800813c <vPortExitCritical+0x50>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d105      	bne.n	8008130 <vPortExitCritical+0x44>
 8008124:	2300      	movs	r3, #0
 8008126:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800812e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008130:	bf00      	nop
 8008132:	370c      	adds	r7, #12
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr
 800813c:	20000370 	.word	0x20000370

08008140 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008140:	f3ef 8009 	mrs	r0, PSP
 8008144:	f3bf 8f6f 	isb	sy
 8008148:	4b15      	ldr	r3, [pc, #84]	@ (80081a0 <pxCurrentTCBConst>)
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	f01e 0f10 	tst.w	lr, #16
 8008150:	bf08      	it	eq
 8008152:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008156:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800815a:	6010      	str	r0, [r2, #0]
 800815c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008160:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008164:	f380 8811 	msr	BASEPRI, r0
 8008168:	f3bf 8f4f 	dsb	sy
 800816c:	f3bf 8f6f 	isb	sy
 8008170:	f7ff fc52 	bl	8007a18 <vTaskSwitchContext>
 8008174:	f04f 0000 	mov.w	r0, #0
 8008178:	f380 8811 	msr	BASEPRI, r0
 800817c:	bc09      	pop	{r0, r3}
 800817e:	6819      	ldr	r1, [r3, #0]
 8008180:	6808      	ldr	r0, [r1, #0]
 8008182:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008186:	f01e 0f10 	tst.w	lr, #16
 800818a:	bf08      	it	eq
 800818c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008190:	f380 8809 	msr	PSP, r0
 8008194:	f3bf 8f6f 	isb	sy
 8008198:	4770      	bx	lr
 800819a:	bf00      	nop
 800819c:	f3af 8000 	nop.w

080081a0 <pxCurrentTCBConst>:
 80081a0:	20000e14 	.word	0x20000e14
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80081a4:	bf00      	nop
 80081a6:	bf00      	nop

080081a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
	__asm volatile
 80081ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b2:	f383 8811 	msr	BASEPRI, r3
 80081b6:	f3bf 8f6f 	isb	sy
 80081ba:	f3bf 8f4f 	dsb	sy
 80081be:	607b      	str	r3, [r7, #4]
}
 80081c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80081c2:	f7ff fb6f 	bl	80078a4 <xTaskIncrementTick>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d003      	beq.n	80081d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80081cc:	4b06      	ldr	r3, [pc, #24]	@ (80081e8 <SysTick_Handler+0x40>)
 80081ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081d2:	601a      	str	r2, [r3, #0]
 80081d4:	2300      	movs	r3, #0
 80081d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	f383 8811 	msr	BASEPRI, r3
}
 80081de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80081e0:	bf00      	nop
 80081e2:	3708      	adds	r7, #8
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bd80      	pop	{r7, pc}
 80081e8:	e000ed04 	.word	0xe000ed04

080081ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80081ec:	b480      	push	{r7}
 80081ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80081f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008220 <vPortSetupTimerInterrupt+0x34>)
 80081f2:	2200      	movs	r2, #0
 80081f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80081f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008224 <vPortSetupTimerInterrupt+0x38>)
 80081f8:	2200      	movs	r2, #0
 80081fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80081fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008228 <vPortSetupTimerInterrupt+0x3c>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a0a      	ldr	r2, [pc, #40]	@ (800822c <vPortSetupTimerInterrupt+0x40>)
 8008202:	fba2 2303 	umull	r2, r3, r2, r3
 8008206:	099b      	lsrs	r3, r3, #6
 8008208:	4a09      	ldr	r2, [pc, #36]	@ (8008230 <vPortSetupTimerInterrupt+0x44>)
 800820a:	3b01      	subs	r3, #1
 800820c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800820e:	4b04      	ldr	r3, [pc, #16]	@ (8008220 <vPortSetupTimerInterrupt+0x34>)
 8008210:	2207      	movs	r2, #7
 8008212:	601a      	str	r2, [r3, #0]
}
 8008214:	bf00      	nop
 8008216:	46bd      	mov	sp, r7
 8008218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821c:	4770      	bx	lr
 800821e:	bf00      	nop
 8008220:	e000e010 	.word	0xe000e010
 8008224:	e000e018 	.word	0xe000e018
 8008228:	20000364 	.word	0x20000364
 800822c:	10624dd3 	.word	0x10624dd3
 8008230:	e000e014 	.word	0xe000e014

08008234 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008234:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008244 <vPortEnableVFP+0x10>
 8008238:	6801      	ldr	r1, [r0, #0]
 800823a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800823e:	6001      	str	r1, [r0, #0]
 8008240:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008242:	bf00      	nop
 8008244:	e000ed88 	.word	0xe000ed88

08008248 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b08a      	sub	sp, #40	@ 0x28
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008250:	2300      	movs	r3, #0
 8008252:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008254:	f7ff fa7a 	bl	800774c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008258:	4b5c      	ldr	r3, [pc, #368]	@ (80083cc <pvPortMalloc+0x184>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d101      	bne.n	8008264 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008260:	f000 f924 	bl	80084ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008264:	4b5a      	ldr	r3, [pc, #360]	@ (80083d0 <pvPortMalloc+0x188>)
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	4013      	ands	r3, r2
 800826c:	2b00      	cmp	r3, #0
 800826e:	f040 8095 	bne.w	800839c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d01e      	beq.n	80082b6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008278:	2208      	movs	r2, #8
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	4413      	add	r3, r2
 800827e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f003 0307 	and.w	r3, r3, #7
 8008286:	2b00      	cmp	r3, #0
 8008288:	d015      	beq.n	80082b6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f023 0307 	bic.w	r3, r3, #7
 8008290:	3308      	adds	r3, #8
 8008292:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f003 0307 	and.w	r3, r3, #7
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00b      	beq.n	80082b6 <pvPortMalloc+0x6e>
	__asm volatile
 800829e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a2:	f383 8811 	msr	BASEPRI, r3
 80082a6:	f3bf 8f6f 	isb	sy
 80082aa:	f3bf 8f4f 	dsb	sy
 80082ae:	617b      	str	r3, [r7, #20]
}
 80082b0:	bf00      	nop
 80082b2:	bf00      	nop
 80082b4:	e7fd      	b.n	80082b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d06f      	beq.n	800839c <pvPortMalloc+0x154>
 80082bc:	4b45      	ldr	r3, [pc, #276]	@ (80083d4 <pvPortMalloc+0x18c>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d86a      	bhi.n	800839c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80082c6:	4b44      	ldr	r3, [pc, #272]	@ (80083d8 <pvPortMalloc+0x190>)
 80082c8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80082ca:	4b43      	ldr	r3, [pc, #268]	@ (80083d8 <pvPortMalloc+0x190>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80082d0:	e004      	b.n	80082dc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80082d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80082d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80082dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d903      	bls.n	80082ee <pvPortMalloc+0xa6>
 80082e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d1f1      	bne.n	80082d2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80082ee:	4b37      	ldr	r3, [pc, #220]	@ (80083cc <pvPortMalloc+0x184>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d051      	beq.n	800839c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80082f8:	6a3b      	ldr	r3, [r7, #32]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	2208      	movs	r2, #8
 80082fe:	4413      	add	r3, r2
 8008300:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	6a3b      	ldr	r3, [r7, #32]
 8008308:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800830a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800830c:	685a      	ldr	r2, [r3, #4]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	1ad2      	subs	r2, r2, r3
 8008312:	2308      	movs	r3, #8
 8008314:	005b      	lsls	r3, r3, #1
 8008316:	429a      	cmp	r2, r3
 8008318:	d920      	bls.n	800835c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800831a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4413      	add	r3, r2
 8008320:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	f003 0307 	and.w	r3, r3, #7
 8008328:	2b00      	cmp	r3, #0
 800832a:	d00b      	beq.n	8008344 <pvPortMalloc+0xfc>
	__asm volatile
 800832c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008330:	f383 8811 	msr	BASEPRI, r3
 8008334:	f3bf 8f6f 	isb	sy
 8008338:	f3bf 8f4f 	dsb	sy
 800833c:	613b      	str	r3, [r7, #16]
}
 800833e:	bf00      	nop
 8008340:	bf00      	nop
 8008342:	e7fd      	b.n	8008340 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008346:	685a      	ldr	r2, [r3, #4]
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	1ad2      	subs	r2, r2, r3
 800834c:	69bb      	ldr	r3, [r7, #24]
 800834e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008352:	687a      	ldr	r2, [r7, #4]
 8008354:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008356:	69b8      	ldr	r0, [r7, #24]
 8008358:	f000 f90a 	bl	8008570 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800835c:	4b1d      	ldr	r3, [pc, #116]	@ (80083d4 <pvPortMalloc+0x18c>)
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	1ad3      	subs	r3, r2, r3
 8008366:	4a1b      	ldr	r2, [pc, #108]	@ (80083d4 <pvPortMalloc+0x18c>)
 8008368:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800836a:	4b1a      	ldr	r3, [pc, #104]	@ (80083d4 <pvPortMalloc+0x18c>)
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	4b1b      	ldr	r3, [pc, #108]	@ (80083dc <pvPortMalloc+0x194>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	429a      	cmp	r2, r3
 8008374:	d203      	bcs.n	800837e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008376:	4b17      	ldr	r3, [pc, #92]	@ (80083d4 <pvPortMalloc+0x18c>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a18      	ldr	r2, [pc, #96]	@ (80083dc <pvPortMalloc+0x194>)
 800837c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800837e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008380:	685a      	ldr	r2, [r3, #4]
 8008382:	4b13      	ldr	r3, [pc, #76]	@ (80083d0 <pvPortMalloc+0x188>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	431a      	orrs	r2, r3
 8008388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800838a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800838c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800838e:	2200      	movs	r2, #0
 8008390:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008392:	4b13      	ldr	r3, [pc, #76]	@ (80083e0 <pvPortMalloc+0x198>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	3301      	adds	r3, #1
 8008398:	4a11      	ldr	r2, [pc, #68]	@ (80083e0 <pvPortMalloc+0x198>)
 800839a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800839c:	f7ff f9e4 	bl	8007768 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80083a0:	69fb      	ldr	r3, [r7, #28]
 80083a2:	f003 0307 	and.w	r3, r3, #7
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00b      	beq.n	80083c2 <pvPortMalloc+0x17a>
	__asm volatile
 80083aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ae:	f383 8811 	msr	BASEPRI, r3
 80083b2:	f3bf 8f6f 	isb	sy
 80083b6:	f3bf 8f4f 	dsb	sy
 80083ba:	60fb      	str	r3, [r7, #12]
}
 80083bc:	bf00      	nop
 80083be:	bf00      	nop
 80083c0:	e7fd      	b.n	80083be <pvPortMalloc+0x176>
	return pvReturn;
 80083c2:	69fb      	ldr	r3, [r7, #28]
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3728      	adds	r7, #40	@ 0x28
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}
 80083cc:	20005d70 	.word	0x20005d70
 80083d0:	20005d84 	.word	0x20005d84
 80083d4:	20005d74 	.word	0x20005d74
 80083d8:	20005d68 	.word	0x20005d68
 80083dc:	20005d78 	.word	0x20005d78
 80083e0:	20005d7c 	.word	0x20005d7c

080083e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b086      	sub	sp, #24
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d04f      	beq.n	8008496 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80083f6:	2308      	movs	r3, #8
 80083f8:	425b      	negs	r3, r3
 80083fa:	697a      	ldr	r2, [r7, #20]
 80083fc:	4413      	add	r3, r2
 80083fe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	685a      	ldr	r2, [r3, #4]
 8008408:	4b25      	ldr	r3, [pc, #148]	@ (80084a0 <vPortFree+0xbc>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4013      	ands	r3, r2
 800840e:	2b00      	cmp	r3, #0
 8008410:	d10b      	bne.n	800842a <vPortFree+0x46>
	__asm volatile
 8008412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008416:	f383 8811 	msr	BASEPRI, r3
 800841a:	f3bf 8f6f 	isb	sy
 800841e:	f3bf 8f4f 	dsb	sy
 8008422:	60fb      	str	r3, [r7, #12]
}
 8008424:	bf00      	nop
 8008426:	bf00      	nop
 8008428:	e7fd      	b.n	8008426 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d00b      	beq.n	800844a <vPortFree+0x66>
	__asm volatile
 8008432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008436:	f383 8811 	msr	BASEPRI, r3
 800843a:	f3bf 8f6f 	isb	sy
 800843e:	f3bf 8f4f 	dsb	sy
 8008442:	60bb      	str	r3, [r7, #8]
}
 8008444:	bf00      	nop
 8008446:	bf00      	nop
 8008448:	e7fd      	b.n	8008446 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800844a:	693b      	ldr	r3, [r7, #16]
 800844c:	685a      	ldr	r2, [r3, #4]
 800844e:	4b14      	ldr	r3, [pc, #80]	@ (80084a0 <vPortFree+0xbc>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4013      	ands	r3, r2
 8008454:	2b00      	cmp	r3, #0
 8008456:	d01e      	beq.n	8008496 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d11a      	bne.n	8008496 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	685a      	ldr	r2, [r3, #4]
 8008464:	4b0e      	ldr	r3, [pc, #56]	@ (80084a0 <vPortFree+0xbc>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	43db      	mvns	r3, r3
 800846a:	401a      	ands	r2, r3
 800846c:	693b      	ldr	r3, [r7, #16]
 800846e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008470:	f7ff f96c 	bl	800774c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	685a      	ldr	r2, [r3, #4]
 8008478:	4b0a      	ldr	r3, [pc, #40]	@ (80084a4 <vPortFree+0xc0>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4413      	add	r3, r2
 800847e:	4a09      	ldr	r2, [pc, #36]	@ (80084a4 <vPortFree+0xc0>)
 8008480:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008482:	6938      	ldr	r0, [r7, #16]
 8008484:	f000 f874 	bl	8008570 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008488:	4b07      	ldr	r3, [pc, #28]	@ (80084a8 <vPortFree+0xc4>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	3301      	adds	r3, #1
 800848e:	4a06      	ldr	r2, [pc, #24]	@ (80084a8 <vPortFree+0xc4>)
 8008490:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008492:	f7ff f969 	bl	8007768 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008496:	bf00      	nop
 8008498:	3718      	adds	r7, #24
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}
 800849e:	bf00      	nop
 80084a0:	20005d84 	.word	0x20005d84
 80084a4:	20005d74 	.word	0x20005d74
 80084a8:	20005d80 	.word	0x20005d80

080084ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80084ac:	b480      	push	{r7}
 80084ae:	b085      	sub	sp, #20
 80084b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80084b2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80084b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80084b8:	4b27      	ldr	r3, [pc, #156]	@ (8008558 <prvHeapInit+0xac>)
 80084ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f003 0307 	and.w	r3, r3, #7
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d00c      	beq.n	80084e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	3307      	adds	r3, #7
 80084ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f023 0307 	bic.w	r3, r3, #7
 80084d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80084d4:	68ba      	ldr	r2, [r7, #8]
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	1ad3      	subs	r3, r2, r3
 80084da:	4a1f      	ldr	r2, [pc, #124]	@ (8008558 <prvHeapInit+0xac>)
 80084dc:	4413      	add	r3, r2
 80084de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80084e4:	4a1d      	ldr	r2, [pc, #116]	@ (800855c <prvHeapInit+0xb0>)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80084ea:	4b1c      	ldr	r3, [pc, #112]	@ (800855c <prvHeapInit+0xb0>)
 80084ec:	2200      	movs	r2, #0
 80084ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	68ba      	ldr	r2, [r7, #8]
 80084f4:	4413      	add	r3, r2
 80084f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80084f8:	2208      	movs	r2, #8
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	1a9b      	subs	r3, r3, r2
 80084fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f023 0307 	bic.w	r3, r3, #7
 8008506:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	4a15      	ldr	r2, [pc, #84]	@ (8008560 <prvHeapInit+0xb4>)
 800850c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800850e:	4b14      	ldr	r3, [pc, #80]	@ (8008560 <prvHeapInit+0xb4>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	2200      	movs	r2, #0
 8008514:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008516:	4b12      	ldr	r3, [pc, #72]	@ (8008560 <prvHeapInit+0xb4>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	2200      	movs	r2, #0
 800851c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	1ad2      	subs	r2, r2, r3
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800852c:	4b0c      	ldr	r3, [pc, #48]	@ (8008560 <prvHeapInit+0xb4>)
 800852e:	681a      	ldr	r2, [r3, #0]
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	4a0a      	ldr	r2, [pc, #40]	@ (8008564 <prvHeapInit+0xb8>)
 800853a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	4a09      	ldr	r2, [pc, #36]	@ (8008568 <prvHeapInit+0xbc>)
 8008542:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008544:	4b09      	ldr	r3, [pc, #36]	@ (800856c <prvHeapInit+0xc0>)
 8008546:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800854a:	601a      	str	r2, [r3, #0]
}
 800854c:	bf00      	nop
 800854e:	3714      	adds	r7, #20
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr
 8008558:	20000f48 	.word	0x20000f48
 800855c:	20005d68 	.word	0x20005d68
 8008560:	20005d70 	.word	0x20005d70
 8008564:	20005d78 	.word	0x20005d78
 8008568:	20005d74 	.word	0x20005d74
 800856c:	20005d84 	.word	0x20005d84

08008570 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008570:	b480      	push	{r7}
 8008572:	b085      	sub	sp, #20
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008578:	4b28      	ldr	r3, [pc, #160]	@ (800861c <prvInsertBlockIntoFreeList+0xac>)
 800857a:	60fb      	str	r3, [r7, #12]
 800857c:	e002      	b.n	8008584 <prvInsertBlockIntoFreeList+0x14>
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	60fb      	str	r3, [r7, #12]
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	429a      	cmp	r2, r3
 800858c:	d8f7      	bhi.n	800857e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	68ba      	ldr	r2, [r7, #8]
 8008598:	4413      	add	r3, r2
 800859a:	687a      	ldr	r2, [r7, #4]
 800859c:	429a      	cmp	r2, r3
 800859e:	d108      	bne.n	80085b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	685a      	ldr	r2, [r3, #4]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	685b      	ldr	r3, [r3, #4]
 80085a8:	441a      	add	r2, r3
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	68ba      	ldr	r2, [r7, #8]
 80085bc:	441a      	add	r2, r3
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	429a      	cmp	r2, r3
 80085c4:	d118      	bne.n	80085f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681a      	ldr	r2, [r3, #0]
 80085ca:	4b15      	ldr	r3, [pc, #84]	@ (8008620 <prvInsertBlockIntoFreeList+0xb0>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	429a      	cmp	r2, r3
 80085d0:	d00d      	beq.n	80085ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	685a      	ldr	r2, [r3, #4]
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	441a      	add	r2, r3
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	601a      	str	r2, [r3, #0]
 80085ec:	e008      	b.n	8008600 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80085ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008620 <prvInsertBlockIntoFreeList+0xb0>)
 80085f0:	681a      	ldr	r2, [r3, #0]
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	601a      	str	r2, [r3, #0]
 80085f6:	e003      	b.n	8008600 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008600:	68fa      	ldr	r2, [r7, #12]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	429a      	cmp	r2, r3
 8008606:	d002      	beq.n	800860e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	687a      	ldr	r2, [r7, #4]
 800860c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800860e:	bf00      	nop
 8008610:	3714      	adds	r7, #20
 8008612:	46bd      	mov	sp, r7
 8008614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008618:	4770      	bx	lr
 800861a:	bf00      	nop
 800861c:	20005d68 	.word	0x20005d68
 8008620:	20005d70 	.word	0x20005d70

08008624 <uart_read>:
#include <stdio.h>

#include "usart.h"
#include "gpio.h"

static char uart_read(h_shell_t * h_shell) {
 8008624:	b580      	push	{r7, lr}
 8008626:	b084      	sub	sp, #16
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
//
//	// bloquer la tache jusqu'√† reception de caract√®re
//	xSemaphoreTake(h_shell->sem_uart_rx, portMAX_DELAY);
//
//	return c;
	h_shell->drv_shell.drv_shell_receive(&c, 1);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	f107 020f 	add.w	r2, r7, #15
 8008634:	2101      	movs	r1, #1
 8008636:	4610      	mov	r0, r2
 8008638:	4798      	blx	r3

	return c;
 800863a:	7bfb      	ldrb	r3, [r7, #15]
}
 800863c:	4618      	mov	r0, r3
 800863e:	3710      	adds	r7, #16
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <uart_write>:

static int uart_write(h_shell_t * h_shell, char * s, uint16_t size) {
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	60b9      	str	r1, [r7, #8]
 800864e:	4613      	mov	r3, r2
 8008650:	80fb      	strh	r3, [r7, #6]
//	HAL_UART_Transmit(h_shell->huart, (uint8_t*)s, size, HAL_MAX_DELAY);
//
//	return size;

	h_shell->drv_shell.drv_shell_transmit(s, size);
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	88fa      	ldrh	r2, [r7, #6]
 8008658:	4611      	mov	r1, r2
 800865a:	68b8      	ldr	r0, [r7, #8]
 800865c:	4798      	blx	r3
	return size;
 800865e:	88fb      	ldrh	r3, [r7, #6]
}
 8008660:	4618      	mov	r0, r3
 8008662:	3710      	adds	r7, #16
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}

08008668 <sh_help>:

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8008668:	b590      	push	{r4, r7, lr}
 800866a:	b089      	sub	sp, #36	@ 0x24
 800866c:	af02      	add	r7, sp, #8
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	607a      	str	r2, [r7, #4]
	int i;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 8008674:	2300      	movs	r3, #0
 8008676:	617b      	str	r3, [r7, #20]
 8008678:	e028      	b.n	80086cc <sh_help+0x64>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->shell_func_list[i].c, h_shell->shell_func_list[i].description);
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8008680:	68f9      	ldr	r1, [r7, #12]
 8008682:	697a      	ldr	r2, [r7, #20]
 8008684:	4613      	mov	r3, r2
 8008686:	005b      	lsls	r3, r3, #1
 8008688:	4413      	add	r3, r2
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	440b      	add	r3, r1
 800868e:	3314      	adds	r3, #20
 8008690:	781b      	ldrb	r3, [r3, #0]
 8008692:	461c      	mov	r4, r3
 8008694:	68f9      	ldr	r1, [r7, #12]
 8008696:	697a      	ldr	r2, [r7, #20]
 8008698:	4613      	mov	r3, r2
 800869a:	005b      	lsls	r3, r3, #1
 800869c:	4413      	add	r3, r2
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	440b      	add	r3, r1
 80086a2:	331c      	adds	r3, #28
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	9300      	str	r3, [sp, #0]
 80086a8:	4623      	mov	r3, r4
 80086aa:	4a0d      	ldr	r2, [pc, #52]	@ (80086e0 <sh_help+0x78>)
 80086ac:	2128      	movs	r1, #40	@ 0x28
 80086ae:	f000 fb33 	bl	8008d18 <sniprintf>
 80086b2:	6138      	str	r0, [r7, #16]
		uart_write(h_shell, h_shell->print_buffer, size);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80086ba:	693a      	ldr	r2, [r7, #16]
 80086bc:	b292      	uxth	r2, r2
 80086be:	4619      	mov	r1, r3
 80086c0:	68f8      	ldr	r0, [r7, #12]
 80086c2:	f7ff ffbf 	bl	8008644 <uart_write>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	3301      	adds	r3, #1
 80086ca:	617b      	str	r3, [r7, #20]
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	691b      	ldr	r3, [r3, #16]
 80086d0:	697a      	ldr	r2, [r7, #20]
 80086d2:	429a      	cmp	r2, r3
 80086d4:	dbd1      	blt.n	800867a <sh_help+0x12>
	}

	return 0;
 80086d6:	2300      	movs	r3, #0
}
 80086d8:	4618      	mov	r0, r3
 80086da:	371c      	adds	r7, #28
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd90      	pop	{r4, r7, pc}
 80086e0:	08009fc4 	.word	0x08009fc4

080086e4 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b084      	sub	sp, #16
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
	int size = 0;
 80086ec:	2300      	movs	r3, #0
 80086ee:	60fb      	str	r3, [r7, #12]

	// Cr√©ation du s√©maphore
	h_shell->sem_uart_rx = xSemaphoreCreateBinary();
 80086f0:	2203      	movs	r2, #3
 80086f2:	2100      	movs	r1, #0
 80086f4:	2001      	movs	r0, #1
 80086f6:	f7fe fd7f 	bl	80071f8 <xQueueGenericCreate>
 80086fa:	4602      	mov	r2, r0
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	60da      	str	r2, [r3, #12]

	h_shell->shell_func_list_size = 0;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	611a      	str	r2, [r3, #16]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800870c:	4a0c      	ldr	r2, [pc, #48]	@ (8008740 <shell_init+0x5c>)
 800870e:	2128      	movs	r1, #40	@ 0x28
 8008710:	4618      	mov	r0, r3
 8008712:	f000 fb01 	bl	8008d18 <sniprintf>
 8008716:	60f8      	str	r0, [r7, #12]
	uart_write(h_shell, h_shell->print_buffer, size);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800871e:	68fa      	ldr	r2, [r7, #12]
 8008720:	b292      	uxth	r2, r2
 8008722:	4619      	mov	r1, r3
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f7ff ff8d 	bl	8008644 <uart_write>

	shell_add(h_shell, 'h', sh_help, "Help");
 800872a:	4b06      	ldr	r3, [pc, #24]	@ (8008744 <shell_init+0x60>)
 800872c:	4a06      	ldr	r2, [pc, #24]	@ (8008748 <shell_init+0x64>)
 800872e:	2168      	movs	r1, #104	@ 0x68
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f000 f80b 	bl	800874c <shell_add>
}
 8008736:	bf00      	nop
 8008738:	3710      	adds	r7, #16
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
 800873e:	bf00      	nop
 8008740:	08009fd0 	.word	0x08009fd0
 8008744:	08009ff8 	.word	0x08009ff8
 8008748:	08008669 	.word	0x08008669

0800874c <shell_add>:

int shell_add(h_shell_t * h_shell, char c, int (* pfunc)(h_shell_t * h_shell, int argc, char ** argv), char * description) {
 800874c:	b480      	push	{r7}
 800874e:	b085      	sub	sp, #20
 8008750:	af00      	add	r7, sp, #0
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	607a      	str	r2, [r7, #4]
 8008756:	603b      	str	r3, [r7, #0]
 8008758:	460b      	mov	r3, r1
 800875a:	72fb      	strb	r3, [r7, #11]
	if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	691b      	ldr	r3, [r3, #16]
 8008760:	2b3f      	cmp	r3, #63	@ 0x3f
 8008762:	dc27      	bgt.n	80087b4 <shell_add+0x68>
		h_shell->shell_func_list[h_shell->shell_func_list_size].c = c;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	691a      	ldr	r2, [r3, #16]
 8008768:	68f9      	ldr	r1, [r7, #12]
 800876a:	4613      	mov	r3, r2
 800876c:	005b      	lsls	r3, r3, #1
 800876e:	4413      	add	r3, r2
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	440b      	add	r3, r1
 8008774:	3314      	adds	r3, #20
 8008776:	7afa      	ldrb	r2, [r7, #11]
 8008778:	701a      	strb	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].func = pfunc;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	691a      	ldr	r2, [r3, #16]
 800877e:	68f9      	ldr	r1, [r7, #12]
 8008780:	4613      	mov	r3, r2
 8008782:	005b      	lsls	r3, r3, #1
 8008784:	4413      	add	r3, r2
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	440b      	add	r3, r1
 800878a:	3318      	adds	r3, #24
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].description = description;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	691a      	ldr	r2, [r3, #16]
 8008794:	68f9      	ldr	r1, [r7, #12]
 8008796:	4613      	mov	r3, r2
 8008798:	005b      	lsls	r3, r3, #1
 800879a:	4413      	add	r3, r2
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	440b      	add	r3, r1
 80087a0:	331c      	adds	r3, #28
 80087a2:	683a      	ldr	r2, [r7, #0]
 80087a4:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list_size++;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	691b      	ldr	r3, [r3, #16]
 80087aa:	1c5a      	adds	r2, r3, #1
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	611a      	str	r2, [r3, #16]
		return 0;
 80087b0:	2300      	movs	r3, #0
 80087b2:	e001      	b.n	80087b8 <shell_add+0x6c>
	}

	return -1;
 80087b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3714      	adds	r7, #20
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b090      	sub	sp, #64	@ 0x40
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	781b      	ldrb	r3, [r3, #0]
 80087d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80087d6:	2300      	movs	r3, #0
 80087d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087da:	e041      	b.n	8008860 <shell_exec+0x9c>
		if (h_shell->shell_func_list[i].c == c) {
 80087dc:	6879      	ldr	r1, [r7, #4]
 80087de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80087e0:	4613      	mov	r3, r2
 80087e2:	005b      	lsls	r3, r3, #1
 80087e4:	4413      	add	r3, r2
 80087e6:	009b      	lsls	r3, r3, #2
 80087e8:	440b      	add	r3, r1
 80087ea:	3314      	adds	r3, #20
 80087ec:	781b      	ldrb	r3, [r3, #0]
 80087ee:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80087f2:	429a      	cmp	r2, r3
 80087f4:	d131      	bne.n	800885a <shell_exec+0x96>
			argc = 1;
 80087f6:	2301      	movs	r3, #1
 80087f8:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	637b      	str	r3, [r7, #52]	@ 0x34
 8008802:	e013      	b.n	800882c <shell_exec+0x68>
				if(*p == ' ') {
 8008804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008806:	781b      	ldrb	r3, [r3, #0]
 8008808:	2b20      	cmp	r3, #32
 800880a:	d10c      	bne.n	8008826 <shell_exec+0x62>
					*p = '\0';
 800880c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800880e:	2200      	movs	r2, #0
 8008810:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8008812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008814:	1c5a      	adds	r2, r3, #1
 8008816:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008818:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800881a:	3201      	adds	r2, #1
 800881c:	009b      	lsls	r3, r3, #2
 800881e:	3340      	adds	r3, #64	@ 0x40
 8008820:	443b      	add	r3, r7
 8008822:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8008826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008828:	3301      	adds	r3, #1
 800882a:	637b      	str	r3, [r7, #52]	@ 0x34
 800882c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d002      	beq.n	800883a <shell_exec+0x76>
 8008834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008836:	2b07      	cmp	r3, #7
 8008838:	dde4      	ble.n	8008804 <shell_exec+0x40>
				}
			}

			return h_shell->shell_func_list[i].func(h_shell, argc, argv);
 800883a:	6879      	ldr	r1, [r7, #4]
 800883c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800883e:	4613      	mov	r3, r2
 8008840:	005b      	lsls	r3, r3, #1
 8008842:	4413      	add	r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	440b      	add	r3, r1
 8008848:	3318      	adds	r3, #24
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f107 020c 	add.w	r2, r7, #12
 8008850:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	4798      	blx	r3
 8008856:	4603      	mov	r3, r0
 8008858:	e01c      	b.n	8008894 <shell_exec+0xd0>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800885a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800885c:	3301      	adds	r3, #1
 800885e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	691b      	ldr	r3, [r3, #16]
 8008864:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008866:	429a      	cmp	r2, r3
 8008868:	dbb8      	blt.n	80087dc <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8008870:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008874:	4a09      	ldr	r2, [pc, #36]	@ (800889c <shell_exec+0xd8>)
 8008876:	2128      	movs	r1, #40	@ 0x28
 8008878:	f000 fa4e 	bl	8008d18 <sniprintf>
 800887c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(h_shell, h_shell->print_buffer, size);
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8008884:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008886:	b292      	uxth	r2, r2
 8008888:	4619      	mov	r1, r3
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f7ff feda 	bl	8008644 <uart_write>
	return -1;
 8008890:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8008894:	4618      	mov	r0, r3
 8008896:	3740      	adds	r7, #64	@ 0x40
 8008898:	46bd      	mov	sp, r7
 800889a:	bd80      	pop	{r7, pc}
 800889c:	0800a000 	.word	0x0800a000

080088a0 <shell_run>:

int shell_run(h_shell_t * h_shell) {
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b086      	sub	sp, #24
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
	int reading = 0;
 80088a8:	2300      	movs	r3, #0
 80088aa:	617b      	str	r3, [r7, #20]
	int pos = 0;
 80088ac:	2300      	movs	r3, #0
 80088ae:	613b      	str	r3, [r7, #16]

	while (1) {
		uart_write(h_shell, "> ", 2);
 80088b0:	2202      	movs	r2, #2
 80088b2:	4938      	ldr	r1, [pc, #224]	@ (8008994 <shell_run+0xf4>)
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f7ff fec5 	bl	8008644 <uart_write>
		reading = 1;
 80088ba:	2301      	movs	r3, #1
 80088bc:	617b      	str	r3, [r7, #20]

		while(reading) {
 80088be:	e05d      	b.n	800897c <shell_run+0xdc>
			char c = uart_read(h_shell);
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f7ff feaf 	bl	8008624 <uart_read>
 80088c6:	4603      	mov	r3, r0
 80088c8:	72fb      	strb	r3, [r7, #11]
			int size;

			switch (c) {
 80088ca:	7afb      	ldrb	r3, [r7, #11]
 80088cc:	2b08      	cmp	r3, #8
 80088ce:	d034      	beq.n	800893a <shell_run+0x9a>
 80088d0:	2b0d      	cmp	r3, #13
 80088d2:	d13e      	bne.n	8008952 <shell_run+0xb2>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80088da:	4a2f      	ldr	r2, [pc, #188]	@ (8008998 <shell_run+0xf8>)
 80088dc:	2128      	movs	r1, #40	@ 0x28
 80088de:	4618      	mov	r0, r3
 80088e0:	f000 fa1a 	bl	8008d18 <sniprintf>
 80088e4:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80088ec:	68fa      	ldr	r2, [r7, #12]
 80088ee:	b292      	uxth	r2, r2
 80088f0:	4619      	mov	r1, r3
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f7ff fea6 	bl	8008644 <uart_write>
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	1c5a      	adds	r2, r3, #1
 80088fc:	613a      	str	r2, [r7, #16]
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	4413      	add	r3, r2
 8008902:	2200      	movs	r2, #0
 8008904:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 8008914:	4a21      	ldr	r2, [pc, #132]	@ (800899c <shell_run+0xfc>)
 8008916:	2128      	movs	r1, #40	@ 0x28
 8008918:	f000 f9fe 	bl	8008d18 <sniprintf>
 800891c:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8008924:	68fa      	ldr	r2, [r7, #12]
 8008926:	b292      	uxth	r2, r2
 8008928:	4619      	mov	r1, r3
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f7ff fe8a 	bl	8008644 <uart_write>
				reading = 0;        //exit read loop
 8008930:	2300      	movs	r3, #0
 8008932:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8008934:	2300      	movs	r3, #0
 8008936:	613b      	str	r3, [r7, #16]
				break;
 8008938:	e020      	b.n	800897c <shell_run+0xdc>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	2b00      	cmp	r3, #0
 800893e:	dd1c      	ble.n	800897a <shell_run+0xda>
					pos--;          //remove it in buffer
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	3b01      	subs	r3, #1
 8008944:	613b      	str	r3, [r7, #16]

					uart_write(h_shell, "\b \b", 3);	// delete the char on the terminal
 8008946:	2203      	movs	r2, #3
 8008948:	4915      	ldr	r1, [pc, #84]	@ (80089a0 <shell_run+0x100>)
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f7ff fe7a 	bl	8008644 <uart_write>
				}
				break;
 8008950:	e013      	b.n	800897a <shell_run+0xda>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE-1) {
 8008952:	693b      	ldr	r3, [r7, #16]
 8008954:	2b26      	cmp	r3, #38	@ 0x26
 8008956:	dc11      	bgt.n	800897c <shell_run+0xdc>
					uart_write(h_shell, &c, 1);
 8008958:	f107 030b 	add.w	r3, r7, #11
 800895c:	2201      	movs	r2, #1
 800895e:	4619      	mov	r1, r3
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f7ff fe6f 	bl	8008644 <uart_write>
					h_shell->cmd_buffer[pos++] = c; //store
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	1c5a      	adds	r2, r3, #1
 800896a:	613a      	str	r2, [r7, #16]
 800896c:	7af9      	ldrb	r1, [r7, #11]
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	4413      	add	r3, r2
 8008972:	460a      	mov	r2, r1
 8008974:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
 8008978:	e000      	b.n	800897c <shell_run+0xdc>
				break;
 800897a:	bf00      	nop
		while(reading) {
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d19e      	bne.n	80088c0 <shell_run+0x20>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 8008988:	4619      	mov	r1, r3
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f7ff ff1a 	bl	80087c4 <shell_exec>
		uart_write(h_shell, "> ", 2);
 8008990:	e78e      	b.n	80088b0 <shell_run+0x10>
 8008992:	bf00      	nop
 8008994:	0800a018 	.word	0x0800a018
 8008998:	0800a01c 	.word	0x0800a01c
 800899c:	0800a020 	.word	0x0800a020
 80089a0:	0800a028 	.word	0x0800a028

080089a4 <atoi>:
 80089a4:	220a      	movs	r2, #10
 80089a6:	2100      	movs	r1, #0
 80089a8:	f000 b87a 	b.w	8008aa0 <strtol>

080089ac <_strtol_l.isra.0>:
 80089ac:	2b24      	cmp	r3, #36	@ 0x24
 80089ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089b2:	4686      	mov	lr, r0
 80089b4:	4690      	mov	r8, r2
 80089b6:	d801      	bhi.n	80089bc <_strtol_l.isra.0+0x10>
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d106      	bne.n	80089ca <_strtol_l.isra.0+0x1e>
 80089bc:	f000 fb66 	bl	800908c <__errno>
 80089c0:	2316      	movs	r3, #22
 80089c2:	6003      	str	r3, [r0, #0]
 80089c4:	2000      	movs	r0, #0
 80089c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089ca:	4834      	ldr	r0, [pc, #208]	@ (8008a9c <_strtol_l.isra.0+0xf0>)
 80089cc:	460d      	mov	r5, r1
 80089ce:	462a      	mov	r2, r5
 80089d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80089d4:	5d06      	ldrb	r6, [r0, r4]
 80089d6:	f016 0608 	ands.w	r6, r6, #8
 80089da:	d1f8      	bne.n	80089ce <_strtol_l.isra.0+0x22>
 80089dc:	2c2d      	cmp	r4, #45	@ 0x2d
 80089de:	d110      	bne.n	8008a02 <_strtol_l.isra.0+0x56>
 80089e0:	782c      	ldrb	r4, [r5, #0]
 80089e2:	2601      	movs	r6, #1
 80089e4:	1c95      	adds	r5, r2, #2
 80089e6:	f033 0210 	bics.w	r2, r3, #16
 80089ea:	d115      	bne.n	8008a18 <_strtol_l.isra.0+0x6c>
 80089ec:	2c30      	cmp	r4, #48	@ 0x30
 80089ee:	d10d      	bne.n	8008a0c <_strtol_l.isra.0+0x60>
 80089f0:	782a      	ldrb	r2, [r5, #0]
 80089f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80089f6:	2a58      	cmp	r2, #88	@ 0x58
 80089f8:	d108      	bne.n	8008a0c <_strtol_l.isra.0+0x60>
 80089fa:	786c      	ldrb	r4, [r5, #1]
 80089fc:	3502      	adds	r5, #2
 80089fe:	2310      	movs	r3, #16
 8008a00:	e00a      	b.n	8008a18 <_strtol_l.isra.0+0x6c>
 8008a02:	2c2b      	cmp	r4, #43	@ 0x2b
 8008a04:	bf04      	itt	eq
 8008a06:	782c      	ldrbeq	r4, [r5, #0]
 8008a08:	1c95      	addeq	r5, r2, #2
 8008a0a:	e7ec      	b.n	80089e6 <_strtol_l.isra.0+0x3a>
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d1f6      	bne.n	80089fe <_strtol_l.isra.0+0x52>
 8008a10:	2c30      	cmp	r4, #48	@ 0x30
 8008a12:	bf14      	ite	ne
 8008a14:	230a      	movne	r3, #10
 8008a16:	2308      	moveq	r3, #8
 8008a18:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008a1c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8008a20:	2200      	movs	r2, #0
 8008a22:	fbbc f9f3 	udiv	r9, ip, r3
 8008a26:	4610      	mov	r0, r2
 8008a28:	fb03 ca19 	mls	sl, r3, r9, ip
 8008a2c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008a30:	2f09      	cmp	r7, #9
 8008a32:	d80f      	bhi.n	8008a54 <_strtol_l.isra.0+0xa8>
 8008a34:	463c      	mov	r4, r7
 8008a36:	42a3      	cmp	r3, r4
 8008a38:	dd1b      	ble.n	8008a72 <_strtol_l.isra.0+0xc6>
 8008a3a:	1c57      	adds	r7, r2, #1
 8008a3c:	d007      	beq.n	8008a4e <_strtol_l.isra.0+0xa2>
 8008a3e:	4581      	cmp	r9, r0
 8008a40:	d314      	bcc.n	8008a6c <_strtol_l.isra.0+0xc0>
 8008a42:	d101      	bne.n	8008a48 <_strtol_l.isra.0+0x9c>
 8008a44:	45a2      	cmp	sl, r4
 8008a46:	db11      	blt.n	8008a6c <_strtol_l.isra.0+0xc0>
 8008a48:	fb00 4003 	mla	r0, r0, r3, r4
 8008a4c:	2201      	movs	r2, #1
 8008a4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a52:	e7eb      	b.n	8008a2c <_strtol_l.isra.0+0x80>
 8008a54:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008a58:	2f19      	cmp	r7, #25
 8008a5a:	d801      	bhi.n	8008a60 <_strtol_l.isra.0+0xb4>
 8008a5c:	3c37      	subs	r4, #55	@ 0x37
 8008a5e:	e7ea      	b.n	8008a36 <_strtol_l.isra.0+0x8a>
 8008a60:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008a64:	2f19      	cmp	r7, #25
 8008a66:	d804      	bhi.n	8008a72 <_strtol_l.isra.0+0xc6>
 8008a68:	3c57      	subs	r4, #87	@ 0x57
 8008a6a:	e7e4      	b.n	8008a36 <_strtol_l.isra.0+0x8a>
 8008a6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a70:	e7ed      	b.n	8008a4e <_strtol_l.isra.0+0xa2>
 8008a72:	1c53      	adds	r3, r2, #1
 8008a74:	d108      	bne.n	8008a88 <_strtol_l.isra.0+0xdc>
 8008a76:	2322      	movs	r3, #34	@ 0x22
 8008a78:	f8ce 3000 	str.w	r3, [lr]
 8008a7c:	4660      	mov	r0, ip
 8008a7e:	f1b8 0f00 	cmp.w	r8, #0
 8008a82:	d0a0      	beq.n	80089c6 <_strtol_l.isra.0+0x1a>
 8008a84:	1e69      	subs	r1, r5, #1
 8008a86:	e006      	b.n	8008a96 <_strtol_l.isra.0+0xea>
 8008a88:	b106      	cbz	r6, 8008a8c <_strtol_l.isra.0+0xe0>
 8008a8a:	4240      	negs	r0, r0
 8008a8c:	f1b8 0f00 	cmp.w	r8, #0
 8008a90:	d099      	beq.n	80089c6 <_strtol_l.isra.0+0x1a>
 8008a92:	2a00      	cmp	r2, #0
 8008a94:	d1f6      	bne.n	8008a84 <_strtol_l.isra.0+0xd8>
 8008a96:	f8c8 1000 	str.w	r1, [r8]
 8008a9a:	e794      	b.n	80089c6 <_strtol_l.isra.0+0x1a>
 8008a9c:	0800a075 	.word	0x0800a075

08008aa0 <strtol>:
 8008aa0:	4613      	mov	r3, r2
 8008aa2:	460a      	mov	r2, r1
 8008aa4:	4601      	mov	r1, r0
 8008aa6:	4802      	ldr	r0, [pc, #8]	@ (8008ab0 <strtol+0x10>)
 8008aa8:	6800      	ldr	r0, [r0, #0]
 8008aaa:	f7ff bf7f 	b.w	80089ac <_strtol_l.isra.0>
 8008aae:	bf00      	nop
 8008ab0:	20000380 	.word	0x20000380

08008ab4 <std>:
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	b510      	push	{r4, lr}
 8008ab8:	4604      	mov	r4, r0
 8008aba:	e9c0 3300 	strd	r3, r3, [r0]
 8008abe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ac2:	6083      	str	r3, [r0, #8]
 8008ac4:	8181      	strh	r1, [r0, #12]
 8008ac6:	6643      	str	r3, [r0, #100]	@ 0x64
 8008ac8:	81c2      	strh	r2, [r0, #14]
 8008aca:	6183      	str	r3, [r0, #24]
 8008acc:	4619      	mov	r1, r3
 8008ace:	2208      	movs	r2, #8
 8008ad0:	305c      	adds	r0, #92	@ 0x5c
 8008ad2:	f000 fa2f 	bl	8008f34 <memset>
 8008ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8008b0c <std+0x58>)
 8008ad8:	6263      	str	r3, [r4, #36]	@ 0x24
 8008ada:	4b0d      	ldr	r3, [pc, #52]	@ (8008b10 <std+0x5c>)
 8008adc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008ade:	4b0d      	ldr	r3, [pc, #52]	@ (8008b14 <std+0x60>)
 8008ae0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8008b18 <std+0x64>)
 8008ae4:	6323      	str	r3, [r4, #48]	@ 0x30
 8008ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8008b1c <std+0x68>)
 8008ae8:	6224      	str	r4, [r4, #32]
 8008aea:	429c      	cmp	r4, r3
 8008aec:	d006      	beq.n	8008afc <std+0x48>
 8008aee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008af2:	4294      	cmp	r4, r2
 8008af4:	d002      	beq.n	8008afc <std+0x48>
 8008af6:	33d0      	adds	r3, #208	@ 0xd0
 8008af8:	429c      	cmp	r4, r3
 8008afa:	d105      	bne.n	8008b08 <std+0x54>
 8008afc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b04:	f000 baec 	b.w	80090e0 <__retarget_lock_init_recursive>
 8008b08:	bd10      	pop	{r4, pc}
 8008b0a:	bf00      	nop
 8008b0c:	08008d85 	.word	0x08008d85
 8008b10:	08008da7 	.word	0x08008da7
 8008b14:	08008ddf 	.word	0x08008ddf
 8008b18:	08008e03 	.word	0x08008e03
 8008b1c:	20005d88 	.word	0x20005d88

08008b20 <stdio_exit_handler>:
 8008b20:	4a02      	ldr	r2, [pc, #8]	@ (8008b2c <stdio_exit_handler+0xc>)
 8008b22:	4903      	ldr	r1, [pc, #12]	@ (8008b30 <stdio_exit_handler+0x10>)
 8008b24:	4803      	ldr	r0, [pc, #12]	@ (8008b34 <stdio_exit_handler+0x14>)
 8008b26:	f000 b869 	b.w	8008bfc <_fwalk_sglue>
 8008b2a:	bf00      	nop
 8008b2c:	20000374 	.word	0x20000374
 8008b30:	08009c49 	.word	0x08009c49
 8008b34:	20000384 	.word	0x20000384

08008b38 <cleanup_stdio>:
 8008b38:	6841      	ldr	r1, [r0, #4]
 8008b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8008b6c <cleanup_stdio+0x34>)
 8008b3c:	4299      	cmp	r1, r3
 8008b3e:	b510      	push	{r4, lr}
 8008b40:	4604      	mov	r4, r0
 8008b42:	d001      	beq.n	8008b48 <cleanup_stdio+0x10>
 8008b44:	f001 f880 	bl	8009c48 <_fflush_r>
 8008b48:	68a1      	ldr	r1, [r4, #8]
 8008b4a:	4b09      	ldr	r3, [pc, #36]	@ (8008b70 <cleanup_stdio+0x38>)
 8008b4c:	4299      	cmp	r1, r3
 8008b4e:	d002      	beq.n	8008b56 <cleanup_stdio+0x1e>
 8008b50:	4620      	mov	r0, r4
 8008b52:	f001 f879 	bl	8009c48 <_fflush_r>
 8008b56:	68e1      	ldr	r1, [r4, #12]
 8008b58:	4b06      	ldr	r3, [pc, #24]	@ (8008b74 <cleanup_stdio+0x3c>)
 8008b5a:	4299      	cmp	r1, r3
 8008b5c:	d004      	beq.n	8008b68 <cleanup_stdio+0x30>
 8008b5e:	4620      	mov	r0, r4
 8008b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b64:	f001 b870 	b.w	8009c48 <_fflush_r>
 8008b68:	bd10      	pop	{r4, pc}
 8008b6a:	bf00      	nop
 8008b6c:	20005d88 	.word	0x20005d88
 8008b70:	20005df0 	.word	0x20005df0
 8008b74:	20005e58 	.word	0x20005e58

08008b78 <global_stdio_init.part.0>:
 8008b78:	b510      	push	{r4, lr}
 8008b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8008ba8 <global_stdio_init.part.0+0x30>)
 8008b7c:	4c0b      	ldr	r4, [pc, #44]	@ (8008bac <global_stdio_init.part.0+0x34>)
 8008b7e:	4a0c      	ldr	r2, [pc, #48]	@ (8008bb0 <global_stdio_init.part.0+0x38>)
 8008b80:	601a      	str	r2, [r3, #0]
 8008b82:	4620      	mov	r0, r4
 8008b84:	2200      	movs	r2, #0
 8008b86:	2104      	movs	r1, #4
 8008b88:	f7ff ff94 	bl	8008ab4 <std>
 8008b8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008b90:	2201      	movs	r2, #1
 8008b92:	2109      	movs	r1, #9
 8008b94:	f7ff ff8e 	bl	8008ab4 <std>
 8008b98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008b9c:	2202      	movs	r2, #2
 8008b9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ba2:	2112      	movs	r1, #18
 8008ba4:	f7ff bf86 	b.w	8008ab4 <std>
 8008ba8:	20005ec0 	.word	0x20005ec0
 8008bac:	20005d88 	.word	0x20005d88
 8008bb0:	08008b21 	.word	0x08008b21

08008bb4 <__sfp_lock_acquire>:
 8008bb4:	4801      	ldr	r0, [pc, #4]	@ (8008bbc <__sfp_lock_acquire+0x8>)
 8008bb6:	f000 ba94 	b.w	80090e2 <__retarget_lock_acquire_recursive>
 8008bba:	bf00      	nop
 8008bbc:	20005ec9 	.word	0x20005ec9

08008bc0 <__sfp_lock_release>:
 8008bc0:	4801      	ldr	r0, [pc, #4]	@ (8008bc8 <__sfp_lock_release+0x8>)
 8008bc2:	f000 ba8f 	b.w	80090e4 <__retarget_lock_release_recursive>
 8008bc6:	bf00      	nop
 8008bc8:	20005ec9 	.word	0x20005ec9

08008bcc <__sinit>:
 8008bcc:	b510      	push	{r4, lr}
 8008bce:	4604      	mov	r4, r0
 8008bd0:	f7ff fff0 	bl	8008bb4 <__sfp_lock_acquire>
 8008bd4:	6a23      	ldr	r3, [r4, #32]
 8008bd6:	b11b      	cbz	r3, 8008be0 <__sinit+0x14>
 8008bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bdc:	f7ff bff0 	b.w	8008bc0 <__sfp_lock_release>
 8008be0:	4b04      	ldr	r3, [pc, #16]	@ (8008bf4 <__sinit+0x28>)
 8008be2:	6223      	str	r3, [r4, #32]
 8008be4:	4b04      	ldr	r3, [pc, #16]	@ (8008bf8 <__sinit+0x2c>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d1f5      	bne.n	8008bd8 <__sinit+0xc>
 8008bec:	f7ff ffc4 	bl	8008b78 <global_stdio_init.part.0>
 8008bf0:	e7f2      	b.n	8008bd8 <__sinit+0xc>
 8008bf2:	bf00      	nop
 8008bf4:	08008b39 	.word	0x08008b39
 8008bf8:	20005ec0 	.word	0x20005ec0

08008bfc <_fwalk_sglue>:
 8008bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c00:	4607      	mov	r7, r0
 8008c02:	4688      	mov	r8, r1
 8008c04:	4614      	mov	r4, r2
 8008c06:	2600      	movs	r6, #0
 8008c08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008c0c:	f1b9 0901 	subs.w	r9, r9, #1
 8008c10:	d505      	bpl.n	8008c1e <_fwalk_sglue+0x22>
 8008c12:	6824      	ldr	r4, [r4, #0]
 8008c14:	2c00      	cmp	r4, #0
 8008c16:	d1f7      	bne.n	8008c08 <_fwalk_sglue+0xc>
 8008c18:	4630      	mov	r0, r6
 8008c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c1e:	89ab      	ldrh	r3, [r5, #12]
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d907      	bls.n	8008c34 <_fwalk_sglue+0x38>
 8008c24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008c28:	3301      	adds	r3, #1
 8008c2a:	d003      	beq.n	8008c34 <_fwalk_sglue+0x38>
 8008c2c:	4629      	mov	r1, r5
 8008c2e:	4638      	mov	r0, r7
 8008c30:	47c0      	blx	r8
 8008c32:	4306      	orrs	r6, r0
 8008c34:	3568      	adds	r5, #104	@ 0x68
 8008c36:	e7e9      	b.n	8008c0c <_fwalk_sglue+0x10>

08008c38 <iprintf>:
 8008c38:	b40f      	push	{r0, r1, r2, r3}
 8008c3a:	b507      	push	{r0, r1, r2, lr}
 8008c3c:	4906      	ldr	r1, [pc, #24]	@ (8008c58 <iprintf+0x20>)
 8008c3e:	ab04      	add	r3, sp, #16
 8008c40:	6808      	ldr	r0, [r1, #0]
 8008c42:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c46:	6881      	ldr	r1, [r0, #8]
 8008c48:	9301      	str	r3, [sp, #4]
 8008c4a:	f000 fcd5 	bl	80095f8 <_vfiprintf_r>
 8008c4e:	b003      	add	sp, #12
 8008c50:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c54:	b004      	add	sp, #16
 8008c56:	4770      	bx	lr
 8008c58:	20000380 	.word	0x20000380

08008c5c <_puts_r>:
 8008c5c:	6a03      	ldr	r3, [r0, #32]
 8008c5e:	b570      	push	{r4, r5, r6, lr}
 8008c60:	6884      	ldr	r4, [r0, #8]
 8008c62:	4605      	mov	r5, r0
 8008c64:	460e      	mov	r6, r1
 8008c66:	b90b      	cbnz	r3, 8008c6c <_puts_r+0x10>
 8008c68:	f7ff ffb0 	bl	8008bcc <__sinit>
 8008c6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c6e:	07db      	lsls	r3, r3, #31
 8008c70:	d405      	bmi.n	8008c7e <_puts_r+0x22>
 8008c72:	89a3      	ldrh	r3, [r4, #12]
 8008c74:	0598      	lsls	r0, r3, #22
 8008c76:	d402      	bmi.n	8008c7e <_puts_r+0x22>
 8008c78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c7a:	f000 fa32 	bl	80090e2 <__retarget_lock_acquire_recursive>
 8008c7e:	89a3      	ldrh	r3, [r4, #12]
 8008c80:	0719      	lsls	r1, r3, #28
 8008c82:	d502      	bpl.n	8008c8a <_puts_r+0x2e>
 8008c84:	6923      	ldr	r3, [r4, #16]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d135      	bne.n	8008cf6 <_puts_r+0x9a>
 8008c8a:	4621      	mov	r1, r4
 8008c8c:	4628      	mov	r0, r5
 8008c8e:	f000 f8fb 	bl	8008e88 <__swsetup_r>
 8008c92:	b380      	cbz	r0, 8008cf6 <_puts_r+0x9a>
 8008c94:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8008c98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c9a:	07da      	lsls	r2, r3, #31
 8008c9c:	d405      	bmi.n	8008caa <_puts_r+0x4e>
 8008c9e:	89a3      	ldrh	r3, [r4, #12]
 8008ca0:	059b      	lsls	r3, r3, #22
 8008ca2:	d402      	bmi.n	8008caa <_puts_r+0x4e>
 8008ca4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ca6:	f000 fa1d 	bl	80090e4 <__retarget_lock_release_recursive>
 8008caa:	4628      	mov	r0, r5
 8008cac:	bd70      	pop	{r4, r5, r6, pc}
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	da04      	bge.n	8008cbc <_puts_r+0x60>
 8008cb2:	69a2      	ldr	r2, [r4, #24]
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	dc17      	bgt.n	8008ce8 <_puts_r+0x8c>
 8008cb8:	290a      	cmp	r1, #10
 8008cba:	d015      	beq.n	8008ce8 <_puts_r+0x8c>
 8008cbc:	6823      	ldr	r3, [r4, #0]
 8008cbe:	1c5a      	adds	r2, r3, #1
 8008cc0:	6022      	str	r2, [r4, #0]
 8008cc2:	7019      	strb	r1, [r3, #0]
 8008cc4:	68a3      	ldr	r3, [r4, #8]
 8008cc6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008cca:	3b01      	subs	r3, #1
 8008ccc:	60a3      	str	r3, [r4, #8]
 8008cce:	2900      	cmp	r1, #0
 8008cd0:	d1ed      	bne.n	8008cae <_puts_r+0x52>
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	da11      	bge.n	8008cfa <_puts_r+0x9e>
 8008cd6:	4622      	mov	r2, r4
 8008cd8:	210a      	movs	r1, #10
 8008cda:	4628      	mov	r0, r5
 8008cdc:	f000 f895 	bl	8008e0a <__swbuf_r>
 8008ce0:	3001      	adds	r0, #1
 8008ce2:	d0d7      	beq.n	8008c94 <_puts_r+0x38>
 8008ce4:	250a      	movs	r5, #10
 8008ce6:	e7d7      	b.n	8008c98 <_puts_r+0x3c>
 8008ce8:	4622      	mov	r2, r4
 8008cea:	4628      	mov	r0, r5
 8008cec:	f000 f88d 	bl	8008e0a <__swbuf_r>
 8008cf0:	3001      	adds	r0, #1
 8008cf2:	d1e7      	bne.n	8008cc4 <_puts_r+0x68>
 8008cf4:	e7ce      	b.n	8008c94 <_puts_r+0x38>
 8008cf6:	3e01      	subs	r6, #1
 8008cf8:	e7e4      	b.n	8008cc4 <_puts_r+0x68>
 8008cfa:	6823      	ldr	r3, [r4, #0]
 8008cfc:	1c5a      	adds	r2, r3, #1
 8008cfe:	6022      	str	r2, [r4, #0]
 8008d00:	220a      	movs	r2, #10
 8008d02:	701a      	strb	r2, [r3, #0]
 8008d04:	e7ee      	b.n	8008ce4 <_puts_r+0x88>
	...

08008d08 <puts>:
 8008d08:	4b02      	ldr	r3, [pc, #8]	@ (8008d14 <puts+0xc>)
 8008d0a:	4601      	mov	r1, r0
 8008d0c:	6818      	ldr	r0, [r3, #0]
 8008d0e:	f7ff bfa5 	b.w	8008c5c <_puts_r>
 8008d12:	bf00      	nop
 8008d14:	20000380 	.word	0x20000380

08008d18 <sniprintf>:
 8008d18:	b40c      	push	{r2, r3}
 8008d1a:	b530      	push	{r4, r5, lr}
 8008d1c:	4b18      	ldr	r3, [pc, #96]	@ (8008d80 <sniprintf+0x68>)
 8008d1e:	1e0c      	subs	r4, r1, #0
 8008d20:	681d      	ldr	r5, [r3, #0]
 8008d22:	b09d      	sub	sp, #116	@ 0x74
 8008d24:	da08      	bge.n	8008d38 <sniprintf+0x20>
 8008d26:	238b      	movs	r3, #139	@ 0x8b
 8008d28:	602b      	str	r3, [r5, #0]
 8008d2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008d2e:	b01d      	add	sp, #116	@ 0x74
 8008d30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008d34:	b002      	add	sp, #8
 8008d36:	4770      	bx	lr
 8008d38:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008d3c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008d40:	f04f 0300 	mov.w	r3, #0
 8008d44:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008d46:	bf14      	ite	ne
 8008d48:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8008d4c:	4623      	moveq	r3, r4
 8008d4e:	9304      	str	r3, [sp, #16]
 8008d50:	9307      	str	r3, [sp, #28]
 8008d52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008d56:	9002      	str	r0, [sp, #8]
 8008d58:	9006      	str	r0, [sp, #24]
 8008d5a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008d5e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008d60:	ab21      	add	r3, sp, #132	@ 0x84
 8008d62:	a902      	add	r1, sp, #8
 8008d64:	4628      	mov	r0, r5
 8008d66:	9301      	str	r3, [sp, #4]
 8008d68:	f000 fb20 	bl	80093ac <_svfiprintf_r>
 8008d6c:	1c43      	adds	r3, r0, #1
 8008d6e:	bfbc      	itt	lt
 8008d70:	238b      	movlt	r3, #139	@ 0x8b
 8008d72:	602b      	strlt	r3, [r5, #0]
 8008d74:	2c00      	cmp	r4, #0
 8008d76:	d0da      	beq.n	8008d2e <sniprintf+0x16>
 8008d78:	9b02      	ldr	r3, [sp, #8]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	701a      	strb	r2, [r3, #0]
 8008d7e:	e7d6      	b.n	8008d2e <sniprintf+0x16>
 8008d80:	20000380 	.word	0x20000380

08008d84 <__sread>:
 8008d84:	b510      	push	{r4, lr}
 8008d86:	460c      	mov	r4, r1
 8008d88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d8c:	f000 f95a 	bl	8009044 <_read_r>
 8008d90:	2800      	cmp	r0, #0
 8008d92:	bfab      	itete	ge
 8008d94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008d96:	89a3      	ldrhlt	r3, [r4, #12]
 8008d98:	181b      	addge	r3, r3, r0
 8008d9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008d9e:	bfac      	ite	ge
 8008da0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008da2:	81a3      	strhlt	r3, [r4, #12]
 8008da4:	bd10      	pop	{r4, pc}

08008da6 <__swrite>:
 8008da6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008daa:	461f      	mov	r7, r3
 8008dac:	898b      	ldrh	r3, [r1, #12]
 8008dae:	05db      	lsls	r3, r3, #23
 8008db0:	4605      	mov	r5, r0
 8008db2:	460c      	mov	r4, r1
 8008db4:	4616      	mov	r6, r2
 8008db6:	d505      	bpl.n	8008dc4 <__swrite+0x1e>
 8008db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	f000 f92e 	bl	8009020 <_lseek_r>
 8008dc4:	89a3      	ldrh	r3, [r4, #12]
 8008dc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008dca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008dce:	81a3      	strh	r3, [r4, #12]
 8008dd0:	4632      	mov	r2, r6
 8008dd2:	463b      	mov	r3, r7
 8008dd4:	4628      	mov	r0, r5
 8008dd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dda:	f000 b945 	b.w	8009068 <_write_r>

08008dde <__sseek>:
 8008dde:	b510      	push	{r4, lr}
 8008de0:	460c      	mov	r4, r1
 8008de2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008de6:	f000 f91b 	bl	8009020 <_lseek_r>
 8008dea:	1c43      	adds	r3, r0, #1
 8008dec:	89a3      	ldrh	r3, [r4, #12]
 8008dee:	bf15      	itete	ne
 8008df0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008df2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008df6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008dfa:	81a3      	strheq	r3, [r4, #12]
 8008dfc:	bf18      	it	ne
 8008dfe:	81a3      	strhne	r3, [r4, #12]
 8008e00:	bd10      	pop	{r4, pc}

08008e02 <__sclose>:
 8008e02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e06:	f000 b89d 	b.w	8008f44 <_close_r>

08008e0a <__swbuf_r>:
 8008e0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e0c:	460e      	mov	r6, r1
 8008e0e:	4614      	mov	r4, r2
 8008e10:	4605      	mov	r5, r0
 8008e12:	b118      	cbz	r0, 8008e1c <__swbuf_r+0x12>
 8008e14:	6a03      	ldr	r3, [r0, #32]
 8008e16:	b90b      	cbnz	r3, 8008e1c <__swbuf_r+0x12>
 8008e18:	f7ff fed8 	bl	8008bcc <__sinit>
 8008e1c:	69a3      	ldr	r3, [r4, #24]
 8008e1e:	60a3      	str	r3, [r4, #8]
 8008e20:	89a3      	ldrh	r3, [r4, #12]
 8008e22:	071a      	lsls	r2, r3, #28
 8008e24:	d501      	bpl.n	8008e2a <__swbuf_r+0x20>
 8008e26:	6923      	ldr	r3, [r4, #16]
 8008e28:	b943      	cbnz	r3, 8008e3c <__swbuf_r+0x32>
 8008e2a:	4621      	mov	r1, r4
 8008e2c:	4628      	mov	r0, r5
 8008e2e:	f000 f82b 	bl	8008e88 <__swsetup_r>
 8008e32:	b118      	cbz	r0, 8008e3c <__swbuf_r+0x32>
 8008e34:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008e38:	4638      	mov	r0, r7
 8008e3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e3c:	6823      	ldr	r3, [r4, #0]
 8008e3e:	6922      	ldr	r2, [r4, #16]
 8008e40:	1a98      	subs	r0, r3, r2
 8008e42:	6963      	ldr	r3, [r4, #20]
 8008e44:	b2f6      	uxtb	r6, r6
 8008e46:	4283      	cmp	r3, r0
 8008e48:	4637      	mov	r7, r6
 8008e4a:	dc05      	bgt.n	8008e58 <__swbuf_r+0x4e>
 8008e4c:	4621      	mov	r1, r4
 8008e4e:	4628      	mov	r0, r5
 8008e50:	f000 fefa 	bl	8009c48 <_fflush_r>
 8008e54:	2800      	cmp	r0, #0
 8008e56:	d1ed      	bne.n	8008e34 <__swbuf_r+0x2a>
 8008e58:	68a3      	ldr	r3, [r4, #8]
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	60a3      	str	r3, [r4, #8]
 8008e5e:	6823      	ldr	r3, [r4, #0]
 8008e60:	1c5a      	adds	r2, r3, #1
 8008e62:	6022      	str	r2, [r4, #0]
 8008e64:	701e      	strb	r6, [r3, #0]
 8008e66:	6962      	ldr	r2, [r4, #20]
 8008e68:	1c43      	adds	r3, r0, #1
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d004      	beq.n	8008e78 <__swbuf_r+0x6e>
 8008e6e:	89a3      	ldrh	r3, [r4, #12]
 8008e70:	07db      	lsls	r3, r3, #31
 8008e72:	d5e1      	bpl.n	8008e38 <__swbuf_r+0x2e>
 8008e74:	2e0a      	cmp	r6, #10
 8008e76:	d1df      	bne.n	8008e38 <__swbuf_r+0x2e>
 8008e78:	4621      	mov	r1, r4
 8008e7a:	4628      	mov	r0, r5
 8008e7c:	f000 fee4 	bl	8009c48 <_fflush_r>
 8008e80:	2800      	cmp	r0, #0
 8008e82:	d0d9      	beq.n	8008e38 <__swbuf_r+0x2e>
 8008e84:	e7d6      	b.n	8008e34 <__swbuf_r+0x2a>
	...

08008e88 <__swsetup_r>:
 8008e88:	b538      	push	{r3, r4, r5, lr}
 8008e8a:	4b29      	ldr	r3, [pc, #164]	@ (8008f30 <__swsetup_r+0xa8>)
 8008e8c:	4605      	mov	r5, r0
 8008e8e:	6818      	ldr	r0, [r3, #0]
 8008e90:	460c      	mov	r4, r1
 8008e92:	b118      	cbz	r0, 8008e9c <__swsetup_r+0x14>
 8008e94:	6a03      	ldr	r3, [r0, #32]
 8008e96:	b90b      	cbnz	r3, 8008e9c <__swsetup_r+0x14>
 8008e98:	f7ff fe98 	bl	8008bcc <__sinit>
 8008e9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ea0:	0719      	lsls	r1, r3, #28
 8008ea2:	d422      	bmi.n	8008eea <__swsetup_r+0x62>
 8008ea4:	06da      	lsls	r2, r3, #27
 8008ea6:	d407      	bmi.n	8008eb8 <__swsetup_r+0x30>
 8008ea8:	2209      	movs	r2, #9
 8008eaa:	602a      	str	r2, [r5, #0]
 8008eac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008eb0:	81a3      	strh	r3, [r4, #12]
 8008eb2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008eb6:	e033      	b.n	8008f20 <__swsetup_r+0x98>
 8008eb8:	0758      	lsls	r0, r3, #29
 8008eba:	d512      	bpl.n	8008ee2 <__swsetup_r+0x5a>
 8008ebc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ebe:	b141      	cbz	r1, 8008ed2 <__swsetup_r+0x4a>
 8008ec0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ec4:	4299      	cmp	r1, r3
 8008ec6:	d002      	beq.n	8008ece <__swsetup_r+0x46>
 8008ec8:	4628      	mov	r0, r5
 8008eca:	f000 f91b 	bl	8009104 <_free_r>
 8008ece:	2300      	movs	r3, #0
 8008ed0:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ed2:	89a3      	ldrh	r3, [r4, #12]
 8008ed4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008ed8:	81a3      	strh	r3, [r4, #12]
 8008eda:	2300      	movs	r3, #0
 8008edc:	6063      	str	r3, [r4, #4]
 8008ede:	6923      	ldr	r3, [r4, #16]
 8008ee0:	6023      	str	r3, [r4, #0]
 8008ee2:	89a3      	ldrh	r3, [r4, #12]
 8008ee4:	f043 0308 	orr.w	r3, r3, #8
 8008ee8:	81a3      	strh	r3, [r4, #12]
 8008eea:	6923      	ldr	r3, [r4, #16]
 8008eec:	b94b      	cbnz	r3, 8008f02 <__swsetup_r+0x7a>
 8008eee:	89a3      	ldrh	r3, [r4, #12]
 8008ef0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008ef4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ef8:	d003      	beq.n	8008f02 <__swsetup_r+0x7a>
 8008efa:	4621      	mov	r1, r4
 8008efc:	4628      	mov	r0, r5
 8008efe:	f000 fef1 	bl	8009ce4 <__smakebuf_r>
 8008f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f06:	f013 0201 	ands.w	r2, r3, #1
 8008f0a:	d00a      	beq.n	8008f22 <__swsetup_r+0x9a>
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	60a2      	str	r2, [r4, #8]
 8008f10:	6962      	ldr	r2, [r4, #20]
 8008f12:	4252      	negs	r2, r2
 8008f14:	61a2      	str	r2, [r4, #24]
 8008f16:	6922      	ldr	r2, [r4, #16]
 8008f18:	b942      	cbnz	r2, 8008f2c <__swsetup_r+0xa4>
 8008f1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008f1e:	d1c5      	bne.n	8008eac <__swsetup_r+0x24>
 8008f20:	bd38      	pop	{r3, r4, r5, pc}
 8008f22:	0799      	lsls	r1, r3, #30
 8008f24:	bf58      	it	pl
 8008f26:	6962      	ldrpl	r2, [r4, #20]
 8008f28:	60a2      	str	r2, [r4, #8]
 8008f2a:	e7f4      	b.n	8008f16 <__swsetup_r+0x8e>
 8008f2c:	2000      	movs	r0, #0
 8008f2e:	e7f7      	b.n	8008f20 <__swsetup_r+0x98>
 8008f30:	20000380 	.word	0x20000380

08008f34 <memset>:
 8008f34:	4402      	add	r2, r0
 8008f36:	4603      	mov	r3, r0
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d100      	bne.n	8008f3e <memset+0xa>
 8008f3c:	4770      	bx	lr
 8008f3e:	f803 1b01 	strb.w	r1, [r3], #1
 8008f42:	e7f9      	b.n	8008f38 <memset+0x4>

08008f44 <_close_r>:
 8008f44:	b538      	push	{r3, r4, r5, lr}
 8008f46:	4d06      	ldr	r5, [pc, #24]	@ (8008f60 <_close_r+0x1c>)
 8008f48:	2300      	movs	r3, #0
 8008f4a:	4604      	mov	r4, r0
 8008f4c:	4608      	mov	r0, r1
 8008f4e:	602b      	str	r3, [r5, #0]
 8008f50:	f7f8 f975 	bl	800123e <_close>
 8008f54:	1c43      	adds	r3, r0, #1
 8008f56:	d102      	bne.n	8008f5e <_close_r+0x1a>
 8008f58:	682b      	ldr	r3, [r5, #0]
 8008f5a:	b103      	cbz	r3, 8008f5e <_close_r+0x1a>
 8008f5c:	6023      	str	r3, [r4, #0]
 8008f5e:	bd38      	pop	{r3, r4, r5, pc}
 8008f60:	20005ec4 	.word	0x20005ec4

08008f64 <_reclaim_reent>:
 8008f64:	4b2d      	ldr	r3, [pc, #180]	@ (800901c <_reclaim_reent+0xb8>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4283      	cmp	r3, r0
 8008f6a:	b570      	push	{r4, r5, r6, lr}
 8008f6c:	4604      	mov	r4, r0
 8008f6e:	d053      	beq.n	8009018 <_reclaim_reent+0xb4>
 8008f70:	69c3      	ldr	r3, [r0, #28]
 8008f72:	b31b      	cbz	r3, 8008fbc <_reclaim_reent+0x58>
 8008f74:	68db      	ldr	r3, [r3, #12]
 8008f76:	b163      	cbz	r3, 8008f92 <_reclaim_reent+0x2e>
 8008f78:	2500      	movs	r5, #0
 8008f7a:	69e3      	ldr	r3, [r4, #28]
 8008f7c:	68db      	ldr	r3, [r3, #12]
 8008f7e:	5959      	ldr	r1, [r3, r5]
 8008f80:	b9b1      	cbnz	r1, 8008fb0 <_reclaim_reent+0x4c>
 8008f82:	3504      	adds	r5, #4
 8008f84:	2d80      	cmp	r5, #128	@ 0x80
 8008f86:	d1f8      	bne.n	8008f7a <_reclaim_reent+0x16>
 8008f88:	69e3      	ldr	r3, [r4, #28]
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	68d9      	ldr	r1, [r3, #12]
 8008f8e:	f000 f8b9 	bl	8009104 <_free_r>
 8008f92:	69e3      	ldr	r3, [r4, #28]
 8008f94:	6819      	ldr	r1, [r3, #0]
 8008f96:	b111      	cbz	r1, 8008f9e <_reclaim_reent+0x3a>
 8008f98:	4620      	mov	r0, r4
 8008f9a:	f000 f8b3 	bl	8009104 <_free_r>
 8008f9e:	69e3      	ldr	r3, [r4, #28]
 8008fa0:	689d      	ldr	r5, [r3, #8]
 8008fa2:	b15d      	cbz	r5, 8008fbc <_reclaim_reent+0x58>
 8008fa4:	4629      	mov	r1, r5
 8008fa6:	4620      	mov	r0, r4
 8008fa8:	682d      	ldr	r5, [r5, #0]
 8008faa:	f000 f8ab 	bl	8009104 <_free_r>
 8008fae:	e7f8      	b.n	8008fa2 <_reclaim_reent+0x3e>
 8008fb0:	680e      	ldr	r6, [r1, #0]
 8008fb2:	4620      	mov	r0, r4
 8008fb4:	f000 f8a6 	bl	8009104 <_free_r>
 8008fb8:	4631      	mov	r1, r6
 8008fba:	e7e1      	b.n	8008f80 <_reclaim_reent+0x1c>
 8008fbc:	6961      	ldr	r1, [r4, #20]
 8008fbe:	b111      	cbz	r1, 8008fc6 <_reclaim_reent+0x62>
 8008fc0:	4620      	mov	r0, r4
 8008fc2:	f000 f89f 	bl	8009104 <_free_r>
 8008fc6:	69e1      	ldr	r1, [r4, #28]
 8008fc8:	b111      	cbz	r1, 8008fd0 <_reclaim_reent+0x6c>
 8008fca:	4620      	mov	r0, r4
 8008fcc:	f000 f89a 	bl	8009104 <_free_r>
 8008fd0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008fd2:	b111      	cbz	r1, 8008fda <_reclaim_reent+0x76>
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	f000 f895 	bl	8009104 <_free_r>
 8008fda:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008fdc:	b111      	cbz	r1, 8008fe4 <_reclaim_reent+0x80>
 8008fde:	4620      	mov	r0, r4
 8008fe0:	f000 f890 	bl	8009104 <_free_r>
 8008fe4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008fe6:	b111      	cbz	r1, 8008fee <_reclaim_reent+0x8a>
 8008fe8:	4620      	mov	r0, r4
 8008fea:	f000 f88b 	bl	8009104 <_free_r>
 8008fee:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008ff0:	b111      	cbz	r1, 8008ff8 <_reclaim_reent+0x94>
 8008ff2:	4620      	mov	r0, r4
 8008ff4:	f000 f886 	bl	8009104 <_free_r>
 8008ff8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008ffa:	b111      	cbz	r1, 8009002 <_reclaim_reent+0x9e>
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	f000 f881 	bl	8009104 <_free_r>
 8009002:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009004:	b111      	cbz	r1, 800900c <_reclaim_reent+0xa8>
 8009006:	4620      	mov	r0, r4
 8009008:	f000 f87c 	bl	8009104 <_free_r>
 800900c:	6a23      	ldr	r3, [r4, #32]
 800900e:	b11b      	cbz	r3, 8009018 <_reclaim_reent+0xb4>
 8009010:	4620      	mov	r0, r4
 8009012:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009016:	4718      	bx	r3
 8009018:	bd70      	pop	{r4, r5, r6, pc}
 800901a:	bf00      	nop
 800901c:	20000380 	.word	0x20000380

08009020 <_lseek_r>:
 8009020:	b538      	push	{r3, r4, r5, lr}
 8009022:	4d07      	ldr	r5, [pc, #28]	@ (8009040 <_lseek_r+0x20>)
 8009024:	4604      	mov	r4, r0
 8009026:	4608      	mov	r0, r1
 8009028:	4611      	mov	r1, r2
 800902a:	2200      	movs	r2, #0
 800902c:	602a      	str	r2, [r5, #0]
 800902e:	461a      	mov	r2, r3
 8009030:	f7f8 f92c 	bl	800128c <_lseek>
 8009034:	1c43      	adds	r3, r0, #1
 8009036:	d102      	bne.n	800903e <_lseek_r+0x1e>
 8009038:	682b      	ldr	r3, [r5, #0]
 800903a:	b103      	cbz	r3, 800903e <_lseek_r+0x1e>
 800903c:	6023      	str	r3, [r4, #0]
 800903e:	bd38      	pop	{r3, r4, r5, pc}
 8009040:	20005ec4 	.word	0x20005ec4

08009044 <_read_r>:
 8009044:	b538      	push	{r3, r4, r5, lr}
 8009046:	4d07      	ldr	r5, [pc, #28]	@ (8009064 <_read_r+0x20>)
 8009048:	4604      	mov	r4, r0
 800904a:	4608      	mov	r0, r1
 800904c:	4611      	mov	r1, r2
 800904e:	2200      	movs	r2, #0
 8009050:	602a      	str	r2, [r5, #0]
 8009052:	461a      	mov	r2, r3
 8009054:	f7f8 f8ba 	bl	80011cc <_read>
 8009058:	1c43      	adds	r3, r0, #1
 800905a:	d102      	bne.n	8009062 <_read_r+0x1e>
 800905c:	682b      	ldr	r3, [r5, #0]
 800905e:	b103      	cbz	r3, 8009062 <_read_r+0x1e>
 8009060:	6023      	str	r3, [r4, #0]
 8009062:	bd38      	pop	{r3, r4, r5, pc}
 8009064:	20005ec4 	.word	0x20005ec4

08009068 <_write_r>:
 8009068:	b538      	push	{r3, r4, r5, lr}
 800906a:	4d07      	ldr	r5, [pc, #28]	@ (8009088 <_write_r+0x20>)
 800906c:	4604      	mov	r4, r0
 800906e:	4608      	mov	r0, r1
 8009070:	4611      	mov	r1, r2
 8009072:	2200      	movs	r2, #0
 8009074:	602a      	str	r2, [r5, #0]
 8009076:	461a      	mov	r2, r3
 8009078:	f7f8 f8c5 	bl	8001206 <_write>
 800907c:	1c43      	adds	r3, r0, #1
 800907e:	d102      	bne.n	8009086 <_write_r+0x1e>
 8009080:	682b      	ldr	r3, [r5, #0]
 8009082:	b103      	cbz	r3, 8009086 <_write_r+0x1e>
 8009084:	6023      	str	r3, [r4, #0]
 8009086:	bd38      	pop	{r3, r4, r5, pc}
 8009088:	20005ec4 	.word	0x20005ec4

0800908c <__errno>:
 800908c:	4b01      	ldr	r3, [pc, #4]	@ (8009094 <__errno+0x8>)
 800908e:	6818      	ldr	r0, [r3, #0]
 8009090:	4770      	bx	lr
 8009092:	bf00      	nop
 8009094:	20000380 	.word	0x20000380

08009098 <__libc_init_array>:
 8009098:	b570      	push	{r4, r5, r6, lr}
 800909a:	4d0d      	ldr	r5, [pc, #52]	@ (80090d0 <__libc_init_array+0x38>)
 800909c:	4c0d      	ldr	r4, [pc, #52]	@ (80090d4 <__libc_init_array+0x3c>)
 800909e:	1b64      	subs	r4, r4, r5
 80090a0:	10a4      	asrs	r4, r4, #2
 80090a2:	2600      	movs	r6, #0
 80090a4:	42a6      	cmp	r6, r4
 80090a6:	d109      	bne.n	80090bc <__libc_init_array+0x24>
 80090a8:	4d0b      	ldr	r5, [pc, #44]	@ (80090d8 <__libc_init_array+0x40>)
 80090aa:	4c0c      	ldr	r4, [pc, #48]	@ (80090dc <__libc_init_array+0x44>)
 80090ac:	f000 fed8 	bl	8009e60 <_init>
 80090b0:	1b64      	subs	r4, r4, r5
 80090b2:	10a4      	asrs	r4, r4, #2
 80090b4:	2600      	movs	r6, #0
 80090b6:	42a6      	cmp	r6, r4
 80090b8:	d105      	bne.n	80090c6 <__libc_init_array+0x2e>
 80090ba:	bd70      	pop	{r4, r5, r6, pc}
 80090bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80090c0:	4798      	blx	r3
 80090c2:	3601      	adds	r6, #1
 80090c4:	e7ee      	b.n	80090a4 <__libc_init_array+0xc>
 80090c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80090ca:	4798      	blx	r3
 80090cc:	3601      	adds	r6, #1
 80090ce:	e7f2      	b.n	80090b6 <__libc_init_array+0x1e>
 80090d0:	0800a1b0 	.word	0x0800a1b0
 80090d4:	0800a1b0 	.word	0x0800a1b0
 80090d8:	0800a1b0 	.word	0x0800a1b0
 80090dc:	0800a1b4 	.word	0x0800a1b4

080090e0 <__retarget_lock_init_recursive>:
 80090e0:	4770      	bx	lr

080090e2 <__retarget_lock_acquire_recursive>:
 80090e2:	4770      	bx	lr

080090e4 <__retarget_lock_release_recursive>:
 80090e4:	4770      	bx	lr

080090e6 <memcpy>:
 80090e6:	440a      	add	r2, r1
 80090e8:	4291      	cmp	r1, r2
 80090ea:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80090ee:	d100      	bne.n	80090f2 <memcpy+0xc>
 80090f0:	4770      	bx	lr
 80090f2:	b510      	push	{r4, lr}
 80090f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090fc:	4291      	cmp	r1, r2
 80090fe:	d1f9      	bne.n	80090f4 <memcpy+0xe>
 8009100:	bd10      	pop	{r4, pc}
	...

08009104 <_free_r>:
 8009104:	b538      	push	{r3, r4, r5, lr}
 8009106:	4605      	mov	r5, r0
 8009108:	2900      	cmp	r1, #0
 800910a:	d041      	beq.n	8009190 <_free_r+0x8c>
 800910c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009110:	1f0c      	subs	r4, r1, #4
 8009112:	2b00      	cmp	r3, #0
 8009114:	bfb8      	it	lt
 8009116:	18e4      	addlt	r4, r4, r3
 8009118:	f000 f8e0 	bl	80092dc <__malloc_lock>
 800911c:	4a1d      	ldr	r2, [pc, #116]	@ (8009194 <_free_r+0x90>)
 800911e:	6813      	ldr	r3, [r2, #0]
 8009120:	b933      	cbnz	r3, 8009130 <_free_r+0x2c>
 8009122:	6063      	str	r3, [r4, #4]
 8009124:	6014      	str	r4, [r2, #0]
 8009126:	4628      	mov	r0, r5
 8009128:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800912c:	f000 b8dc 	b.w	80092e8 <__malloc_unlock>
 8009130:	42a3      	cmp	r3, r4
 8009132:	d908      	bls.n	8009146 <_free_r+0x42>
 8009134:	6820      	ldr	r0, [r4, #0]
 8009136:	1821      	adds	r1, r4, r0
 8009138:	428b      	cmp	r3, r1
 800913a:	bf01      	itttt	eq
 800913c:	6819      	ldreq	r1, [r3, #0]
 800913e:	685b      	ldreq	r3, [r3, #4]
 8009140:	1809      	addeq	r1, r1, r0
 8009142:	6021      	streq	r1, [r4, #0]
 8009144:	e7ed      	b.n	8009122 <_free_r+0x1e>
 8009146:	461a      	mov	r2, r3
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	b10b      	cbz	r3, 8009150 <_free_r+0x4c>
 800914c:	42a3      	cmp	r3, r4
 800914e:	d9fa      	bls.n	8009146 <_free_r+0x42>
 8009150:	6811      	ldr	r1, [r2, #0]
 8009152:	1850      	adds	r0, r2, r1
 8009154:	42a0      	cmp	r0, r4
 8009156:	d10b      	bne.n	8009170 <_free_r+0x6c>
 8009158:	6820      	ldr	r0, [r4, #0]
 800915a:	4401      	add	r1, r0
 800915c:	1850      	adds	r0, r2, r1
 800915e:	4283      	cmp	r3, r0
 8009160:	6011      	str	r1, [r2, #0]
 8009162:	d1e0      	bne.n	8009126 <_free_r+0x22>
 8009164:	6818      	ldr	r0, [r3, #0]
 8009166:	685b      	ldr	r3, [r3, #4]
 8009168:	6053      	str	r3, [r2, #4]
 800916a:	4408      	add	r0, r1
 800916c:	6010      	str	r0, [r2, #0]
 800916e:	e7da      	b.n	8009126 <_free_r+0x22>
 8009170:	d902      	bls.n	8009178 <_free_r+0x74>
 8009172:	230c      	movs	r3, #12
 8009174:	602b      	str	r3, [r5, #0]
 8009176:	e7d6      	b.n	8009126 <_free_r+0x22>
 8009178:	6820      	ldr	r0, [r4, #0]
 800917a:	1821      	adds	r1, r4, r0
 800917c:	428b      	cmp	r3, r1
 800917e:	bf04      	itt	eq
 8009180:	6819      	ldreq	r1, [r3, #0]
 8009182:	685b      	ldreq	r3, [r3, #4]
 8009184:	6063      	str	r3, [r4, #4]
 8009186:	bf04      	itt	eq
 8009188:	1809      	addeq	r1, r1, r0
 800918a:	6021      	streq	r1, [r4, #0]
 800918c:	6054      	str	r4, [r2, #4]
 800918e:	e7ca      	b.n	8009126 <_free_r+0x22>
 8009190:	bd38      	pop	{r3, r4, r5, pc}
 8009192:	bf00      	nop
 8009194:	20005ed0 	.word	0x20005ed0

08009198 <sbrk_aligned>:
 8009198:	b570      	push	{r4, r5, r6, lr}
 800919a:	4e0f      	ldr	r6, [pc, #60]	@ (80091d8 <sbrk_aligned+0x40>)
 800919c:	460c      	mov	r4, r1
 800919e:	6831      	ldr	r1, [r6, #0]
 80091a0:	4605      	mov	r5, r0
 80091a2:	b911      	cbnz	r1, 80091aa <sbrk_aligned+0x12>
 80091a4:	f000 fe16 	bl	8009dd4 <_sbrk_r>
 80091a8:	6030      	str	r0, [r6, #0]
 80091aa:	4621      	mov	r1, r4
 80091ac:	4628      	mov	r0, r5
 80091ae:	f000 fe11 	bl	8009dd4 <_sbrk_r>
 80091b2:	1c43      	adds	r3, r0, #1
 80091b4:	d103      	bne.n	80091be <sbrk_aligned+0x26>
 80091b6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80091ba:	4620      	mov	r0, r4
 80091bc:	bd70      	pop	{r4, r5, r6, pc}
 80091be:	1cc4      	adds	r4, r0, #3
 80091c0:	f024 0403 	bic.w	r4, r4, #3
 80091c4:	42a0      	cmp	r0, r4
 80091c6:	d0f8      	beq.n	80091ba <sbrk_aligned+0x22>
 80091c8:	1a21      	subs	r1, r4, r0
 80091ca:	4628      	mov	r0, r5
 80091cc:	f000 fe02 	bl	8009dd4 <_sbrk_r>
 80091d0:	3001      	adds	r0, #1
 80091d2:	d1f2      	bne.n	80091ba <sbrk_aligned+0x22>
 80091d4:	e7ef      	b.n	80091b6 <sbrk_aligned+0x1e>
 80091d6:	bf00      	nop
 80091d8:	20005ecc 	.word	0x20005ecc

080091dc <_malloc_r>:
 80091dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091e0:	1ccd      	adds	r5, r1, #3
 80091e2:	f025 0503 	bic.w	r5, r5, #3
 80091e6:	3508      	adds	r5, #8
 80091e8:	2d0c      	cmp	r5, #12
 80091ea:	bf38      	it	cc
 80091ec:	250c      	movcc	r5, #12
 80091ee:	2d00      	cmp	r5, #0
 80091f0:	4606      	mov	r6, r0
 80091f2:	db01      	blt.n	80091f8 <_malloc_r+0x1c>
 80091f4:	42a9      	cmp	r1, r5
 80091f6:	d904      	bls.n	8009202 <_malloc_r+0x26>
 80091f8:	230c      	movs	r3, #12
 80091fa:	6033      	str	r3, [r6, #0]
 80091fc:	2000      	movs	r0, #0
 80091fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009202:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80092d8 <_malloc_r+0xfc>
 8009206:	f000 f869 	bl	80092dc <__malloc_lock>
 800920a:	f8d8 3000 	ldr.w	r3, [r8]
 800920e:	461c      	mov	r4, r3
 8009210:	bb44      	cbnz	r4, 8009264 <_malloc_r+0x88>
 8009212:	4629      	mov	r1, r5
 8009214:	4630      	mov	r0, r6
 8009216:	f7ff ffbf 	bl	8009198 <sbrk_aligned>
 800921a:	1c43      	adds	r3, r0, #1
 800921c:	4604      	mov	r4, r0
 800921e:	d158      	bne.n	80092d2 <_malloc_r+0xf6>
 8009220:	f8d8 4000 	ldr.w	r4, [r8]
 8009224:	4627      	mov	r7, r4
 8009226:	2f00      	cmp	r7, #0
 8009228:	d143      	bne.n	80092b2 <_malloc_r+0xd6>
 800922a:	2c00      	cmp	r4, #0
 800922c:	d04b      	beq.n	80092c6 <_malloc_r+0xea>
 800922e:	6823      	ldr	r3, [r4, #0]
 8009230:	4639      	mov	r1, r7
 8009232:	4630      	mov	r0, r6
 8009234:	eb04 0903 	add.w	r9, r4, r3
 8009238:	f000 fdcc 	bl	8009dd4 <_sbrk_r>
 800923c:	4581      	cmp	r9, r0
 800923e:	d142      	bne.n	80092c6 <_malloc_r+0xea>
 8009240:	6821      	ldr	r1, [r4, #0]
 8009242:	1a6d      	subs	r5, r5, r1
 8009244:	4629      	mov	r1, r5
 8009246:	4630      	mov	r0, r6
 8009248:	f7ff ffa6 	bl	8009198 <sbrk_aligned>
 800924c:	3001      	adds	r0, #1
 800924e:	d03a      	beq.n	80092c6 <_malloc_r+0xea>
 8009250:	6823      	ldr	r3, [r4, #0]
 8009252:	442b      	add	r3, r5
 8009254:	6023      	str	r3, [r4, #0]
 8009256:	f8d8 3000 	ldr.w	r3, [r8]
 800925a:	685a      	ldr	r2, [r3, #4]
 800925c:	bb62      	cbnz	r2, 80092b8 <_malloc_r+0xdc>
 800925e:	f8c8 7000 	str.w	r7, [r8]
 8009262:	e00f      	b.n	8009284 <_malloc_r+0xa8>
 8009264:	6822      	ldr	r2, [r4, #0]
 8009266:	1b52      	subs	r2, r2, r5
 8009268:	d420      	bmi.n	80092ac <_malloc_r+0xd0>
 800926a:	2a0b      	cmp	r2, #11
 800926c:	d917      	bls.n	800929e <_malloc_r+0xc2>
 800926e:	1961      	adds	r1, r4, r5
 8009270:	42a3      	cmp	r3, r4
 8009272:	6025      	str	r5, [r4, #0]
 8009274:	bf18      	it	ne
 8009276:	6059      	strne	r1, [r3, #4]
 8009278:	6863      	ldr	r3, [r4, #4]
 800927a:	bf08      	it	eq
 800927c:	f8c8 1000 	streq.w	r1, [r8]
 8009280:	5162      	str	r2, [r4, r5]
 8009282:	604b      	str	r3, [r1, #4]
 8009284:	4630      	mov	r0, r6
 8009286:	f000 f82f 	bl	80092e8 <__malloc_unlock>
 800928a:	f104 000b 	add.w	r0, r4, #11
 800928e:	1d23      	adds	r3, r4, #4
 8009290:	f020 0007 	bic.w	r0, r0, #7
 8009294:	1ac2      	subs	r2, r0, r3
 8009296:	bf1c      	itt	ne
 8009298:	1a1b      	subne	r3, r3, r0
 800929a:	50a3      	strne	r3, [r4, r2]
 800929c:	e7af      	b.n	80091fe <_malloc_r+0x22>
 800929e:	6862      	ldr	r2, [r4, #4]
 80092a0:	42a3      	cmp	r3, r4
 80092a2:	bf0c      	ite	eq
 80092a4:	f8c8 2000 	streq.w	r2, [r8]
 80092a8:	605a      	strne	r2, [r3, #4]
 80092aa:	e7eb      	b.n	8009284 <_malloc_r+0xa8>
 80092ac:	4623      	mov	r3, r4
 80092ae:	6864      	ldr	r4, [r4, #4]
 80092b0:	e7ae      	b.n	8009210 <_malloc_r+0x34>
 80092b2:	463c      	mov	r4, r7
 80092b4:	687f      	ldr	r7, [r7, #4]
 80092b6:	e7b6      	b.n	8009226 <_malloc_r+0x4a>
 80092b8:	461a      	mov	r2, r3
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	42a3      	cmp	r3, r4
 80092be:	d1fb      	bne.n	80092b8 <_malloc_r+0xdc>
 80092c0:	2300      	movs	r3, #0
 80092c2:	6053      	str	r3, [r2, #4]
 80092c4:	e7de      	b.n	8009284 <_malloc_r+0xa8>
 80092c6:	230c      	movs	r3, #12
 80092c8:	6033      	str	r3, [r6, #0]
 80092ca:	4630      	mov	r0, r6
 80092cc:	f000 f80c 	bl	80092e8 <__malloc_unlock>
 80092d0:	e794      	b.n	80091fc <_malloc_r+0x20>
 80092d2:	6005      	str	r5, [r0, #0]
 80092d4:	e7d6      	b.n	8009284 <_malloc_r+0xa8>
 80092d6:	bf00      	nop
 80092d8:	20005ed0 	.word	0x20005ed0

080092dc <__malloc_lock>:
 80092dc:	4801      	ldr	r0, [pc, #4]	@ (80092e4 <__malloc_lock+0x8>)
 80092de:	f7ff bf00 	b.w	80090e2 <__retarget_lock_acquire_recursive>
 80092e2:	bf00      	nop
 80092e4:	20005ec8 	.word	0x20005ec8

080092e8 <__malloc_unlock>:
 80092e8:	4801      	ldr	r0, [pc, #4]	@ (80092f0 <__malloc_unlock+0x8>)
 80092ea:	f7ff befb 	b.w	80090e4 <__retarget_lock_release_recursive>
 80092ee:	bf00      	nop
 80092f0:	20005ec8 	.word	0x20005ec8

080092f4 <__ssputs_r>:
 80092f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092f8:	688e      	ldr	r6, [r1, #8]
 80092fa:	461f      	mov	r7, r3
 80092fc:	42be      	cmp	r6, r7
 80092fe:	680b      	ldr	r3, [r1, #0]
 8009300:	4682      	mov	sl, r0
 8009302:	460c      	mov	r4, r1
 8009304:	4690      	mov	r8, r2
 8009306:	d82d      	bhi.n	8009364 <__ssputs_r+0x70>
 8009308:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800930c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009310:	d026      	beq.n	8009360 <__ssputs_r+0x6c>
 8009312:	6965      	ldr	r5, [r4, #20]
 8009314:	6909      	ldr	r1, [r1, #16]
 8009316:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800931a:	eba3 0901 	sub.w	r9, r3, r1
 800931e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009322:	1c7b      	adds	r3, r7, #1
 8009324:	444b      	add	r3, r9
 8009326:	106d      	asrs	r5, r5, #1
 8009328:	429d      	cmp	r5, r3
 800932a:	bf38      	it	cc
 800932c:	461d      	movcc	r5, r3
 800932e:	0553      	lsls	r3, r2, #21
 8009330:	d527      	bpl.n	8009382 <__ssputs_r+0x8e>
 8009332:	4629      	mov	r1, r5
 8009334:	f7ff ff52 	bl	80091dc <_malloc_r>
 8009338:	4606      	mov	r6, r0
 800933a:	b360      	cbz	r0, 8009396 <__ssputs_r+0xa2>
 800933c:	6921      	ldr	r1, [r4, #16]
 800933e:	464a      	mov	r2, r9
 8009340:	f7ff fed1 	bl	80090e6 <memcpy>
 8009344:	89a3      	ldrh	r3, [r4, #12]
 8009346:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800934a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800934e:	81a3      	strh	r3, [r4, #12]
 8009350:	6126      	str	r6, [r4, #16]
 8009352:	6165      	str	r5, [r4, #20]
 8009354:	444e      	add	r6, r9
 8009356:	eba5 0509 	sub.w	r5, r5, r9
 800935a:	6026      	str	r6, [r4, #0]
 800935c:	60a5      	str	r5, [r4, #8]
 800935e:	463e      	mov	r6, r7
 8009360:	42be      	cmp	r6, r7
 8009362:	d900      	bls.n	8009366 <__ssputs_r+0x72>
 8009364:	463e      	mov	r6, r7
 8009366:	6820      	ldr	r0, [r4, #0]
 8009368:	4632      	mov	r2, r6
 800936a:	4641      	mov	r1, r8
 800936c:	f000 fcf6 	bl	8009d5c <memmove>
 8009370:	68a3      	ldr	r3, [r4, #8]
 8009372:	1b9b      	subs	r3, r3, r6
 8009374:	60a3      	str	r3, [r4, #8]
 8009376:	6823      	ldr	r3, [r4, #0]
 8009378:	4433      	add	r3, r6
 800937a:	6023      	str	r3, [r4, #0]
 800937c:	2000      	movs	r0, #0
 800937e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009382:	462a      	mov	r2, r5
 8009384:	f000 fd36 	bl	8009df4 <_realloc_r>
 8009388:	4606      	mov	r6, r0
 800938a:	2800      	cmp	r0, #0
 800938c:	d1e0      	bne.n	8009350 <__ssputs_r+0x5c>
 800938e:	6921      	ldr	r1, [r4, #16]
 8009390:	4650      	mov	r0, sl
 8009392:	f7ff feb7 	bl	8009104 <_free_r>
 8009396:	230c      	movs	r3, #12
 8009398:	f8ca 3000 	str.w	r3, [sl]
 800939c:	89a3      	ldrh	r3, [r4, #12]
 800939e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093a2:	81a3      	strh	r3, [r4, #12]
 80093a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093a8:	e7e9      	b.n	800937e <__ssputs_r+0x8a>
	...

080093ac <_svfiprintf_r>:
 80093ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093b0:	4698      	mov	r8, r3
 80093b2:	898b      	ldrh	r3, [r1, #12]
 80093b4:	061b      	lsls	r3, r3, #24
 80093b6:	b09d      	sub	sp, #116	@ 0x74
 80093b8:	4607      	mov	r7, r0
 80093ba:	460d      	mov	r5, r1
 80093bc:	4614      	mov	r4, r2
 80093be:	d510      	bpl.n	80093e2 <_svfiprintf_r+0x36>
 80093c0:	690b      	ldr	r3, [r1, #16]
 80093c2:	b973      	cbnz	r3, 80093e2 <_svfiprintf_r+0x36>
 80093c4:	2140      	movs	r1, #64	@ 0x40
 80093c6:	f7ff ff09 	bl	80091dc <_malloc_r>
 80093ca:	6028      	str	r0, [r5, #0]
 80093cc:	6128      	str	r0, [r5, #16]
 80093ce:	b930      	cbnz	r0, 80093de <_svfiprintf_r+0x32>
 80093d0:	230c      	movs	r3, #12
 80093d2:	603b      	str	r3, [r7, #0]
 80093d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093d8:	b01d      	add	sp, #116	@ 0x74
 80093da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093de:	2340      	movs	r3, #64	@ 0x40
 80093e0:	616b      	str	r3, [r5, #20]
 80093e2:	2300      	movs	r3, #0
 80093e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80093e6:	2320      	movs	r3, #32
 80093e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80093f0:	2330      	movs	r3, #48	@ 0x30
 80093f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009590 <_svfiprintf_r+0x1e4>
 80093f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093fa:	f04f 0901 	mov.w	r9, #1
 80093fe:	4623      	mov	r3, r4
 8009400:	469a      	mov	sl, r3
 8009402:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009406:	b10a      	cbz	r2, 800940c <_svfiprintf_r+0x60>
 8009408:	2a25      	cmp	r2, #37	@ 0x25
 800940a:	d1f9      	bne.n	8009400 <_svfiprintf_r+0x54>
 800940c:	ebba 0b04 	subs.w	fp, sl, r4
 8009410:	d00b      	beq.n	800942a <_svfiprintf_r+0x7e>
 8009412:	465b      	mov	r3, fp
 8009414:	4622      	mov	r2, r4
 8009416:	4629      	mov	r1, r5
 8009418:	4638      	mov	r0, r7
 800941a:	f7ff ff6b 	bl	80092f4 <__ssputs_r>
 800941e:	3001      	adds	r0, #1
 8009420:	f000 80a7 	beq.w	8009572 <_svfiprintf_r+0x1c6>
 8009424:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009426:	445a      	add	r2, fp
 8009428:	9209      	str	r2, [sp, #36]	@ 0x24
 800942a:	f89a 3000 	ldrb.w	r3, [sl]
 800942e:	2b00      	cmp	r3, #0
 8009430:	f000 809f 	beq.w	8009572 <_svfiprintf_r+0x1c6>
 8009434:	2300      	movs	r3, #0
 8009436:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800943a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800943e:	f10a 0a01 	add.w	sl, sl, #1
 8009442:	9304      	str	r3, [sp, #16]
 8009444:	9307      	str	r3, [sp, #28]
 8009446:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800944a:	931a      	str	r3, [sp, #104]	@ 0x68
 800944c:	4654      	mov	r4, sl
 800944e:	2205      	movs	r2, #5
 8009450:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009454:	484e      	ldr	r0, [pc, #312]	@ (8009590 <_svfiprintf_r+0x1e4>)
 8009456:	f7f6 febb 	bl	80001d0 <memchr>
 800945a:	9a04      	ldr	r2, [sp, #16]
 800945c:	b9d8      	cbnz	r0, 8009496 <_svfiprintf_r+0xea>
 800945e:	06d0      	lsls	r0, r2, #27
 8009460:	bf44      	itt	mi
 8009462:	2320      	movmi	r3, #32
 8009464:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009468:	0711      	lsls	r1, r2, #28
 800946a:	bf44      	itt	mi
 800946c:	232b      	movmi	r3, #43	@ 0x2b
 800946e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009472:	f89a 3000 	ldrb.w	r3, [sl]
 8009476:	2b2a      	cmp	r3, #42	@ 0x2a
 8009478:	d015      	beq.n	80094a6 <_svfiprintf_r+0xfa>
 800947a:	9a07      	ldr	r2, [sp, #28]
 800947c:	4654      	mov	r4, sl
 800947e:	2000      	movs	r0, #0
 8009480:	f04f 0c0a 	mov.w	ip, #10
 8009484:	4621      	mov	r1, r4
 8009486:	f811 3b01 	ldrb.w	r3, [r1], #1
 800948a:	3b30      	subs	r3, #48	@ 0x30
 800948c:	2b09      	cmp	r3, #9
 800948e:	d94b      	bls.n	8009528 <_svfiprintf_r+0x17c>
 8009490:	b1b0      	cbz	r0, 80094c0 <_svfiprintf_r+0x114>
 8009492:	9207      	str	r2, [sp, #28]
 8009494:	e014      	b.n	80094c0 <_svfiprintf_r+0x114>
 8009496:	eba0 0308 	sub.w	r3, r0, r8
 800949a:	fa09 f303 	lsl.w	r3, r9, r3
 800949e:	4313      	orrs	r3, r2
 80094a0:	9304      	str	r3, [sp, #16]
 80094a2:	46a2      	mov	sl, r4
 80094a4:	e7d2      	b.n	800944c <_svfiprintf_r+0xa0>
 80094a6:	9b03      	ldr	r3, [sp, #12]
 80094a8:	1d19      	adds	r1, r3, #4
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	9103      	str	r1, [sp, #12]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	bfbb      	ittet	lt
 80094b2:	425b      	neglt	r3, r3
 80094b4:	f042 0202 	orrlt.w	r2, r2, #2
 80094b8:	9307      	strge	r3, [sp, #28]
 80094ba:	9307      	strlt	r3, [sp, #28]
 80094bc:	bfb8      	it	lt
 80094be:	9204      	strlt	r2, [sp, #16]
 80094c0:	7823      	ldrb	r3, [r4, #0]
 80094c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80094c4:	d10a      	bne.n	80094dc <_svfiprintf_r+0x130>
 80094c6:	7863      	ldrb	r3, [r4, #1]
 80094c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80094ca:	d132      	bne.n	8009532 <_svfiprintf_r+0x186>
 80094cc:	9b03      	ldr	r3, [sp, #12]
 80094ce:	1d1a      	adds	r2, r3, #4
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	9203      	str	r2, [sp, #12]
 80094d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094d8:	3402      	adds	r4, #2
 80094da:	9305      	str	r3, [sp, #20]
 80094dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80095a0 <_svfiprintf_r+0x1f4>
 80094e0:	7821      	ldrb	r1, [r4, #0]
 80094e2:	2203      	movs	r2, #3
 80094e4:	4650      	mov	r0, sl
 80094e6:	f7f6 fe73 	bl	80001d0 <memchr>
 80094ea:	b138      	cbz	r0, 80094fc <_svfiprintf_r+0x150>
 80094ec:	9b04      	ldr	r3, [sp, #16]
 80094ee:	eba0 000a 	sub.w	r0, r0, sl
 80094f2:	2240      	movs	r2, #64	@ 0x40
 80094f4:	4082      	lsls	r2, r0
 80094f6:	4313      	orrs	r3, r2
 80094f8:	3401      	adds	r4, #1
 80094fa:	9304      	str	r3, [sp, #16]
 80094fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009500:	4824      	ldr	r0, [pc, #144]	@ (8009594 <_svfiprintf_r+0x1e8>)
 8009502:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009506:	2206      	movs	r2, #6
 8009508:	f7f6 fe62 	bl	80001d0 <memchr>
 800950c:	2800      	cmp	r0, #0
 800950e:	d036      	beq.n	800957e <_svfiprintf_r+0x1d2>
 8009510:	4b21      	ldr	r3, [pc, #132]	@ (8009598 <_svfiprintf_r+0x1ec>)
 8009512:	bb1b      	cbnz	r3, 800955c <_svfiprintf_r+0x1b0>
 8009514:	9b03      	ldr	r3, [sp, #12]
 8009516:	3307      	adds	r3, #7
 8009518:	f023 0307 	bic.w	r3, r3, #7
 800951c:	3308      	adds	r3, #8
 800951e:	9303      	str	r3, [sp, #12]
 8009520:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009522:	4433      	add	r3, r6
 8009524:	9309      	str	r3, [sp, #36]	@ 0x24
 8009526:	e76a      	b.n	80093fe <_svfiprintf_r+0x52>
 8009528:	fb0c 3202 	mla	r2, ip, r2, r3
 800952c:	460c      	mov	r4, r1
 800952e:	2001      	movs	r0, #1
 8009530:	e7a8      	b.n	8009484 <_svfiprintf_r+0xd8>
 8009532:	2300      	movs	r3, #0
 8009534:	3401      	adds	r4, #1
 8009536:	9305      	str	r3, [sp, #20]
 8009538:	4619      	mov	r1, r3
 800953a:	f04f 0c0a 	mov.w	ip, #10
 800953e:	4620      	mov	r0, r4
 8009540:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009544:	3a30      	subs	r2, #48	@ 0x30
 8009546:	2a09      	cmp	r2, #9
 8009548:	d903      	bls.n	8009552 <_svfiprintf_r+0x1a6>
 800954a:	2b00      	cmp	r3, #0
 800954c:	d0c6      	beq.n	80094dc <_svfiprintf_r+0x130>
 800954e:	9105      	str	r1, [sp, #20]
 8009550:	e7c4      	b.n	80094dc <_svfiprintf_r+0x130>
 8009552:	fb0c 2101 	mla	r1, ip, r1, r2
 8009556:	4604      	mov	r4, r0
 8009558:	2301      	movs	r3, #1
 800955a:	e7f0      	b.n	800953e <_svfiprintf_r+0x192>
 800955c:	ab03      	add	r3, sp, #12
 800955e:	9300      	str	r3, [sp, #0]
 8009560:	462a      	mov	r2, r5
 8009562:	4b0e      	ldr	r3, [pc, #56]	@ (800959c <_svfiprintf_r+0x1f0>)
 8009564:	a904      	add	r1, sp, #16
 8009566:	4638      	mov	r0, r7
 8009568:	f3af 8000 	nop.w
 800956c:	1c42      	adds	r2, r0, #1
 800956e:	4606      	mov	r6, r0
 8009570:	d1d6      	bne.n	8009520 <_svfiprintf_r+0x174>
 8009572:	89ab      	ldrh	r3, [r5, #12]
 8009574:	065b      	lsls	r3, r3, #25
 8009576:	f53f af2d 	bmi.w	80093d4 <_svfiprintf_r+0x28>
 800957a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800957c:	e72c      	b.n	80093d8 <_svfiprintf_r+0x2c>
 800957e:	ab03      	add	r3, sp, #12
 8009580:	9300      	str	r3, [sp, #0]
 8009582:	462a      	mov	r2, r5
 8009584:	4b05      	ldr	r3, [pc, #20]	@ (800959c <_svfiprintf_r+0x1f0>)
 8009586:	a904      	add	r1, sp, #16
 8009588:	4638      	mov	r0, r7
 800958a:	f000 f9bb 	bl	8009904 <_printf_i>
 800958e:	e7ed      	b.n	800956c <_svfiprintf_r+0x1c0>
 8009590:	0800a175 	.word	0x0800a175
 8009594:	0800a17f 	.word	0x0800a17f
 8009598:	00000000 	.word	0x00000000
 800959c:	080092f5 	.word	0x080092f5
 80095a0:	0800a17b 	.word	0x0800a17b

080095a4 <__sfputc_r>:
 80095a4:	6893      	ldr	r3, [r2, #8]
 80095a6:	3b01      	subs	r3, #1
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	b410      	push	{r4}
 80095ac:	6093      	str	r3, [r2, #8]
 80095ae:	da08      	bge.n	80095c2 <__sfputc_r+0x1e>
 80095b0:	6994      	ldr	r4, [r2, #24]
 80095b2:	42a3      	cmp	r3, r4
 80095b4:	db01      	blt.n	80095ba <__sfputc_r+0x16>
 80095b6:	290a      	cmp	r1, #10
 80095b8:	d103      	bne.n	80095c2 <__sfputc_r+0x1e>
 80095ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095be:	f7ff bc24 	b.w	8008e0a <__swbuf_r>
 80095c2:	6813      	ldr	r3, [r2, #0]
 80095c4:	1c58      	adds	r0, r3, #1
 80095c6:	6010      	str	r0, [r2, #0]
 80095c8:	7019      	strb	r1, [r3, #0]
 80095ca:	4608      	mov	r0, r1
 80095cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095d0:	4770      	bx	lr

080095d2 <__sfputs_r>:
 80095d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095d4:	4606      	mov	r6, r0
 80095d6:	460f      	mov	r7, r1
 80095d8:	4614      	mov	r4, r2
 80095da:	18d5      	adds	r5, r2, r3
 80095dc:	42ac      	cmp	r4, r5
 80095de:	d101      	bne.n	80095e4 <__sfputs_r+0x12>
 80095e0:	2000      	movs	r0, #0
 80095e2:	e007      	b.n	80095f4 <__sfputs_r+0x22>
 80095e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095e8:	463a      	mov	r2, r7
 80095ea:	4630      	mov	r0, r6
 80095ec:	f7ff ffda 	bl	80095a4 <__sfputc_r>
 80095f0:	1c43      	adds	r3, r0, #1
 80095f2:	d1f3      	bne.n	80095dc <__sfputs_r+0xa>
 80095f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080095f8 <_vfiprintf_r>:
 80095f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095fc:	460d      	mov	r5, r1
 80095fe:	b09d      	sub	sp, #116	@ 0x74
 8009600:	4614      	mov	r4, r2
 8009602:	4698      	mov	r8, r3
 8009604:	4606      	mov	r6, r0
 8009606:	b118      	cbz	r0, 8009610 <_vfiprintf_r+0x18>
 8009608:	6a03      	ldr	r3, [r0, #32]
 800960a:	b90b      	cbnz	r3, 8009610 <_vfiprintf_r+0x18>
 800960c:	f7ff fade 	bl	8008bcc <__sinit>
 8009610:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009612:	07d9      	lsls	r1, r3, #31
 8009614:	d405      	bmi.n	8009622 <_vfiprintf_r+0x2a>
 8009616:	89ab      	ldrh	r3, [r5, #12]
 8009618:	059a      	lsls	r2, r3, #22
 800961a:	d402      	bmi.n	8009622 <_vfiprintf_r+0x2a>
 800961c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800961e:	f7ff fd60 	bl	80090e2 <__retarget_lock_acquire_recursive>
 8009622:	89ab      	ldrh	r3, [r5, #12]
 8009624:	071b      	lsls	r3, r3, #28
 8009626:	d501      	bpl.n	800962c <_vfiprintf_r+0x34>
 8009628:	692b      	ldr	r3, [r5, #16]
 800962a:	b99b      	cbnz	r3, 8009654 <_vfiprintf_r+0x5c>
 800962c:	4629      	mov	r1, r5
 800962e:	4630      	mov	r0, r6
 8009630:	f7ff fc2a 	bl	8008e88 <__swsetup_r>
 8009634:	b170      	cbz	r0, 8009654 <_vfiprintf_r+0x5c>
 8009636:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009638:	07dc      	lsls	r4, r3, #31
 800963a:	d504      	bpl.n	8009646 <_vfiprintf_r+0x4e>
 800963c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009640:	b01d      	add	sp, #116	@ 0x74
 8009642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009646:	89ab      	ldrh	r3, [r5, #12]
 8009648:	0598      	lsls	r0, r3, #22
 800964a:	d4f7      	bmi.n	800963c <_vfiprintf_r+0x44>
 800964c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800964e:	f7ff fd49 	bl	80090e4 <__retarget_lock_release_recursive>
 8009652:	e7f3      	b.n	800963c <_vfiprintf_r+0x44>
 8009654:	2300      	movs	r3, #0
 8009656:	9309      	str	r3, [sp, #36]	@ 0x24
 8009658:	2320      	movs	r3, #32
 800965a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800965e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009662:	2330      	movs	r3, #48	@ 0x30
 8009664:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009814 <_vfiprintf_r+0x21c>
 8009668:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800966c:	f04f 0901 	mov.w	r9, #1
 8009670:	4623      	mov	r3, r4
 8009672:	469a      	mov	sl, r3
 8009674:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009678:	b10a      	cbz	r2, 800967e <_vfiprintf_r+0x86>
 800967a:	2a25      	cmp	r2, #37	@ 0x25
 800967c:	d1f9      	bne.n	8009672 <_vfiprintf_r+0x7a>
 800967e:	ebba 0b04 	subs.w	fp, sl, r4
 8009682:	d00b      	beq.n	800969c <_vfiprintf_r+0xa4>
 8009684:	465b      	mov	r3, fp
 8009686:	4622      	mov	r2, r4
 8009688:	4629      	mov	r1, r5
 800968a:	4630      	mov	r0, r6
 800968c:	f7ff ffa1 	bl	80095d2 <__sfputs_r>
 8009690:	3001      	adds	r0, #1
 8009692:	f000 80a7 	beq.w	80097e4 <_vfiprintf_r+0x1ec>
 8009696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009698:	445a      	add	r2, fp
 800969a:	9209      	str	r2, [sp, #36]	@ 0x24
 800969c:	f89a 3000 	ldrb.w	r3, [sl]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	f000 809f 	beq.w	80097e4 <_vfiprintf_r+0x1ec>
 80096a6:	2300      	movs	r3, #0
 80096a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80096ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096b0:	f10a 0a01 	add.w	sl, sl, #1
 80096b4:	9304      	str	r3, [sp, #16]
 80096b6:	9307      	str	r3, [sp, #28]
 80096b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80096be:	4654      	mov	r4, sl
 80096c0:	2205      	movs	r2, #5
 80096c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096c6:	4853      	ldr	r0, [pc, #332]	@ (8009814 <_vfiprintf_r+0x21c>)
 80096c8:	f7f6 fd82 	bl	80001d0 <memchr>
 80096cc:	9a04      	ldr	r2, [sp, #16]
 80096ce:	b9d8      	cbnz	r0, 8009708 <_vfiprintf_r+0x110>
 80096d0:	06d1      	lsls	r1, r2, #27
 80096d2:	bf44      	itt	mi
 80096d4:	2320      	movmi	r3, #32
 80096d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096da:	0713      	lsls	r3, r2, #28
 80096dc:	bf44      	itt	mi
 80096de:	232b      	movmi	r3, #43	@ 0x2b
 80096e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096e4:	f89a 3000 	ldrb.w	r3, [sl]
 80096e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80096ea:	d015      	beq.n	8009718 <_vfiprintf_r+0x120>
 80096ec:	9a07      	ldr	r2, [sp, #28]
 80096ee:	4654      	mov	r4, sl
 80096f0:	2000      	movs	r0, #0
 80096f2:	f04f 0c0a 	mov.w	ip, #10
 80096f6:	4621      	mov	r1, r4
 80096f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096fc:	3b30      	subs	r3, #48	@ 0x30
 80096fe:	2b09      	cmp	r3, #9
 8009700:	d94b      	bls.n	800979a <_vfiprintf_r+0x1a2>
 8009702:	b1b0      	cbz	r0, 8009732 <_vfiprintf_r+0x13a>
 8009704:	9207      	str	r2, [sp, #28]
 8009706:	e014      	b.n	8009732 <_vfiprintf_r+0x13a>
 8009708:	eba0 0308 	sub.w	r3, r0, r8
 800970c:	fa09 f303 	lsl.w	r3, r9, r3
 8009710:	4313      	orrs	r3, r2
 8009712:	9304      	str	r3, [sp, #16]
 8009714:	46a2      	mov	sl, r4
 8009716:	e7d2      	b.n	80096be <_vfiprintf_r+0xc6>
 8009718:	9b03      	ldr	r3, [sp, #12]
 800971a:	1d19      	adds	r1, r3, #4
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	9103      	str	r1, [sp, #12]
 8009720:	2b00      	cmp	r3, #0
 8009722:	bfbb      	ittet	lt
 8009724:	425b      	neglt	r3, r3
 8009726:	f042 0202 	orrlt.w	r2, r2, #2
 800972a:	9307      	strge	r3, [sp, #28]
 800972c:	9307      	strlt	r3, [sp, #28]
 800972e:	bfb8      	it	lt
 8009730:	9204      	strlt	r2, [sp, #16]
 8009732:	7823      	ldrb	r3, [r4, #0]
 8009734:	2b2e      	cmp	r3, #46	@ 0x2e
 8009736:	d10a      	bne.n	800974e <_vfiprintf_r+0x156>
 8009738:	7863      	ldrb	r3, [r4, #1]
 800973a:	2b2a      	cmp	r3, #42	@ 0x2a
 800973c:	d132      	bne.n	80097a4 <_vfiprintf_r+0x1ac>
 800973e:	9b03      	ldr	r3, [sp, #12]
 8009740:	1d1a      	adds	r2, r3, #4
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	9203      	str	r2, [sp, #12]
 8009746:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800974a:	3402      	adds	r4, #2
 800974c:	9305      	str	r3, [sp, #20]
 800974e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009824 <_vfiprintf_r+0x22c>
 8009752:	7821      	ldrb	r1, [r4, #0]
 8009754:	2203      	movs	r2, #3
 8009756:	4650      	mov	r0, sl
 8009758:	f7f6 fd3a 	bl	80001d0 <memchr>
 800975c:	b138      	cbz	r0, 800976e <_vfiprintf_r+0x176>
 800975e:	9b04      	ldr	r3, [sp, #16]
 8009760:	eba0 000a 	sub.w	r0, r0, sl
 8009764:	2240      	movs	r2, #64	@ 0x40
 8009766:	4082      	lsls	r2, r0
 8009768:	4313      	orrs	r3, r2
 800976a:	3401      	adds	r4, #1
 800976c:	9304      	str	r3, [sp, #16]
 800976e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009772:	4829      	ldr	r0, [pc, #164]	@ (8009818 <_vfiprintf_r+0x220>)
 8009774:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009778:	2206      	movs	r2, #6
 800977a:	f7f6 fd29 	bl	80001d0 <memchr>
 800977e:	2800      	cmp	r0, #0
 8009780:	d03f      	beq.n	8009802 <_vfiprintf_r+0x20a>
 8009782:	4b26      	ldr	r3, [pc, #152]	@ (800981c <_vfiprintf_r+0x224>)
 8009784:	bb1b      	cbnz	r3, 80097ce <_vfiprintf_r+0x1d6>
 8009786:	9b03      	ldr	r3, [sp, #12]
 8009788:	3307      	adds	r3, #7
 800978a:	f023 0307 	bic.w	r3, r3, #7
 800978e:	3308      	adds	r3, #8
 8009790:	9303      	str	r3, [sp, #12]
 8009792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009794:	443b      	add	r3, r7
 8009796:	9309      	str	r3, [sp, #36]	@ 0x24
 8009798:	e76a      	b.n	8009670 <_vfiprintf_r+0x78>
 800979a:	fb0c 3202 	mla	r2, ip, r2, r3
 800979e:	460c      	mov	r4, r1
 80097a0:	2001      	movs	r0, #1
 80097a2:	e7a8      	b.n	80096f6 <_vfiprintf_r+0xfe>
 80097a4:	2300      	movs	r3, #0
 80097a6:	3401      	adds	r4, #1
 80097a8:	9305      	str	r3, [sp, #20]
 80097aa:	4619      	mov	r1, r3
 80097ac:	f04f 0c0a 	mov.w	ip, #10
 80097b0:	4620      	mov	r0, r4
 80097b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097b6:	3a30      	subs	r2, #48	@ 0x30
 80097b8:	2a09      	cmp	r2, #9
 80097ba:	d903      	bls.n	80097c4 <_vfiprintf_r+0x1cc>
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d0c6      	beq.n	800974e <_vfiprintf_r+0x156>
 80097c0:	9105      	str	r1, [sp, #20]
 80097c2:	e7c4      	b.n	800974e <_vfiprintf_r+0x156>
 80097c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80097c8:	4604      	mov	r4, r0
 80097ca:	2301      	movs	r3, #1
 80097cc:	e7f0      	b.n	80097b0 <_vfiprintf_r+0x1b8>
 80097ce:	ab03      	add	r3, sp, #12
 80097d0:	9300      	str	r3, [sp, #0]
 80097d2:	462a      	mov	r2, r5
 80097d4:	4b12      	ldr	r3, [pc, #72]	@ (8009820 <_vfiprintf_r+0x228>)
 80097d6:	a904      	add	r1, sp, #16
 80097d8:	4630      	mov	r0, r6
 80097da:	f3af 8000 	nop.w
 80097de:	4607      	mov	r7, r0
 80097e0:	1c78      	adds	r0, r7, #1
 80097e2:	d1d6      	bne.n	8009792 <_vfiprintf_r+0x19a>
 80097e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80097e6:	07d9      	lsls	r1, r3, #31
 80097e8:	d405      	bmi.n	80097f6 <_vfiprintf_r+0x1fe>
 80097ea:	89ab      	ldrh	r3, [r5, #12]
 80097ec:	059a      	lsls	r2, r3, #22
 80097ee:	d402      	bmi.n	80097f6 <_vfiprintf_r+0x1fe>
 80097f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097f2:	f7ff fc77 	bl	80090e4 <__retarget_lock_release_recursive>
 80097f6:	89ab      	ldrh	r3, [r5, #12]
 80097f8:	065b      	lsls	r3, r3, #25
 80097fa:	f53f af1f 	bmi.w	800963c <_vfiprintf_r+0x44>
 80097fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009800:	e71e      	b.n	8009640 <_vfiprintf_r+0x48>
 8009802:	ab03      	add	r3, sp, #12
 8009804:	9300      	str	r3, [sp, #0]
 8009806:	462a      	mov	r2, r5
 8009808:	4b05      	ldr	r3, [pc, #20]	@ (8009820 <_vfiprintf_r+0x228>)
 800980a:	a904      	add	r1, sp, #16
 800980c:	4630      	mov	r0, r6
 800980e:	f000 f879 	bl	8009904 <_printf_i>
 8009812:	e7e4      	b.n	80097de <_vfiprintf_r+0x1e6>
 8009814:	0800a175 	.word	0x0800a175
 8009818:	0800a17f 	.word	0x0800a17f
 800981c:	00000000 	.word	0x00000000
 8009820:	080095d3 	.word	0x080095d3
 8009824:	0800a17b 	.word	0x0800a17b

08009828 <_printf_common>:
 8009828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800982c:	4616      	mov	r6, r2
 800982e:	4698      	mov	r8, r3
 8009830:	688a      	ldr	r2, [r1, #8]
 8009832:	690b      	ldr	r3, [r1, #16]
 8009834:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009838:	4293      	cmp	r3, r2
 800983a:	bfb8      	it	lt
 800983c:	4613      	movlt	r3, r2
 800983e:	6033      	str	r3, [r6, #0]
 8009840:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009844:	4607      	mov	r7, r0
 8009846:	460c      	mov	r4, r1
 8009848:	b10a      	cbz	r2, 800984e <_printf_common+0x26>
 800984a:	3301      	adds	r3, #1
 800984c:	6033      	str	r3, [r6, #0]
 800984e:	6823      	ldr	r3, [r4, #0]
 8009850:	0699      	lsls	r1, r3, #26
 8009852:	bf42      	ittt	mi
 8009854:	6833      	ldrmi	r3, [r6, #0]
 8009856:	3302      	addmi	r3, #2
 8009858:	6033      	strmi	r3, [r6, #0]
 800985a:	6825      	ldr	r5, [r4, #0]
 800985c:	f015 0506 	ands.w	r5, r5, #6
 8009860:	d106      	bne.n	8009870 <_printf_common+0x48>
 8009862:	f104 0a19 	add.w	sl, r4, #25
 8009866:	68e3      	ldr	r3, [r4, #12]
 8009868:	6832      	ldr	r2, [r6, #0]
 800986a:	1a9b      	subs	r3, r3, r2
 800986c:	42ab      	cmp	r3, r5
 800986e:	dc26      	bgt.n	80098be <_printf_common+0x96>
 8009870:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009874:	6822      	ldr	r2, [r4, #0]
 8009876:	3b00      	subs	r3, #0
 8009878:	bf18      	it	ne
 800987a:	2301      	movne	r3, #1
 800987c:	0692      	lsls	r2, r2, #26
 800987e:	d42b      	bmi.n	80098d8 <_printf_common+0xb0>
 8009880:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009884:	4641      	mov	r1, r8
 8009886:	4638      	mov	r0, r7
 8009888:	47c8      	blx	r9
 800988a:	3001      	adds	r0, #1
 800988c:	d01e      	beq.n	80098cc <_printf_common+0xa4>
 800988e:	6823      	ldr	r3, [r4, #0]
 8009890:	6922      	ldr	r2, [r4, #16]
 8009892:	f003 0306 	and.w	r3, r3, #6
 8009896:	2b04      	cmp	r3, #4
 8009898:	bf02      	ittt	eq
 800989a:	68e5      	ldreq	r5, [r4, #12]
 800989c:	6833      	ldreq	r3, [r6, #0]
 800989e:	1aed      	subeq	r5, r5, r3
 80098a0:	68a3      	ldr	r3, [r4, #8]
 80098a2:	bf0c      	ite	eq
 80098a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80098a8:	2500      	movne	r5, #0
 80098aa:	4293      	cmp	r3, r2
 80098ac:	bfc4      	itt	gt
 80098ae:	1a9b      	subgt	r3, r3, r2
 80098b0:	18ed      	addgt	r5, r5, r3
 80098b2:	2600      	movs	r6, #0
 80098b4:	341a      	adds	r4, #26
 80098b6:	42b5      	cmp	r5, r6
 80098b8:	d11a      	bne.n	80098f0 <_printf_common+0xc8>
 80098ba:	2000      	movs	r0, #0
 80098bc:	e008      	b.n	80098d0 <_printf_common+0xa8>
 80098be:	2301      	movs	r3, #1
 80098c0:	4652      	mov	r2, sl
 80098c2:	4641      	mov	r1, r8
 80098c4:	4638      	mov	r0, r7
 80098c6:	47c8      	blx	r9
 80098c8:	3001      	adds	r0, #1
 80098ca:	d103      	bne.n	80098d4 <_printf_common+0xac>
 80098cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80098d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098d4:	3501      	adds	r5, #1
 80098d6:	e7c6      	b.n	8009866 <_printf_common+0x3e>
 80098d8:	18e1      	adds	r1, r4, r3
 80098da:	1c5a      	adds	r2, r3, #1
 80098dc:	2030      	movs	r0, #48	@ 0x30
 80098de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80098e2:	4422      	add	r2, r4
 80098e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80098e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80098ec:	3302      	adds	r3, #2
 80098ee:	e7c7      	b.n	8009880 <_printf_common+0x58>
 80098f0:	2301      	movs	r3, #1
 80098f2:	4622      	mov	r2, r4
 80098f4:	4641      	mov	r1, r8
 80098f6:	4638      	mov	r0, r7
 80098f8:	47c8      	blx	r9
 80098fa:	3001      	adds	r0, #1
 80098fc:	d0e6      	beq.n	80098cc <_printf_common+0xa4>
 80098fe:	3601      	adds	r6, #1
 8009900:	e7d9      	b.n	80098b6 <_printf_common+0x8e>
	...

08009904 <_printf_i>:
 8009904:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009908:	7e0f      	ldrb	r7, [r1, #24]
 800990a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800990c:	2f78      	cmp	r7, #120	@ 0x78
 800990e:	4691      	mov	r9, r2
 8009910:	4680      	mov	r8, r0
 8009912:	460c      	mov	r4, r1
 8009914:	469a      	mov	sl, r3
 8009916:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800991a:	d807      	bhi.n	800992c <_printf_i+0x28>
 800991c:	2f62      	cmp	r7, #98	@ 0x62
 800991e:	d80a      	bhi.n	8009936 <_printf_i+0x32>
 8009920:	2f00      	cmp	r7, #0
 8009922:	f000 80d1 	beq.w	8009ac8 <_printf_i+0x1c4>
 8009926:	2f58      	cmp	r7, #88	@ 0x58
 8009928:	f000 80b8 	beq.w	8009a9c <_printf_i+0x198>
 800992c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009930:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009934:	e03a      	b.n	80099ac <_printf_i+0xa8>
 8009936:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800993a:	2b15      	cmp	r3, #21
 800993c:	d8f6      	bhi.n	800992c <_printf_i+0x28>
 800993e:	a101      	add	r1, pc, #4	@ (adr r1, 8009944 <_printf_i+0x40>)
 8009940:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009944:	0800999d 	.word	0x0800999d
 8009948:	080099b1 	.word	0x080099b1
 800994c:	0800992d 	.word	0x0800992d
 8009950:	0800992d 	.word	0x0800992d
 8009954:	0800992d 	.word	0x0800992d
 8009958:	0800992d 	.word	0x0800992d
 800995c:	080099b1 	.word	0x080099b1
 8009960:	0800992d 	.word	0x0800992d
 8009964:	0800992d 	.word	0x0800992d
 8009968:	0800992d 	.word	0x0800992d
 800996c:	0800992d 	.word	0x0800992d
 8009970:	08009aaf 	.word	0x08009aaf
 8009974:	080099db 	.word	0x080099db
 8009978:	08009a69 	.word	0x08009a69
 800997c:	0800992d 	.word	0x0800992d
 8009980:	0800992d 	.word	0x0800992d
 8009984:	08009ad1 	.word	0x08009ad1
 8009988:	0800992d 	.word	0x0800992d
 800998c:	080099db 	.word	0x080099db
 8009990:	0800992d 	.word	0x0800992d
 8009994:	0800992d 	.word	0x0800992d
 8009998:	08009a71 	.word	0x08009a71
 800999c:	6833      	ldr	r3, [r6, #0]
 800999e:	1d1a      	adds	r2, r3, #4
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	6032      	str	r2, [r6, #0]
 80099a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80099a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80099ac:	2301      	movs	r3, #1
 80099ae:	e09c      	b.n	8009aea <_printf_i+0x1e6>
 80099b0:	6833      	ldr	r3, [r6, #0]
 80099b2:	6820      	ldr	r0, [r4, #0]
 80099b4:	1d19      	adds	r1, r3, #4
 80099b6:	6031      	str	r1, [r6, #0]
 80099b8:	0606      	lsls	r6, r0, #24
 80099ba:	d501      	bpl.n	80099c0 <_printf_i+0xbc>
 80099bc:	681d      	ldr	r5, [r3, #0]
 80099be:	e003      	b.n	80099c8 <_printf_i+0xc4>
 80099c0:	0645      	lsls	r5, r0, #25
 80099c2:	d5fb      	bpl.n	80099bc <_printf_i+0xb8>
 80099c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80099c8:	2d00      	cmp	r5, #0
 80099ca:	da03      	bge.n	80099d4 <_printf_i+0xd0>
 80099cc:	232d      	movs	r3, #45	@ 0x2d
 80099ce:	426d      	negs	r5, r5
 80099d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099d4:	4858      	ldr	r0, [pc, #352]	@ (8009b38 <_printf_i+0x234>)
 80099d6:	230a      	movs	r3, #10
 80099d8:	e011      	b.n	80099fe <_printf_i+0xfa>
 80099da:	6821      	ldr	r1, [r4, #0]
 80099dc:	6833      	ldr	r3, [r6, #0]
 80099de:	0608      	lsls	r0, r1, #24
 80099e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80099e4:	d402      	bmi.n	80099ec <_printf_i+0xe8>
 80099e6:	0649      	lsls	r1, r1, #25
 80099e8:	bf48      	it	mi
 80099ea:	b2ad      	uxthmi	r5, r5
 80099ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80099ee:	4852      	ldr	r0, [pc, #328]	@ (8009b38 <_printf_i+0x234>)
 80099f0:	6033      	str	r3, [r6, #0]
 80099f2:	bf14      	ite	ne
 80099f4:	230a      	movne	r3, #10
 80099f6:	2308      	moveq	r3, #8
 80099f8:	2100      	movs	r1, #0
 80099fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80099fe:	6866      	ldr	r6, [r4, #4]
 8009a00:	60a6      	str	r6, [r4, #8]
 8009a02:	2e00      	cmp	r6, #0
 8009a04:	db05      	blt.n	8009a12 <_printf_i+0x10e>
 8009a06:	6821      	ldr	r1, [r4, #0]
 8009a08:	432e      	orrs	r6, r5
 8009a0a:	f021 0104 	bic.w	r1, r1, #4
 8009a0e:	6021      	str	r1, [r4, #0]
 8009a10:	d04b      	beq.n	8009aaa <_printf_i+0x1a6>
 8009a12:	4616      	mov	r6, r2
 8009a14:	fbb5 f1f3 	udiv	r1, r5, r3
 8009a18:	fb03 5711 	mls	r7, r3, r1, r5
 8009a1c:	5dc7      	ldrb	r7, [r0, r7]
 8009a1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009a22:	462f      	mov	r7, r5
 8009a24:	42bb      	cmp	r3, r7
 8009a26:	460d      	mov	r5, r1
 8009a28:	d9f4      	bls.n	8009a14 <_printf_i+0x110>
 8009a2a:	2b08      	cmp	r3, #8
 8009a2c:	d10b      	bne.n	8009a46 <_printf_i+0x142>
 8009a2e:	6823      	ldr	r3, [r4, #0]
 8009a30:	07df      	lsls	r7, r3, #31
 8009a32:	d508      	bpl.n	8009a46 <_printf_i+0x142>
 8009a34:	6923      	ldr	r3, [r4, #16]
 8009a36:	6861      	ldr	r1, [r4, #4]
 8009a38:	4299      	cmp	r1, r3
 8009a3a:	bfde      	ittt	le
 8009a3c:	2330      	movle	r3, #48	@ 0x30
 8009a3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009a42:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009a46:	1b92      	subs	r2, r2, r6
 8009a48:	6122      	str	r2, [r4, #16]
 8009a4a:	f8cd a000 	str.w	sl, [sp]
 8009a4e:	464b      	mov	r3, r9
 8009a50:	aa03      	add	r2, sp, #12
 8009a52:	4621      	mov	r1, r4
 8009a54:	4640      	mov	r0, r8
 8009a56:	f7ff fee7 	bl	8009828 <_printf_common>
 8009a5a:	3001      	adds	r0, #1
 8009a5c:	d14a      	bne.n	8009af4 <_printf_i+0x1f0>
 8009a5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a62:	b004      	add	sp, #16
 8009a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a68:	6823      	ldr	r3, [r4, #0]
 8009a6a:	f043 0320 	orr.w	r3, r3, #32
 8009a6e:	6023      	str	r3, [r4, #0]
 8009a70:	4832      	ldr	r0, [pc, #200]	@ (8009b3c <_printf_i+0x238>)
 8009a72:	2778      	movs	r7, #120	@ 0x78
 8009a74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009a78:	6823      	ldr	r3, [r4, #0]
 8009a7a:	6831      	ldr	r1, [r6, #0]
 8009a7c:	061f      	lsls	r7, r3, #24
 8009a7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009a82:	d402      	bmi.n	8009a8a <_printf_i+0x186>
 8009a84:	065f      	lsls	r7, r3, #25
 8009a86:	bf48      	it	mi
 8009a88:	b2ad      	uxthmi	r5, r5
 8009a8a:	6031      	str	r1, [r6, #0]
 8009a8c:	07d9      	lsls	r1, r3, #31
 8009a8e:	bf44      	itt	mi
 8009a90:	f043 0320 	orrmi.w	r3, r3, #32
 8009a94:	6023      	strmi	r3, [r4, #0]
 8009a96:	b11d      	cbz	r5, 8009aa0 <_printf_i+0x19c>
 8009a98:	2310      	movs	r3, #16
 8009a9a:	e7ad      	b.n	80099f8 <_printf_i+0xf4>
 8009a9c:	4826      	ldr	r0, [pc, #152]	@ (8009b38 <_printf_i+0x234>)
 8009a9e:	e7e9      	b.n	8009a74 <_printf_i+0x170>
 8009aa0:	6823      	ldr	r3, [r4, #0]
 8009aa2:	f023 0320 	bic.w	r3, r3, #32
 8009aa6:	6023      	str	r3, [r4, #0]
 8009aa8:	e7f6      	b.n	8009a98 <_printf_i+0x194>
 8009aaa:	4616      	mov	r6, r2
 8009aac:	e7bd      	b.n	8009a2a <_printf_i+0x126>
 8009aae:	6833      	ldr	r3, [r6, #0]
 8009ab0:	6825      	ldr	r5, [r4, #0]
 8009ab2:	6961      	ldr	r1, [r4, #20]
 8009ab4:	1d18      	adds	r0, r3, #4
 8009ab6:	6030      	str	r0, [r6, #0]
 8009ab8:	062e      	lsls	r6, r5, #24
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	d501      	bpl.n	8009ac2 <_printf_i+0x1be>
 8009abe:	6019      	str	r1, [r3, #0]
 8009ac0:	e002      	b.n	8009ac8 <_printf_i+0x1c4>
 8009ac2:	0668      	lsls	r0, r5, #25
 8009ac4:	d5fb      	bpl.n	8009abe <_printf_i+0x1ba>
 8009ac6:	8019      	strh	r1, [r3, #0]
 8009ac8:	2300      	movs	r3, #0
 8009aca:	6123      	str	r3, [r4, #16]
 8009acc:	4616      	mov	r6, r2
 8009ace:	e7bc      	b.n	8009a4a <_printf_i+0x146>
 8009ad0:	6833      	ldr	r3, [r6, #0]
 8009ad2:	1d1a      	adds	r2, r3, #4
 8009ad4:	6032      	str	r2, [r6, #0]
 8009ad6:	681e      	ldr	r6, [r3, #0]
 8009ad8:	6862      	ldr	r2, [r4, #4]
 8009ada:	2100      	movs	r1, #0
 8009adc:	4630      	mov	r0, r6
 8009ade:	f7f6 fb77 	bl	80001d0 <memchr>
 8009ae2:	b108      	cbz	r0, 8009ae8 <_printf_i+0x1e4>
 8009ae4:	1b80      	subs	r0, r0, r6
 8009ae6:	6060      	str	r0, [r4, #4]
 8009ae8:	6863      	ldr	r3, [r4, #4]
 8009aea:	6123      	str	r3, [r4, #16]
 8009aec:	2300      	movs	r3, #0
 8009aee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009af2:	e7aa      	b.n	8009a4a <_printf_i+0x146>
 8009af4:	6923      	ldr	r3, [r4, #16]
 8009af6:	4632      	mov	r2, r6
 8009af8:	4649      	mov	r1, r9
 8009afa:	4640      	mov	r0, r8
 8009afc:	47d0      	blx	sl
 8009afe:	3001      	adds	r0, #1
 8009b00:	d0ad      	beq.n	8009a5e <_printf_i+0x15a>
 8009b02:	6823      	ldr	r3, [r4, #0]
 8009b04:	079b      	lsls	r3, r3, #30
 8009b06:	d413      	bmi.n	8009b30 <_printf_i+0x22c>
 8009b08:	68e0      	ldr	r0, [r4, #12]
 8009b0a:	9b03      	ldr	r3, [sp, #12]
 8009b0c:	4298      	cmp	r0, r3
 8009b0e:	bfb8      	it	lt
 8009b10:	4618      	movlt	r0, r3
 8009b12:	e7a6      	b.n	8009a62 <_printf_i+0x15e>
 8009b14:	2301      	movs	r3, #1
 8009b16:	4632      	mov	r2, r6
 8009b18:	4649      	mov	r1, r9
 8009b1a:	4640      	mov	r0, r8
 8009b1c:	47d0      	blx	sl
 8009b1e:	3001      	adds	r0, #1
 8009b20:	d09d      	beq.n	8009a5e <_printf_i+0x15a>
 8009b22:	3501      	adds	r5, #1
 8009b24:	68e3      	ldr	r3, [r4, #12]
 8009b26:	9903      	ldr	r1, [sp, #12]
 8009b28:	1a5b      	subs	r3, r3, r1
 8009b2a:	42ab      	cmp	r3, r5
 8009b2c:	dcf2      	bgt.n	8009b14 <_printf_i+0x210>
 8009b2e:	e7eb      	b.n	8009b08 <_printf_i+0x204>
 8009b30:	2500      	movs	r5, #0
 8009b32:	f104 0619 	add.w	r6, r4, #25
 8009b36:	e7f5      	b.n	8009b24 <_printf_i+0x220>
 8009b38:	0800a186 	.word	0x0800a186
 8009b3c:	0800a197 	.word	0x0800a197

08009b40 <__sflush_r>:
 8009b40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b48:	0716      	lsls	r6, r2, #28
 8009b4a:	4605      	mov	r5, r0
 8009b4c:	460c      	mov	r4, r1
 8009b4e:	d454      	bmi.n	8009bfa <__sflush_r+0xba>
 8009b50:	684b      	ldr	r3, [r1, #4]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	dc02      	bgt.n	8009b5c <__sflush_r+0x1c>
 8009b56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	dd48      	ble.n	8009bee <__sflush_r+0xae>
 8009b5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b5e:	2e00      	cmp	r6, #0
 8009b60:	d045      	beq.n	8009bee <__sflush_r+0xae>
 8009b62:	2300      	movs	r3, #0
 8009b64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009b68:	682f      	ldr	r7, [r5, #0]
 8009b6a:	6a21      	ldr	r1, [r4, #32]
 8009b6c:	602b      	str	r3, [r5, #0]
 8009b6e:	d030      	beq.n	8009bd2 <__sflush_r+0x92>
 8009b70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009b72:	89a3      	ldrh	r3, [r4, #12]
 8009b74:	0759      	lsls	r1, r3, #29
 8009b76:	d505      	bpl.n	8009b84 <__sflush_r+0x44>
 8009b78:	6863      	ldr	r3, [r4, #4]
 8009b7a:	1ad2      	subs	r2, r2, r3
 8009b7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009b7e:	b10b      	cbz	r3, 8009b84 <__sflush_r+0x44>
 8009b80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009b82:	1ad2      	subs	r2, r2, r3
 8009b84:	2300      	movs	r3, #0
 8009b86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009b88:	6a21      	ldr	r1, [r4, #32]
 8009b8a:	4628      	mov	r0, r5
 8009b8c:	47b0      	blx	r6
 8009b8e:	1c43      	adds	r3, r0, #1
 8009b90:	89a3      	ldrh	r3, [r4, #12]
 8009b92:	d106      	bne.n	8009ba2 <__sflush_r+0x62>
 8009b94:	6829      	ldr	r1, [r5, #0]
 8009b96:	291d      	cmp	r1, #29
 8009b98:	d82b      	bhi.n	8009bf2 <__sflush_r+0xb2>
 8009b9a:	4a2a      	ldr	r2, [pc, #168]	@ (8009c44 <__sflush_r+0x104>)
 8009b9c:	40ca      	lsrs	r2, r1
 8009b9e:	07d6      	lsls	r6, r2, #31
 8009ba0:	d527      	bpl.n	8009bf2 <__sflush_r+0xb2>
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	6062      	str	r2, [r4, #4]
 8009ba6:	04d9      	lsls	r1, r3, #19
 8009ba8:	6922      	ldr	r2, [r4, #16]
 8009baa:	6022      	str	r2, [r4, #0]
 8009bac:	d504      	bpl.n	8009bb8 <__sflush_r+0x78>
 8009bae:	1c42      	adds	r2, r0, #1
 8009bb0:	d101      	bne.n	8009bb6 <__sflush_r+0x76>
 8009bb2:	682b      	ldr	r3, [r5, #0]
 8009bb4:	b903      	cbnz	r3, 8009bb8 <__sflush_r+0x78>
 8009bb6:	6560      	str	r0, [r4, #84]	@ 0x54
 8009bb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bba:	602f      	str	r7, [r5, #0]
 8009bbc:	b1b9      	cbz	r1, 8009bee <__sflush_r+0xae>
 8009bbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009bc2:	4299      	cmp	r1, r3
 8009bc4:	d002      	beq.n	8009bcc <__sflush_r+0x8c>
 8009bc6:	4628      	mov	r0, r5
 8009bc8:	f7ff fa9c 	bl	8009104 <_free_r>
 8009bcc:	2300      	movs	r3, #0
 8009bce:	6363      	str	r3, [r4, #52]	@ 0x34
 8009bd0:	e00d      	b.n	8009bee <__sflush_r+0xae>
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	47b0      	blx	r6
 8009bd8:	4602      	mov	r2, r0
 8009bda:	1c50      	adds	r0, r2, #1
 8009bdc:	d1c9      	bne.n	8009b72 <__sflush_r+0x32>
 8009bde:	682b      	ldr	r3, [r5, #0]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d0c6      	beq.n	8009b72 <__sflush_r+0x32>
 8009be4:	2b1d      	cmp	r3, #29
 8009be6:	d001      	beq.n	8009bec <__sflush_r+0xac>
 8009be8:	2b16      	cmp	r3, #22
 8009bea:	d11e      	bne.n	8009c2a <__sflush_r+0xea>
 8009bec:	602f      	str	r7, [r5, #0]
 8009bee:	2000      	movs	r0, #0
 8009bf0:	e022      	b.n	8009c38 <__sflush_r+0xf8>
 8009bf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bf6:	b21b      	sxth	r3, r3
 8009bf8:	e01b      	b.n	8009c32 <__sflush_r+0xf2>
 8009bfa:	690f      	ldr	r7, [r1, #16]
 8009bfc:	2f00      	cmp	r7, #0
 8009bfe:	d0f6      	beq.n	8009bee <__sflush_r+0xae>
 8009c00:	0793      	lsls	r3, r2, #30
 8009c02:	680e      	ldr	r6, [r1, #0]
 8009c04:	bf08      	it	eq
 8009c06:	694b      	ldreq	r3, [r1, #20]
 8009c08:	600f      	str	r7, [r1, #0]
 8009c0a:	bf18      	it	ne
 8009c0c:	2300      	movne	r3, #0
 8009c0e:	eba6 0807 	sub.w	r8, r6, r7
 8009c12:	608b      	str	r3, [r1, #8]
 8009c14:	f1b8 0f00 	cmp.w	r8, #0
 8009c18:	dde9      	ble.n	8009bee <__sflush_r+0xae>
 8009c1a:	6a21      	ldr	r1, [r4, #32]
 8009c1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009c1e:	4643      	mov	r3, r8
 8009c20:	463a      	mov	r2, r7
 8009c22:	4628      	mov	r0, r5
 8009c24:	47b0      	blx	r6
 8009c26:	2800      	cmp	r0, #0
 8009c28:	dc08      	bgt.n	8009c3c <__sflush_r+0xfc>
 8009c2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c32:	81a3      	strh	r3, [r4, #12]
 8009c34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c3c:	4407      	add	r7, r0
 8009c3e:	eba8 0800 	sub.w	r8, r8, r0
 8009c42:	e7e7      	b.n	8009c14 <__sflush_r+0xd4>
 8009c44:	20400001 	.word	0x20400001

08009c48 <_fflush_r>:
 8009c48:	b538      	push	{r3, r4, r5, lr}
 8009c4a:	690b      	ldr	r3, [r1, #16]
 8009c4c:	4605      	mov	r5, r0
 8009c4e:	460c      	mov	r4, r1
 8009c50:	b913      	cbnz	r3, 8009c58 <_fflush_r+0x10>
 8009c52:	2500      	movs	r5, #0
 8009c54:	4628      	mov	r0, r5
 8009c56:	bd38      	pop	{r3, r4, r5, pc}
 8009c58:	b118      	cbz	r0, 8009c62 <_fflush_r+0x1a>
 8009c5a:	6a03      	ldr	r3, [r0, #32]
 8009c5c:	b90b      	cbnz	r3, 8009c62 <_fflush_r+0x1a>
 8009c5e:	f7fe ffb5 	bl	8008bcc <__sinit>
 8009c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d0f3      	beq.n	8009c52 <_fflush_r+0xa>
 8009c6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009c6c:	07d0      	lsls	r0, r2, #31
 8009c6e:	d404      	bmi.n	8009c7a <_fflush_r+0x32>
 8009c70:	0599      	lsls	r1, r3, #22
 8009c72:	d402      	bmi.n	8009c7a <_fflush_r+0x32>
 8009c74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c76:	f7ff fa34 	bl	80090e2 <__retarget_lock_acquire_recursive>
 8009c7a:	4628      	mov	r0, r5
 8009c7c:	4621      	mov	r1, r4
 8009c7e:	f7ff ff5f 	bl	8009b40 <__sflush_r>
 8009c82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009c84:	07da      	lsls	r2, r3, #31
 8009c86:	4605      	mov	r5, r0
 8009c88:	d4e4      	bmi.n	8009c54 <_fflush_r+0xc>
 8009c8a:	89a3      	ldrh	r3, [r4, #12]
 8009c8c:	059b      	lsls	r3, r3, #22
 8009c8e:	d4e1      	bmi.n	8009c54 <_fflush_r+0xc>
 8009c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009c92:	f7ff fa27 	bl	80090e4 <__retarget_lock_release_recursive>
 8009c96:	e7dd      	b.n	8009c54 <_fflush_r+0xc>

08009c98 <__swhatbuf_r>:
 8009c98:	b570      	push	{r4, r5, r6, lr}
 8009c9a:	460c      	mov	r4, r1
 8009c9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ca0:	2900      	cmp	r1, #0
 8009ca2:	b096      	sub	sp, #88	@ 0x58
 8009ca4:	4615      	mov	r5, r2
 8009ca6:	461e      	mov	r6, r3
 8009ca8:	da0d      	bge.n	8009cc6 <__swhatbuf_r+0x2e>
 8009caa:	89a3      	ldrh	r3, [r4, #12]
 8009cac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009cb0:	f04f 0100 	mov.w	r1, #0
 8009cb4:	bf14      	ite	ne
 8009cb6:	2340      	movne	r3, #64	@ 0x40
 8009cb8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009cbc:	2000      	movs	r0, #0
 8009cbe:	6031      	str	r1, [r6, #0]
 8009cc0:	602b      	str	r3, [r5, #0]
 8009cc2:	b016      	add	sp, #88	@ 0x58
 8009cc4:	bd70      	pop	{r4, r5, r6, pc}
 8009cc6:	466a      	mov	r2, sp
 8009cc8:	f000 f862 	bl	8009d90 <_fstat_r>
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	dbec      	blt.n	8009caa <__swhatbuf_r+0x12>
 8009cd0:	9901      	ldr	r1, [sp, #4]
 8009cd2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009cd6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009cda:	4259      	negs	r1, r3
 8009cdc:	4159      	adcs	r1, r3
 8009cde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ce2:	e7eb      	b.n	8009cbc <__swhatbuf_r+0x24>

08009ce4 <__smakebuf_r>:
 8009ce4:	898b      	ldrh	r3, [r1, #12]
 8009ce6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ce8:	079d      	lsls	r5, r3, #30
 8009cea:	4606      	mov	r6, r0
 8009cec:	460c      	mov	r4, r1
 8009cee:	d507      	bpl.n	8009d00 <__smakebuf_r+0x1c>
 8009cf0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009cf4:	6023      	str	r3, [r4, #0]
 8009cf6:	6123      	str	r3, [r4, #16]
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	6163      	str	r3, [r4, #20]
 8009cfc:	b003      	add	sp, #12
 8009cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d00:	ab01      	add	r3, sp, #4
 8009d02:	466a      	mov	r2, sp
 8009d04:	f7ff ffc8 	bl	8009c98 <__swhatbuf_r>
 8009d08:	9f00      	ldr	r7, [sp, #0]
 8009d0a:	4605      	mov	r5, r0
 8009d0c:	4639      	mov	r1, r7
 8009d0e:	4630      	mov	r0, r6
 8009d10:	f7ff fa64 	bl	80091dc <_malloc_r>
 8009d14:	b948      	cbnz	r0, 8009d2a <__smakebuf_r+0x46>
 8009d16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d1a:	059a      	lsls	r2, r3, #22
 8009d1c:	d4ee      	bmi.n	8009cfc <__smakebuf_r+0x18>
 8009d1e:	f023 0303 	bic.w	r3, r3, #3
 8009d22:	f043 0302 	orr.w	r3, r3, #2
 8009d26:	81a3      	strh	r3, [r4, #12]
 8009d28:	e7e2      	b.n	8009cf0 <__smakebuf_r+0xc>
 8009d2a:	89a3      	ldrh	r3, [r4, #12]
 8009d2c:	6020      	str	r0, [r4, #0]
 8009d2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d32:	81a3      	strh	r3, [r4, #12]
 8009d34:	9b01      	ldr	r3, [sp, #4]
 8009d36:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009d3a:	b15b      	cbz	r3, 8009d54 <__smakebuf_r+0x70>
 8009d3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d40:	4630      	mov	r0, r6
 8009d42:	f000 f837 	bl	8009db4 <_isatty_r>
 8009d46:	b128      	cbz	r0, 8009d54 <__smakebuf_r+0x70>
 8009d48:	89a3      	ldrh	r3, [r4, #12]
 8009d4a:	f023 0303 	bic.w	r3, r3, #3
 8009d4e:	f043 0301 	orr.w	r3, r3, #1
 8009d52:	81a3      	strh	r3, [r4, #12]
 8009d54:	89a3      	ldrh	r3, [r4, #12]
 8009d56:	431d      	orrs	r5, r3
 8009d58:	81a5      	strh	r5, [r4, #12]
 8009d5a:	e7cf      	b.n	8009cfc <__smakebuf_r+0x18>

08009d5c <memmove>:
 8009d5c:	4288      	cmp	r0, r1
 8009d5e:	b510      	push	{r4, lr}
 8009d60:	eb01 0402 	add.w	r4, r1, r2
 8009d64:	d902      	bls.n	8009d6c <memmove+0x10>
 8009d66:	4284      	cmp	r4, r0
 8009d68:	4623      	mov	r3, r4
 8009d6a:	d807      	bhi.n	8009d7c <memmove+0x20>
 8009d6c:	1e43      	subs	r3, r0, #1
 8009d6e:	42a1      	cmp	r1, r4
 8009d70:	d008      	beq.n	8009d84 <memmove+0x28>
 8009d72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d76:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d7a:	e7f8      	b.n	8009d6e <memmove+0x12>
 8009d7c:	4402      	add	r2, r0
 8009d7e:	4601      	mov	r1, r0
 8009d80:	428a      	cmp	r2, r1
 8009d82:	d100      	bne.n	8009d86 <memmove+0x2a>
 8009d84:	bd10      	pop	{r4, pc}
 8009d86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d8e:	e7f7      	b.n	8009d80 <memmove+0x24>

08009d90 <_fstat_r>:
 8009d90:	b538      	push	{r3, r4, r5, lr}
 8009d92:	4d07      	ldr	r5, [pc, #28]	@ (8009db0 <_fstat_r+0x20>)
 8009d94:	2300      	movs	r3, #0
 8009d96:	4604      	mov	r4, r0
 8009d98:	4608      	mov	r0, r1
 8009d9a:	4611      	mov	r1, r2
 8009d9c:	602b      	str	r3, [r5, #0]
 8009d9e:	f7f7 fa5a 	bl	8001256 <_fstat>
 8009da2:	1c43      	adds	r3, r0, #1
 8009da4:	d102      	bne.n	8009dac <_fstat_r+0x1c>
 8009da6:	682b      	ldr	r3, [r5, #0]
 8009da8:	b103      	cbz	r3, 8009dac <_fstat_r+0x1c>
 8009daa:	6023      	str	r3, [r4, #0]
 8009dac:	bd38      	pop	{r3, r4, r5, pc}
 8009dae:	bf00      	nop
 8009db0:	20005ec4 	.word	0x20005ec4

08009db4 <_isatty_r>:
 8009db4:	b538      	push	{r3, r4, r5, lr}
 8009db6:	4d06      	ldr	r5, [pc, #24]	@ (8009dd0 <_isatty_r+0x1c>)
 8009db8:	2300      	movs	r3, #0
 8009dba:	4604      	mov	r4, r0
 8009dbc:	4608      	mov	r0, r1
 8009dbe:	602b      	str	r3, [r5, #0]
 8009dc0:	f7f7 fa59 	bl	8001276 <_isatty>
 8009dc4:	1c43      	adds	r3, r0, #1
 8009dc6:	d102      	bne.n	8009dce <_isatty_r+0x1a>
 8009dc8:	682b      	ldr	r3, [r5, #0]
 8009dca:	b103      	cbz	r3, 8009dce <_isatty_r+0x1a>
 8009dcc:	6023      	str	r3, [r4, #0]
 8009dce:	bd38      	pop	{r3, r4, r5, pc}
 8009dd0:	20005ec4 	.word	0x20005ec4

08009dd4 <_sbrk_r>:
 8009dd4:	b538      	push	{r3, r4, r5, lr}
 8009dd6:	4d06      	ldr	r5, [pc, #24]	@ (8009df0 <_sbrk_r+0x1c>)
 8009dd8:	2300      	movs	r3, #0
 8009dda:	4604      	mov	r4, r0
 8009ddc:	4608      	mov	r0, r1
 8009dde:	602b      	str	r3, [r5, #0]
 8009de0:	f7f7 fa62 	bl	80012a8 <_sbrk>
 8009de4:	1c43      	adds	r3, r0, #1
 8009de6:	d102      	bne.n	8009dee <_sbrk_r+0x1a>
 8009de8:	682b      	ldr	r3, [r5, #0]
 8009dea:	b103      	cbz	r3, 8009dee <_sbrk_r+0x1a>
 8009dec:	6023      	str	r3, [r4, #0]
 8009dee:	bd38      	pop	{r3, r4, r5, pc}
 8009df0:	20005ec4 	.word	0x20005ec4

08009df4 <_realloc_r>:
 8009df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009df8:	4607      	mov	r7, r0
 8009dfa:	4614      	mov	r4, r2
 8009dfc:	460d      	mov	r5, r1
 8009dfe:	b921      	cbnz	r1, 8009e0a <_realloc_r+0x16>
 8009e00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e04:	4611      	mov	r1, r2
 8009e06:	f7ff b9e9 	b.w	80091dc <_malloc_r>
 8009e0a:	b92a      	cbnz	r2, 8009e18 <_realloc_r+0x24>
 8009e0c:	f7ff f97a 	bl	8009104 <_free_r>
 8009e10:	4625      	mov	r5, r4
 8009e12:	4628      	mov	r0, r5
 8009e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e18:	f000 f81a 	bl	8009e50 <_malloc_usable_size_r>
 8009e1c:	4284      	cmp	r4, r0
 8009e1e:	4606      	mov	r6, r0
 8009e20:	d802      	bhi.n	8009e28 <_realloc_r+0x34>
 8009e22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009e26:	d8f4      	bhi.n	8009e12 <_realloc_r+0x1e>
 8009e28:	4621      	mov	r1, r4
 8009e2a:	4638      	mov	r0, r7
 8009e2c:	f7ff f9d6 	bl	80091dc <_malloc_r>
 8009e30:	4680      	mov	r8, r0
 8009e32:	b908      	cbnz	r0, 8009e38 <_realloc_r+0x44>
 8009e34:	4645      	mov	r5, r8
 8009e36:	e7ec      	b.n	8009e12 <_realloc_r+0x1e>
 8009e38:	42b4      	cmp	r4, r6
 8009e3a:	4622      	mov	r2, r4
 8009e3c:	4629      	mov	r1, r5
 8009e3e:	bf28      	it	cs
 8009e40:	4632      	movcs	r2, r6
 8009e42:	f7ff f950 	bl	80090e6 <memcpy>
 8009e46:	4629      	mov	r1, r5
 8009e48:	4638      	mov	r0, r7
 8009e4a:	f7ff f95b 	bl	8009104 <_free_r>
 8009e4e:	e7f1      	b.n	8009e34 <_realloc_r+0x40>

08009e50 <_malloc_usable_size_r>:
 8009e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e54:	1f18      	subs	r0, r3, #4
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	bfbc      	itt	lt
 8009e5a:	580b      	ldrlt	r3, [r1, r0]
 8009e5c:	18c0      	addlt	r0, r0, r3
 8009e5e:	4770      	bx	lr

08009e60 <_init>:
 8009e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e62:	bf00      	nop
 8009e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e66:	bc08      	pop	{r3}
 8009e68:	469e      	mov	lr, r3
 8009e6a:	4770      	bx	lr

08009e6c <_fini>:
 8009e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e6e:	bf00      	nop
 8009e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e72:	bc08      	pop	{r3}
 8009e74:	469e      	mov	lr, r3
 8009e76:	4770      	bx	lr
