/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire [7:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [25:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [15:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _00_;
  always_latch
    if (!celloutsig_1_18z[0]) _00_ = 3'h0;
    else if (!clkin_data[0]) _00_ = { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z };
  assign { celloutsig_0_16z[3], celloutsig_0_16z[1:0] } = _00_;
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_0z);
  assign celloutsig_1_14z = !(celloutsig_1_2z ? celloutsig_1_9z[7] : celloutsig_1_5z);
  assign celloutsig_0_24z = !(celloutsig_0_22z ? celloutsig_0_2z : celloutsig_0_7z);
  assign celloutsig_0_25z = !(celloutsig_0_10z ? celloutsig_0_2z : celloutsig_0_3z[6]);
  assign celloutsig_0_29z = !(celloutsig_0_13z ? celloutsig_0_22z : celloutsig_0_25z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_1_5z = ~celloutsig_1_0z;
  assign celloutsig_1_8z = ~celloutsig_1_6z[9];
  assign celloutsig_0_11z = ~celloutsig_0_2z;
  assign celloutsig_0_35z = ~((celloutsig_0_20z | celloutsig_0_34z) & celloutsig_0_25z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[98]);
  assign celloutsig_1_12z = ~((celloutsig_1_6z[0] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_32z = ~((celloutsig_0_28z | celloutsig_0_13z) & celloutsig_0_0z);
  assign celloutsig_0_0z = in_data[89] | ~(in_data[32]);
  assign celloutsig_1_19z = celloutsig_1_15z[4] | ~(celloutsig_1_2z);
  assign celloutsig_0_8z = celloutsig_0_7z | ~(celloutsig_0_1z);
  assign celloutsig_0_14z = celloutsig_0_9z[23] | ~(celloutsig_0_2z);
  assign celloutsig_0_20z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_0_22z = celloutsig_0_9z[10] | ~(celloutsig_0_11z);
  assign celloutsig_0_33z = celloutsig_0_30z | ~(1'h0);
  assign celloutsig_0_18z = celloutsig_0_2z | celloutsig_0_9z[7];
  assign celloutsig_0_30z = celloutsig_0_12z | celloutsig_0_24z;
  assign celloutsig_0_2z = celloutsig_0_0z ^ in_data[25];
  assign celloutsig_0_34z = ~(celloutsig_0_7z ^ celloutsig_0_19z);
  assign celloutsig_0_37z = ~(celloutsig_0_28z ^ celloutsig_0_22z);
  assign celloutsig_0_42z = ~(celloutsig_0_1z ^ celloutsig_0_35z);
  assign celloutsig_0_13z = ~(celloutsig_0_0z ^ celloutsig_0_5z);
  assign celloutsig_0_28z = { in_data[13:4], celloutsig_0_2z } === { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_23z };
  assign celloutsig_0_45z = { celloutsig_0_17z[19:14], celloutsig_0_13z } < { celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_35z };
  assign celloutsig_0_26z = { celloutsig_0_3z[8:3], celloutsig_0_24z } < { 1'h0, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_16z[3], 1'h0, celloutsig_0_16z[1:0] };
  assign celloutsig_1_0z = in_data[171] & ~(in_data[188]);
  assign celloutsig_1_7z = celloutsig_1_2z & ~(in_data[147]);
  assign celloutsig_0_48z = { celloutsig_0_0z, celloutsig_0_33z, celloutsig_0_45z } % { 1'h1, celloutsig_0_25z, in_data[0] };
  assign celloutsig_1_6z = in_data[160:141] % { 1'h1, in_data[146:129], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_14z } % { 1'h1, celloutsig_1_15z[14:13] };
  assign celloutsig_0_21z = { celloutsig_0_9z[17:15], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_19z };
  assign celloutsig_1_9z = { in_data[131:125], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z } * { celloutsig_1_3z[2], celloutsig_1_5z, celloutsig_1_3z[7:1], 1'h1 };
  assign celloutsig_0_3z = - { in_data[82:78], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_38z = { celloutsig_0_21z[3:2], celloutsig_0_24z, 1'h0 } !== { celloutsig_0_15z[17], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_29z };
  assign celloutsig_0_5z = | celloutsig_0_3z[6:0];
  assign celloutsig_0_12z = | { celloutsig_0_10z, celloutsig_0_3z[7:0] };
  assign celloutsig_0_27z = | { celloutsig_0_20z, celloutsig_0_16z[3], celloutsig_0_16z[1:0], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_9z[4:3], celloutsig_0_6z, celloutsig_0_3z[6:0] };
  assign celloutsig_1_10z = ~^ { in_data[107:101], celloutsig_1_3z[7:1], 1'h1, celloutsig_1_3z[7:1], 1'h1, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_7z = ~^ celloutsig_0_3z[7:4];
  assign celloutsig_0_19z = ~^ { in_data[45:42], celloutsig_0_16z[3], 1'h0, celloutsig_0_16z[1:0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_6z = ^ { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_10z = ^ in_data[71:60];
  assign celloutsig_0_17z = { celloutsig_0_15z[19:4], celloutsig_0_10z, 1'h0, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z } >>> { celloutsig_0_16z[3], 1'h0, celloutsig_0_16z[1:0], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_1_4z = { in_data[166:160], celloutsig_1_2z } - { celloutsig_1_3z[6:4], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_4z[5:1], celloutsig_1_12z, celloutsig_1_9z } - { in_data[183:179], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_15z = celloutsig_0_9z[20:1] - { in_data[44:30], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_23z = { celloutsig_0_17z[2:0], celloutsig_0_1z, celloutsig_0_14z } - { celloutsig_0_15z[18:16], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_47z = { celloutsig_0_15z[5:1], celloutsig_0_38z, celloutsig_0_37z, celloutsig_0_32z } ~^ { celloutsig_0_17z[12:9], celloutsig_0_42z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_11z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_9z = 26'h0000000;
    else if (!clkin_data[0]) celloutsig_0_9z = { in_data[73:54], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z };
  assign { celloutsig_1_3z[1], celloutsig_1_3z[7:2] } = { celloutsig_1_2z, in_data[149:144] } ~^ { celloutsig_1_1z, in_data[145:140] };
  assign celloutsig_0_16z[2] = 1'h0;
  assign celloutsig_1_3z[0] = 1'h1;
  assign { out_data[130:128], out_data[96], out_data[39:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
