// Seed: 1858532179
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  wire id_9;
  always $display(1'b0, 1 - 1'b0 && id_4, id_4);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_8;
  tri1 id_9 = 1;
  wire id_10;
  wire id_11;
  wire id_12;
  logic [7:0] id_13;
  assign id_4 = id_3;
  assign id_7 = 1'b0;
  assign id_3 = id_13[1];
  wor id_14 = 1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_5,
      id_9,
      id_5,
      id_9,
      id_14,
      id_14
  );
  supply1 id_15 = id_9;
  assign id_2 = 1;
  assign id_5 = 1;
endmodule
