# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.,,,,,,,,,,,,,,,,,,
# Your use of Altera Corporation's design tools, logic functions ,,,,,,,,,,,,,,,,,
# and other software and tools, and its AMPP partner logic ,,,,,,,,,,,,,,,,,
# functions, and any output files from any of the foregoing ,,,,,,,,,,,,,,,,,
# (including device programming or simulation files), and any ,,,,,,,,,,,,,,,,,
# associated documentation or information are expressly subject ,,,,,,,,,,,,,,,,,,
# to the terms and conditions of the Altera Program License ,,,,,,,,,,,,,,,,,,
# Subscription Agreement, the Altera Quartus II License Agreement,,,,,,,,,,,,,,,,,
# the Altera MegaCore Function License Agreement, or other ,,,,,,,,,,,,,,,,,
# applicable license agreement, including, without limitation, ,,,,,,,,,,,,,,,
# that your use is for the sole purpose of programming logic ,,,,,,,,,,,,,,,,,,
# devices manufactured by Altera and sold by Altera or its ,,,,,,,,,,,,,,,,,,
# authorized distributors.  Please refer to the applicable ,,,,,,,,,,,,,,,,,,
# agreement for further details.,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,
# Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition,,,,,,,,,,,,,,,,,,
# File: C:\Users\freddy gabbay\Documents\Riscv for DE0\RV32i-Verilog-master\Quartus\DE0_Demo\output_files\DE0_top.csv,,,,,,,,,,,,,,,,,,
# Generated on: Thu Mar 18 23:26:29 2021,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,
To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage
HEX0_DP,Output,,,,PIN_E9,,,,,,,,,,,,,
HEX0_D[0],Output,,,,PIN_U21,,,,,,,,,,,,,
HEX0_D[1],Output,,,,PIN_E7,,,,,,,,,,,,,
HEX0_D[2],Output,,,,PIN_D6,,,,,,,,,,,,,
HEX0_D[3],Output,,,,PIN_A7,,,,,,,,,,,,,
HEX0_D[4],Output,,,,PIN_J9,,,,,,,,,,,,,
HEX0_D[5],Output,,,,PIN_H6,,,,,,,,,,,,,
HEX0_D[6],Output,,,,PIN_D9,,,,,,,,,,,,,
HEX1_DP,Output,,,,PIN_AB6,,,,,,,,,,,,,
HEX1_D[0],Output,,,,PIN_C9,,,,,,,,,,,,,
HEX1_D[1],Output,,,,PIN_F10,,,,,,,,,,,,,
HEX1_D[2],Output,,,,PIN_G10,,,,,,,,,,,,,
HEX1_D[3],Output,,,,PIN_Y11,,,,,,,,,,,,,
HEX1_D[4],Output,,,,PIN_AA7,,,,,,,,,,,,,
HEX1_D[5],Output,,,,PIN_Y9,,,,,,,,,,,,,
HEX1_D[6],Output,,,,PIN_AB5,,,,,,,,,,,,,
HEX2_DP,Output,,,,PIN_A10,,,,,,,,,,,,,
HEX2_D[0],Output,,,,PIN_AB8,,,,,,,,,,,,,
HEX2_D[1],Output,,,,PIN_AB11,,,,,,,,,,,,,
HEX2_D[2],Output,,,,PIN_AA10,,,,,,,,,,,,,
HEX2_D[3],Output,,,,PIN_R12,,,,,,,,,,,,,
HEX2_D[4],Output,,,,PIN_AA9,,,,,,,,,,,,,
HEX2_D[5],Output,,,,PIN_AB7,,,,,,,,,,,,,
HEX2_D[6],Output,,,,PIN_B5,,,,,,,,,,,,,
HEX3_DP,Output,,,,PIN_B6,,,,,,,,,,,,,
HEX3_D[0],Output,,,,PIN_A9,,,,,,,,,,,,,
HEX3_D[0]>>,Unknown,,,,,,,,,,,,,,,,,
HEX3_D[1],Output,,,,PIN_C8,,,,,,,,,,,,,
HEX3_D[2],Output,,,,PIN_A5,,,,,,,,,,,,,
HEX3_D[3],Output,,,,PIN_H8,,,,,,,,,,,,,
HEX3_D[4],Output,,,,PIN_G8,,,,,,,,,,,,,
HEX3_D[5],Output,,,,PIN_F7,,,,,,,,,,,,,
HEX3_D[6],Output,,,,PIN_D7,,,,,,,,,,,,,
