{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1544125132925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1544125132926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 14:38:52 2018 " "Processing started: Thu Dec 06 14:38:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1544125132926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1544125132926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1544125132926 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1544125133224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1544125133260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1544125133260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1544125133282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(22) " "Verilog HDL assignment warning at VGA.v(22): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1544125133283 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(26) " "Verilog HDL assignment warning at VGA.v(26): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1544125133283 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hsync VGA.v(40) " "Verilog HDL Always Construct warning at VGA.v(40): inferring latch(es) for variable \"hsync\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1544125133285 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red VGA.v(40) " "Verilog HDL Always Construct warning at VGA.v(40): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1544125133285 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green VGA.v(40) " "Verilog HDL Always Construct warning at VGA.v(40): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1544125133285 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue VGA.v(40) " "Verilog HDL Always Construct warning at VGA.v(40): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1544125133285 "|VGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vsync VGA.v(40) " "Verilog HDL Always Construct warning at VGA.v(40): inferring latch(es) for variable \"vsync\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1544125133286 "|VGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led VGA.v(9) " "Output port \"led\" at VGA.v(9) has no driver" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1544125133286 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] VGA.v(78) " "Inferred latch for \"blue\[3\]\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133287 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] VGA.v(78) " "Inferred latch for \"blue\[2\]\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133287 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] VGA.v(78) " "Inferred latch for \"blue\[1\]\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133287 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] VGA.v(78) " "Inferred latch for \"blue\[0\]\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133287 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] VGA.v(78) " "Inferred latch for \"green\[3\]\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133287 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] VGA.v(78) " "Inferred latch for \"green\[2\]\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133288 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] VGA.v(78) " "Inferred latch for \"green\[1\]\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133288 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] VGA.v(78) " "Inferred latch for \"green\[0\]\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133288 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] VGA.v(78) " "Inferred latch for \"red\[3\]\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133288 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] VGA.v(78) " "Inferred latch for \"red\[2\]\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133288 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] VGA.v(78) " "Inferred latch for \"red\[1\]\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133288 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] VGA.v(78) " "Inferred latch for \"red\[0\]\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133289 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsync VGA.v(78) " "Inferred latch for \"vsync\" at VGA.v(78)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133289 "|VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsync VGA.v(47) " "Inferred latch for \"hsync\" at VGA.v(47)" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1544125133289 "|VGA"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[0\]\$latch red\[3\]\$latch " "Duplicate LATCH primitive \"blue\[0\]\$latch\" merged with LATCH primitive \"red\[3\]\$latch\"" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1544125133675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[1\]\$latch red\[3\]\$latch " "Duplicate LATCH primitive \"blue\[1\]\$latch\" merged with LATCH primitive \"red\[3\]\$latch\"" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1544125133675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[2\]\$latch red\[3\]\$latch " "Duplicate LATCH primitive \"blue\[2\]\$latch\" merged with LATCH primitive \"red\[3\]\$latch\"" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1544125133675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[3\]\$latch red\[3\]\$latch " "Duplicate LATCH primitive \"blue\[3\]\$latch\" merged with LATCH primitive \"red\[3\]\$latch\"" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1544125133675 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1544125133675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "red\[3\]\$latch " "Latch red\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vsyncCounter\[4\] " "Ports D and ENA on the latch are fed by the same signal vsyncCounter\[4\]" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1544125133676 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR vsyncCounter\[4\] " "Ports ENA and CLR on the latch are fed by the same signal vsyncCounter\[4\]" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1544125133676 ""}  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1544125133676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1544125133738 "|VGA|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1544125133738 "|VGA|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1544125133738 "|VGA|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1544125133738 "|VGA|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1544125133738 "|VGA|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1544125133738 "|VGA|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1544125133738 "|VGA|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1544125133738 "|VGA|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1544125133738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1544125133916 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1544125133916 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1544125133960 "|VGA|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1544125133960 "|VGA|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1544125133960 "|VGA|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1544125133960 "|VGA|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "VGA.v" "" { Text "C:/Users/ldarling/VGA-Verilog/VGA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1544125133960 "|VGA|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1544125133960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1544125133960 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1544125133960 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1544125133960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1544125133960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1544125133997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 14:38:53 2018 " "Processing ended: Thu Dec 06 14:38:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1544125133997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1544125133997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1544125133997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1544125133997 ""}
