# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FFT.srcs/sources_1/ip/blk_mem_gen_0_2/sim/blk_mem_gen_0.v" \
"../../../../FFT.srcs/sources_1/ip/blk_rom_e_real/sim/blk_rom_e_real.v" \
"../../../../FFT.srcs/sources_1/ip/blk_rom_e_imag/sim/blk_rom_e_imag.v" \
"../../../../FFT.srcs/sources_1/ip/data_fifo/sim/data_fifo.v" \

sv work  \
"../../../../FFT.srcs/sim_1/new/pkg_sv.sv" \
"../../../../FFT.srcs/sim_1/new/testbench_complex_mul.sv" \
"../../../../FFT.srcs/sim_1/new/reference_dft.sv" \
"../../../../FFT.srcs/sim_1/new/testbench_eFunctionRom.sv" \
"../../../../FFT.srcs/sim_1/new/testbench_DFTStage.sv" \
"../../../../FFT.srcs/sim_1/new/testbench_DFTStage_file.sv" \

# compile glbl module
verilog work "glbl.v"

# Do not sort compile order
nosort
