Determining the location of the ModelSim executable...

Using: /opt/intelFPGA/20.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off bcdTo7Segments -c bcdTo7Segments --vector_source="/home/loki0b/eecs/cin/cin0008/decoder-BCD-7segments/Waveform.vwf" --testbench_file="/home/loki0b/eecs/cin/cin0008/decoder-BCD-7segments/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.    Info: Your use of Altera Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Altera Program License     Info: Subscription Agreement, the Altera Quartus Prime License Agreement,    Info: the Altera IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Altera and sold by Altera or its authorized distributors.  Please    Info: refer to the Altera Software License Subscription Agreements     Info: on the Quartus Prime software download page.    Info: Processing started: Fri Oct 31 15:07:16 2025Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off bcdTo7Segments -c bcdTo7Segments --vector_source=/home/loki0b/eecs/cin/cin0008/decoder-BCD-7segments/Waveform.vwf --testbench_file=/home/loki0b/eecs/cin/cin0008/decoder-BCD-7segments/simulation/qsim/Waveform.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/loki0b/eecs/cin/cin0008/decoder-BCD-7segments/simulation/qsim/" bcdTo7Segments -c bcdTo7Segments

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.    Info: Your use of Altera Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Altera Program License     Info: Subscription Agreement, the Altera Quartus Prime License Agreement,    Info: the Altera IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Altera and sold by Altera or its authorized distributors.  Please    Info: refer to the Altera Software License Subscription Agreements     Info: on the Quartus Prime software download page.    Info: Processing started: Fri Oct 31 15:07:19 2025Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/loki0b/eecs/cin/cin0008/decoder-BCD-7segments/simulation/qsim/ bcdTo7Segments -c bcdTo7SegmentsWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file bcdTo7Segments.vo in folder "/home/loki0b/eecs/cin/cin0008/decoder-BCD-7segments/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 660 megabytes    Info: Processing ended: Fri Oct 31 15:07:20 2025    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/loki0b/eecs/cin/cin0008/decoder-BCD-7segments/simulation/qsim/bcdTo7Segments.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/intelFPGA/20.1/modelsim_ase/linuxaloem/vsim -c -do bcdTo7Segments.do

Reading pref.tcl
# 2020.1
# do bcdTo7Segments.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:07:21 on Oct 31,2025# vlog -work work bcdTo7Segments.vo 
# -- Compiling module decoderBCD7segments
# 
# Top level modules:# 	decoderBCD7segments# End time: 15:07:21 on Oct 31,2025, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:07:21 on Oct 31,2025# vlog -work work Waveform.vwf.vt 
# -- Compiling module decoderBCD7segments_vlg_vec_tst
# 
# Top level modules:# 	decoderBCD7segments_vlg_vec_tst# End time: 15:07:21 on Oct 31,2025, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.decoderBCD7segments_vlg_vec_tst # Start time: 15:07:21 on Oct 31,2025# Loading work.decoderBCD7segments_vlg_vec_tst# Loading work.decoderBCD7segments# Loading cyclonev_ver.cyclonev_io_obuf# Loading cyclonev_ver.cyclonev_io_ibuf# Loading cyclonev_ver.cyclonev_lcell_comb
# after#25
# ** Note: $finish    : Waveform.vwf.vt(63)#    Time: 1 us  Iteration: 0  Instance: /decoderBCD7segments_vlg_vec_tst
# End time: 15:07:21 on Oct 31,2025, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/loki0b/eecs/cin/cin0008/decoder-BCD-7segments/Waveform.vwf...

Reading /home/loki0b/eecs/cin/cin0008/decoder-BCD-7segments/simulation/qsim/bcdTo7Segments.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/loki0b/eecs/cin/cin0008/decoder-BCD-7segments/simulation/qsim/bcdTo7Segments_20251031150721.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.