

================================================================
== Vitis HLS Report for 'mm1_stage_0_1'
================================================================
* Date:           Wed Jan 14 14:01:58 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.211 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524294|   524294|  5.243 ms|  5.243 ms|  524294|  524294|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_S_i_0_i_l_S_j_0_j_l_S_k_0_k  |   524292|   524292|         7|          2|          1|  262144|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      263|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      256|      417|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      208|    -|
|Register             |        -|     -|      229|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      485|      920|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_no_dsp_1_U20   |fadd_32ns_32ns_32_3_no_dsp_1   |        0|   0|  128|  340|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U21  |fmul_32ns_32ns_32_2_max_dsp_1  |        0|   3|  128|   77|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  256|  417|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_166_p2              |         +|   0|  0|  26|          19|           1|
    |add_ln24_fu_184_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln25_1_fu_327_p2              |         +|   0|  0|  21|          14|           1|
    |add_ln25_fu_242_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln28_fu_312_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln31_fu_278_p2                |         +|   0|  0|  19|          12|          12|
    |add_ln32_fu_301_p2                |         +|   0|  0|  19|          12|          12|
    |and_ln24_fu_236_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_187                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_160_p2               |      icmp|   0|  0|  14|          19|          20|
    |icmp_ln25_fu_190_p2               |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln28_1_fu_318_p2             |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln28_fu_230_p2               |      icmp|   0|  0|  11|           7|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln25_fu_248_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_117_p0                     |    select|   0|  0|  32|           1|           1|
    |select_ln24_1_fu_204_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln24_fu_196_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln25_2_fu_262_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln25_3_fu_333_p3           |    select|   0|  0|  14|           1|           1|
    |select_ln25_fu_254_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_224_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 263|         138|         105|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter1_reg              |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load_1  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_v10_load               |  14|          3|   32|         96|
    |i_fu_76                                 |   9|          2|    7|         14|
    |indvar_flatten14_fu_80                  |   9|          2|   19|         38|
    |indvar_flatten_fu_72                    |   9|          2|   14|         28|
    |j_fu_68                                 |   9|          2|    7|         14|
    |k_fu_64                                 |   9|          2|    7|         14|
    |v10_fu_60                               |   9|          2|   32|         64|
    |v611_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 208|         46|  195|        423|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |i_fu_76                           |   7|   0|    7|          0|
    |icmp_ln24_reg_429                 |   1|   0|    1|          0|
    |icmp_ln24_reg_429_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln28_1_reg_448               |   1|   0|    1|          0|
    |indvar_flatten14_fu_80            |  19|   0|   19|          0|
    |indvar_flatten_fu_72              |  14|   0|   14|          0|
    |j_fu_68                           |   7|   0|    7|          0|
    |k_fu_64                           |   7|   0|    7|          0|
    |or_ln25_reg_433                   |   1|   0|    1|          0|
    |or_ln25_reg_433_pp0_iter1_reg     |   1|   0|    1|          0|
    |v10_fu_60                         |  32|   0|   32|          0|
    |v11_reg_472                       |  32|   0|   32|          0|
    |v9_reg_462                        |  32|   0|   32|          0|
    |icmp_ln28_1_reg_448               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 229|  32|  166|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  mm1_stage_0.1|  return value|
|v0_address0  |  out|   12|   ap_memory|             v0|         array|
|v0_ce0       |  out|    1|   ap_memory|             v0|         array|
|v0_q0        |   in|   32|   ap_memory|             v0|         array|
|v1_address0  |  out|   12|   ap_memory|             v1|         array|
|v1_ce0       |  out|    1|   ap_memory|             v1|         array|
|v1_q0        |   in|   32|   ap_memory|             v1|         array|
|v611_din     |  out|   32|     ap_fifo|           v611|       pointer|
|v611_full_n  |   in|    1|     ap_fifo|           v611|       pointer|
|v611_write   |  out|    1|     ap_fifo|           v611|       pointer|
+-------------+-----+-----+------------+---------------+--------------+

