/*
 * iaxxx-register-defs-mips-profile-header.h
 *
 * Copyright (c) 2018 Knowles, inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/**********************************************************
 * This file is generated by running a format script
 * on header files shared by Firmware.
 *
 * DO NOT EDIT.
 *
 *********************************************************/

#ifndef __IAXXX_REGISTER_DEFS_MIPS_PROFILE_HDR_H__
#define __IAXXX_REGISTER_DEFS_MIPS_PROFILE_HDR_H__

/*** The base address for this set of registers ***/
#define IAXXX_MIPS_PROFILE_HDR_REGS_ADDR (0x08000000)

/*** MIPS_PROFILE_HDR_PLUGIN_0_MIPS_CURR (0x08000000) ***/
/*
 * Current MIPS consumption of plugin instance 0.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_CURR_ADDR (0x08000000)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_0_MIPS_PEAK (0x08000004) ***/
/*
 * Peak MIPS consumption of plugin instance 0.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_PEAK_ADDR (0x08000004)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_0_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_1_MIPS_CURR (0x08000008) ***/
/*
 * Current MIPS consumption of plugin instance 1.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_CURR_ADDR (0x08000008)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_1_MIPS_PEAK (0x0800000c) ***/
/*
 * Peak MIPS consumption of plugin instance 1.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_PEAK_ADDR (0x0800000c)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_1_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_2_MIPS_CURR (0x08000010) ***/
/*
 * Current MIPS consumption of plugin instance 2.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_CURR_ADDR (0x08000010)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_2_MIPS_PEAK (0x08000014) ***/
/*
 * Peak MIPS consumption of plugin instance 2.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_PEAK_ADDR (0x08000014)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_2_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_3_MIPS_CURR (0x08000018) ***/
/*
 * Current MIPS consumption of plugin instance 3.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_CURR_ADDR (0x08000018)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_3_MIPS_PEAK (0x0800001c) ***/
/*
 * Peak MIPS consumption of plugin instance 3.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_PEAK_ADDR (0x0800001c)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_3_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_4_MIPS_CURR (0x08000020) ***/
/*
 * Current MIPS consumption of plugin instance 4.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_CURR_ADDR (0x08000020)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_4_MIPS_PEAK (0x08000024) ***/
/*
 * Peak MIPS consumption of plugin instance 4.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_PEAK_ADDR (0x08000024)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_4_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_5_MIPS_CURR (0x08000028) ***/
/*
 * Current MIPS consumption of plugin instance 5.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_CURR_ADDR (0x08000028)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_5_MIPS_PEAK (0x0800002c) ***/
/*
 * Peak MIPS consumption of plugin instance 5.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_PEAK_ADDR (0x0800002c)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_5_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_6_MIPS_CURR (0x08000030) ***/
/*
 * Current MIPS consumption of plugin instance 6.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_CURR_ADDR (0x08000030)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_6_MIPS_PEAK (0x08000034) ***/
/*
 * Peak MIPS consumption of plugin instance 6.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_PEAK_ADDR (0x08000034)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_6_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_7_MIPS_CURR (0x08000038) ***/
/*
 * Current MIPS consumption of plugin instance 7.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_CURR_ADDR (0x08000038)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_7_MIPS_PEAK (0x0800003c) ***/
/*
 * Peak MIPS consumption of plugin instance 7.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_PEAK_ADDR (0x0800003c)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_7_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_8_MIPS_CURR (0x08000040) ***/
/*
 * Current MIPS consumption of plugin instance 8.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_CURR_ADDR (0x08000040)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_8_MIPS_PEAK (0x08000044) ***/
/*
 * Peak MIPS consumption of plugin instance 8.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_PEAK_ADDR (0x08000044)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_8_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_9_MIPS_CURR (0x08000048) ***/
/*
 * Current MIPS consumption of plugin instance 9.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_CURR_ADDR (0x08000048)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_9_MIPS_PEAK (0x0800004c) ***/
/*
 * Peak MIPS consumption of plugin instance 9.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_PEAK_ADDR (0x0800004c)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_9_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_10_MIPS_CURR (0x08000050) ***/
/*
 * Current MIPS consumption of plugin instance 10.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_CURR_ADDR (0x08000050)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_10_MIPS_PEAK (0x08000054) ***/
/*
 * Peak MIPS consumption of plugin instance 10.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_PEAK_ADDR (0x08000054)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_10_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_11_MIPS_CURR (0x08000058) ***/
/*
 * Current MIPS consumption of plugin instance 11.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_CURR_ADDR (0x08000058)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_11_MIPS_PEAK (0x0800005c) ***/
/*
 * Peak MIPS consumption of plugin instance 11.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_PEAK_ADDR (0x0800005c)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_11_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_12_MIPS_CURR (0x08000060) ***/
/*
 * Current MIPS consumption of plugin instance 12.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_CURR_ADDR (0x08000060)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_12_MIPS_PEAK (0x08000064) ***/
/*
 * Peak MIPS consumption of plugin instance 12.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_PEAK_ADDR (0x08000064)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_12_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_13_MIPS_CURR (0x08000068) ***/
/*
 * Current MIPS consumption of plugin instance 13.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_CURR_ADDR (0x08000068)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_13_MIPS_PEAK (0x0800006c) ***/
/*
 * Peak MIPS consumption of plugin instance 13.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_PEAK_ADDR (0x0800006c)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_13_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_14_MIPS_CURR (0x08000070) ***/
/*
 * Current MIPS consumption of plugin instance 14.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_CURR_ADDR (0x08000070)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_14_MIPS_PEAK (0x08000074) ***/
/*
 * Peak MIPS consumption of plugin instance 14.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_PEAK_ADDR (0x08000074)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_14_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_15_MIPS_CURR (0x08000078) ***/
/*
 * Current MIPS consumption of plugin instance 15.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_CURR_ADDR (0x08000078)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_15_MIPS_PEAK (0x0800007c) ***/
/*
 * Peak MIPS consumption of plugin instance 15.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_PEAK_ADDR (0x0800007c)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_15_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_16_MIPS_CURR (0x08000080) ***/
/*
 * Current MIPS consumption of plugin instance 16.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_CURR_ADDR (0x08000080)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_16_MIPS_PEAK (0x08000084) ***/
/*
 * Peak MIPS consumption of plugin instance 16.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_PEAK_ADDR (0x08000084)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_16_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_17_MIPS_CURR (0x08000088) ***/
/*
 * Current MIPS consumption of plugin instance 17.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_CURR_ADDR (0x08000088)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_17_MIPS_PEAK (0x0800008c) ***/
/*
 * Peak MIPS consumption of plugin instance 17.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_PEAK_ADDR (0x0800008c)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_17_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_18_MIPS_CURR (0x08000090) ***/
/*
 * Current MIPS consumption of plugin instance 18.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_CURR_ADDR (0x08000090)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_18_MIPS_PEAK (0x08000094) ***/
/*
 * Peak MIPS consumption of plugin instance 18.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_PEAK_ADDR (0x08000094)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_18_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_19_MIPS_CURR (0x08000098) ***/
/*
 * Current MIPS consumption of plugin instance 19.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_CURR_ADDR (0x08000098)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_19_MIPS_PEAK (0x0800009c) ***/
/*
 * Peak MIPS consumption of plugin instance 19.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_PEAK_ADDR (0x0800009c)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_19_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_20_MIPS_CURR (0x080000a0) ***/
/*
 * Current MIPS consumption of plugin instance 20.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_CURR_ADDR (0x080000a0)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_20_MIPS_PEAK (0x080000a4) ***/
/*
 * Peak MIPS consumption of plugin instance 20.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_PEAK_ADDR (0x080000a4)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_20_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_21_MIPS_CURR (0x080000a8) ***/
/*
 * Current MIPS consumption of plugin instance 21.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_CURR_ADDR (0x080000a8)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_21_MIPS_PEAK (0x080000ac) ***/
/*
 * Peak MIPS consumption of plugin instance 21.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_PEAK_ADDR (0x080000ac)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_21_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_22_MIPS_CURR (0x080000b0) ***/
/*
 * Current MIPS consumption of plugin instance 22.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_CURR_ADDR (0x080000b0)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_22_MIPS_PEAK (0x080000b4) ***/
/*
 * Peak MIPS consumption of plugin instance 22.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_PEAK_ADDR (0x080000b4)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_22_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_23_MIPS_CURR (0x080000b8) ***/
/*
 * Current MIPS consumption of plugin instance 23.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_CURR_ADDR (0x080000b8)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_23_MIPS_PEAK (0x080000bc) ***/
/*
 * Peak MIPS consumption of plugin instance 23.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_PEAK_ADDR (0x080000bc)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_23_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_24_MIPS_CURR (0x080000c0) ***/
/*
 * Current MIPS consumption of plugin instance 24.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_CURR_ADDR (0x080000c0)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_24_MIPS_PEAK (0x080000c4) ***/
/*
 * Peak MIPS consumption of plugin instance 24.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_PEAK_ADDR (0x080000c4)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_24_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_25_MIPS_CURR (0x080000c8) ***/
/*
 * Current MIPS consumption of plugin instance 25.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_CURR_ADDR (0x080000c8)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_25_MIPS_PEAK (0x080000cc) ***/
/*
 * Peak MIPS consumption of plugin instance 25.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_PEAK_ADDR (0x080000cc)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_25_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_26_MIPS_CURR (0x080000d0) ***/
/*
 * Current MIPS consumption of plugin instance 26.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_CURR_ADDR (0x080000d0)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_26_MIPS_PEAK (0x080000d4) ***/
/*
 * Peak MIPS consumption of plugin instance 26.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_PEAK_ADDR (0x080000d4)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_26_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_27_MIPS_CURR (0x080000d8) ***/
/*
 * Current MIPS consumption of plugin instance 27.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_CURR_ADDR (0x080000d8)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_27_MIPS_PEAK (0x080000dc) ***/
/*
 * Peak MIPS consumption of plugin instance 27.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_PEAK_ADDR (0x080000dc)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_27_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_28_MIPS_CURR (0x080000e0) ***/
/*
 * Current MIPS consumption of plugin instance 28.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_CURR_ADDR (0x080000e0)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_28_MIPS_PEAK (0x080000e4) ***/
/*
 * Peak MIPS consumption of plugin instance 28.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_PEAK_ADDR (0x080000e4)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_28_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_29_MIPS_CURR (0x080000e8) ***/
/*
 * Current MIPS consumption of plugin instance 29.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_CURR_ADDR (0x080000e8)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_29_MIPS_PEAK (0x080000ec) ***/
/*
 * Peak MIPS consumption of plugin instance 29.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_PEAK_ADDR (0x080000ec)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_29_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_30_MIPS_CURR (0x080000f0) ***/
/*
 * Current MIPS consumption of plugin instance 30.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_CURR_ADDR (0x080000f0)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_30_MIPS_PEAK (0x080000f4) ***/
/*
 * Peak MIPS consumption of plugin instance 30.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_PEAK_ADDR (0x080000f4)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_30_MIPS_PEAK_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_31_MIPS_CURR (0x080000f8) ***/
/*
 * Current MIPS consumption of plugin instance 31.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_CURR_ADDR (0x080000f8)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_CURR_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_CURR_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_CURR_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_CURR_RESET_VAL 0x00000000

/*
 * Current MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_CURR_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_CURR_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_CURR_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_CURR_REG_SIZE 32

/*** MIPS_PROFILE_HDR_PLUGIN_31_MIPS_PEAK (0x080000fc) ***/
/*
 * Peak MIPS consumption of plugin instance 31.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_PEAK_ADDR (0x080000fc)
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_PEAK_MASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_PEAK_RMASK_VAL 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_PEAK_WMASK_VAL 0x00000000
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_PEAK_RESET_VAL 0x00000000

/*
 * Peak MIPS consumption of plugin.
 */
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_PEAK_REG_MASK 0xffffffff
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_PEAK_REG_RESET_VAL 0x0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_PEAK_REG_POS 0
#define IAXXX_MIPS_PROFILE_HDR_PLUGIN_31_MIPS_PEAK_REG_SIZE 32

/* Number of registers in the module */
#define IAXXX_MIPS_PROFILE_HDR_REG_NUM 64

#endif /* __IAXXX_REGISTER_DEFS_MIPS_PROFILE_HDR_H__ */
