// Seed: 1815863105
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    if (id_3) begin : LABEL_0
      disable id_4;
    end
  end
  uwire id_5;
  uwire id_6;
  always @* $display(id_5, id_2, id_3, id_2);
  wire id_7;
  assign id_2 = 1;
  assign id_2 = id_6;
  assign id_5 = id_5;
  assign id_1 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output wor id_2,
    output tri id_3,
    input supply1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.type_10 = 0;
endmodule
