17:31:53 **** Incremental Build of configuration Debug for project V10_4_app_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 57038 D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/V10_4_platform.xpfm standalone_domain D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app_system/Debug/system.bif
sdcard_gen --xpfm D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_4/V10_4.vitis/V10_4_platform/export/V10_4_platform/V10_4_platform.xpfm --sys_config V10_4_platform --bif D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app_system/Debug/system.bif --bitstream D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit --elf D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/Debug/V10_4_app.elf,psu_cortexa53_0
creating BOOT.BIN using D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app/_ide/bitstream/design_1_wrapper.bit
Running D:/Xilinx/Vitis/2022.2/bin/bootgen -arch zynqmp -image D:/Work/UH/1_FPGA/1_2022/2_ZCU111/3_Code/V10_5/V10_5.vitis/V10_4_app_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

17:32:20 Build Finished (took 27s.384ms)

