

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'
================================================================
* Date:           Tue Jan 28 04:07:45 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.400 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read3163 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3 'read' 'p_read3163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read3062 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read3062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_202 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_203 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_204 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_205 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_206 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_207 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_208 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_209 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read2153 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read2153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read2052 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_210 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_211 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_212 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_213 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_214 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_215 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_216 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_217 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read1143 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read1042 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read941 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read840 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read739 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read638 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read537 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 29 'read' 'p_read537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read436 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 30 'read' 'p_read436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read335 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 31 'read' 'p_read335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read234 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 32 'read' 'p_read234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read133 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 33 'read' 'p_read133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 34 'read' 'p_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i16 %p_read32" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 35 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln70_730 = sext i16 %p_read32" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 36 'sext' 'sext_ln70_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln70_731 = sext i16 %p_read32" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 37 'sext' 'sext_ln70_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.94ns)   --->   "%r_V = mul i23 %sext_ln70_731, i23 8388547"   --->   Operation 38 'mul' 'r_V' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V, i32 10, i32 22"   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i13 %trunc_ln"   --->   Operation 40 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.94ns)   --->   "%r_V_3239 = mul i23 %sext_ln70_731, i23 8388557"   --->   Operation 41 'mul' 'r_V_3239' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3239, i32 10, i32 22"   --->   Operation 42 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.94ns)   --->   "%r_V_3240 = mul i26 %sext_ln70_730, i26 301"   --->   Operation 43 'mul' 'r_V_3240' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3240, i32 10, i32 25"   --->   Operation 44 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.94ns)   --->   "%r_V_3241 = mul i24 %sext_ln70, i24 16777128"   --->   Operation 45 'mul' 'r_V_3241' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3241, i32 10, i32 23"   --->   Operation 46 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.94ns)   --->   "%r_V_3242 = mul i26 %sext_ln70_730, i26 67108399"   --->   Operation 47 'mul' 'r_V_3242' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3242, i32 10, i32 25"   --->   Operation 48 'partselect' 'trunc_ln818_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln70_732 = sext i16 %p_read133" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 49 'sext' 'sext_ln70_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln70_733 = sext i16 %p_read133" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 50 'sext' 'sext_ln70_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln70_734 = sext i16 %p_read133" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 51 'sext' 'sext_ln70_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.94ns)   --->   "%r_V_3243 = mul i26 %sext_ln70_734, i26 67108548"   --->   Operation 52 'mul' 'r_V_3243' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3243, i32 10, i32 25"   --->   Operation 53 'partselect' 'trunc_ln818_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.94ns)   --->   "%r_V_3244 = mul i25 %sext_ln70_733, i25 33554265"   --->   Operation 54 'mul' 'r_V_3244' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3244, i32 10, i32 24"   --->   Operation 55 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln818_1713 = sext i15 %trunc_ln818_2"   --->   Operation 56 'sext' 'sext_ln818_1713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.94ns)   --->   "%r_V_3245 = mul i26 %sext_ln70_734, i26 454"   --->   Operation 57 'mul' 'r_V_3245' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3245, i32 10, i32 25"   --->   Operation 58 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read133, i7 0"   --->   Operation 59 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i23 %shl_ln"   --->   Operation 60 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read133, i5 0"   --->   Operation 61 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1273_928 = sext i21 %shl_ln1273_s"   --->   Operation 62 'sext' 'sext_ln1273_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.82ns)   --->   "%r_V_3246 = sub i24 %sext_ln1273, i24 %sext_ln1273_928"   --->   Operation 63 'sub' 'r_V_3246' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3246, i32 10, i32 23"   --->   Operation 64 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln818_1714 = sext i14 %trunc_ln818_4"   --->   Operation 65 'sext' 'sext_ln818_1714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.94ns)   --->   "%r_V_3247 = mul i23 %sext_ln70_732, i23 39"   --->   Operation 66 'mul' 'r_V_3247' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3247, i32 10, i32 22"   --->   Operation 67 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln818_1715 = sext i13 %trunc_ln818_5"   --->   Operation 68 'sext' 'sext_ln818_1715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %p_read234"   --->   Operation 69 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln70_735 = sext i16 %p_read234" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 70 'sext' 'sext_ln70_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.94ns)   --->   "%r_V_3248 = mul i26 %sext_ln1270, i26 67108397"   --->   Operation 71 'mul' 'r_V_3248' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3248, i32 10, i32 25"   --->   Operation 72 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.94ns)   --->   "%r_V_3249 = mul i26 %sext_ln1270, i26 67108571"   --->   Operation 73 'mul' 'r_V_3249' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln818_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3249, i32 10, i32 25"   --->   Operation 74 'partselect' 'trunc_ln818_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.94ns)   --->   "%r_V_3250 = mul i25 %sext_ln70_735, i25 33554280"   --->   Operation 75 'mul' 'r_V_3250' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln818_11 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3250, i32 10, i32 24"   --->   Operation 76 'partselect' 'trunc_ln818_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln818_1716 = sext i15 %trunc_ln818_11"   --->   Operation 77 'sext' 'sext_ln818_1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i26 %sext_ln1270, i26 1058"   --->   Operation 78 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln818_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270, i32 10, i32 25"   --->   Operation 79 'partselect' 'trunc_ln818_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.94ns)   --->   "%mul_ln1270_91 = mul i26 %sext_ln1270, i26 67108244"   --->   Operation 80 'mul' 'mul_ln1270_91' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln818_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_91, i32 10, i32 25"   --->   Operation 81 'partselect' 'trunc_ln818_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln70_736 = sext i16 %p_read335" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 82 'sext' 'sext_ln70_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln70_737 = sext i16 %p_read335" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 83 'sext' 'sext_ln70_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.94ns)   --->   "%r_V_3251 = mul i26 %sext_ln70_737, i26 294"   --->   Operation 84 'mul' 'r_V_3251' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln818_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3251, i32 10, i32 25"   --->   Operation 85 'partselect' 'trunc_ln818_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.94ns)   --->   "%r_V_3252 = mul i26 %sext_ln70_737, i26 67108590"   --->   Operation 86 'mul' 'r_V_3252' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln818_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3252, i32 10, i32 25"   --->   Operation 87 'partselect' 'trunc_ln818_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.94ns)   --->   "%r_V_3253 = mul i25 %sext_ln70_736, i25 33554226"   --->   Operation 88 'mul' 'r_V_3253' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln818_16 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3253, i32 10, i32 24"   --->   Operation 89 'partselect' 'trunc_ln818_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln818_1717 = sext i15 %trunc_ln818_16"   --->   Operation 90 'sext' 'sext_ln818_1717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.94ns)   --->   "%r_V_3254 = mul i26 %sext_ln70_737, i26 67108545"   --->   Operation 91 'mul' 'r_V_3254' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln818_17 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3254, i32 10, i32 25"   --->   Operation 92 'partselect' 'trunc_ln818_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.94ns)   --->   "%r_V_3255 = mul i25 %sext_ln70_736, i25 33554287"   --->   Operation 93 'mul' 'r_V_3255' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln818_18 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3255, i32 10, i32 24"   --->   Operation 94 'partselect' 'trunc_ln818_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln818_1718 = sext i15 %trunc_ln818_18"   --->   Operation 95 'sext' 'sext_ln818_1718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln70_738 = sext i16 %p_read436" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 96 'sext' 'sext_ln70_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln70_739 = sext i16 %p_read436" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 97 'sext' 'sext_ln70_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.94ns)   --->   "%r_V_3256 = mul i25 %sext_ln70_739, i25 247"   --->   Operation 98 'mul' 'r_V_3256' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln818_19 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3256, i32 10, i32 24"   --->   Operation 99 'partselect' 'trunc_ln818_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln818_1719 = sext i15 %trunc_ln818_19"   --->   Operation 100 'sext' 'sext_ln818_1719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.94ns)   --->   "%r_V_3257 = mul i26 %sext_ln70_738, i26 395"   --->   Operation 101 'mul' 'r_V_3257' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln818_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3257, i32 10, i32 25"   --->   Operation 102 'partselect' 'trunc_ln818_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.94ns)   --->   "%r_V_3258 = mul i25 %sext_ln70_739, i25 140"   --->   Operation 103 'mul' 'r_V_3258' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3258, i32 10, i32 24"   --->   Operation 104 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln818_1720 = sext i15 %trunc_ln818_21"   --->   Operation 105 'sext' 'sext_ln818_1720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.94ns)   --->   "%r_V_3259 = mul i25 %sext_ln70_739, i25 33554221"   --->   Operation 106 'mul' 'r_V_3259' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3259, i32 10, i32 24"   --->   Operation 107 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln818_1721 = sext i15 %trunc_ln818_22"   --->   Operation 108 'sext' 'sext_ln818_1721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.94ns)   --->   "%r_V_3260 = mul i25 %sext_ln70_739, i25 33554222"   --->   Operation 109 'mul' 'r_V_3260' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3260, i32 10, i32 24"   --->   Operation 110 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln818_1722 = sext i15 %trunc_ln818_23"   --->   Operation 111 'sext' 'sext_ln818_1722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1270_6 = sext i16 %p_read537"   --->   Operation 112 'sext' 'sext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln70_740 = sext i16 %p_read537" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 113 'sext' 'sext_ln70_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.94ns)   --->   "%r_V_3261 = mul i26 %sext_ln1270_6, i26 67108599"   --->   Operation 114 'mul' 'r_V_3261' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln818_24 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3261, i32 10, i32 25"   --->   Operation 115 'partselect' 'trunc_ln818_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.94ns)   --->   "%r_V_3262 = mul i24 %sext_ln70_740, i24 16777115"   --->   Operation 116 'mul' 'r_V_3262' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln818_25 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3262, i32 10, i32 23"   --->   Operation 117 'partselect' 'trunc_ln818_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1273_929 = sext i14 %trunc_ln818_25"   --->   Operation 118 'sext' 'sext_ln1273_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.94ns)   --->   "%r_V_3263 = mul i26 %sext_ln1270_6, i26 460"   --->   Operation 119 'mul' 'r_V_3263' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln818_26 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3263, i32 10, i32 25"   --->   Operation 120 'partselect' 'trunc_ln818_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.94ns)   --->   "%mul_ln1270_92 = mul i26 %sext_ln1270_6, i26 601"   --->   Operation 121 'mul' 'mul_ln1270_92' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln818_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_92, i32 10, i32 25"   --->   Operation 122 'partselect' 'trunc_ln818_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln1273_634 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read537, i8 0"   --->   Operation 123 'bitconcatenate' 'shl_ln1273_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1273_930 = sext i24 %shl_ln1273_634"   --->   Operation 124 'sext' 'sext_ln1273_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln1273_635 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read537, i4 0"   --->   Operation 125 'bitconcatenate' 'shl_ln1273_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1273_931 = sext i20 %shl_ln1273_635"   --->   Operation 126 'sext' 'sext_ln1273_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.83ns)   --->   "%r_V_3264 = sub i25 %sext_ln1273_931, i25 %sext_ln1273_930"   --->   Operation 127 'sub' 'r_V_3264' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln818_28 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3264, i32 10, i32 24"   --->   Operation 128 'partselect' 'trunc_ln818_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln818_1723 = sext i15 %trunc_ln818_28"   --->   Operation 129 'sext' 'sext_ln818_1723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln70_741 = sext i16 %p_read638" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 130 'sext' 'sext_ln70_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln70_742 = sext i16 %p_read638" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 131 'sext' 'sext_ln70_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln70_743 = sext i16 %p_read638" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 132 'sext' 'sext_ln70_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.94ns)   --->   "%r_V_3265 = mul i26 %sext_ln70_743, i26 67108573"   --->   Operation 133 'mul' 'r_V_3265' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln818_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3265, i32 10, i32 25"   --->   Operation 134 'partselect' 'trunc_ln818_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.94ns)   --->   "%r_V_3266 = mul i22 %sext_ln70_742, i22 4194278"   --->   Operation 135 'mul' 'r_V_3266' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln818_30 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3266, i32 10, i32 21"   --->   Operation 136 'partselect' 'trunc_ln818_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1273_932 = sext i12 %trunc_ln818_30"   --->   Operation 137 'sext' 'sext_ln1273_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln1273_636 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %p_read638, i9 0"   --->   Operation 138 'bitconcatenate' 'shl_ln1273_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1273_933 = sext i25 %shl_ln1273_636"   --->   Operation 139 'sext' 'sext_ln1273_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1273_637 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read638, i7 0"   --->   Operation 140 'bitconcatenate' 'shl_ln1273_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1273_934 = sext i23 %shl_ln1273_637"   --->   Operation 141 'sext' 'sext_ln1273_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1273_935 = sext i23 %shl_ln1273_637"   --->   Operation 142 'sext' 'sext_ln1273_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.83ns)   --->   "%r_V_3267 = sub i26 %sext_ln1273_935, i26 %sext_ln1273_933"   --->   Operation 143 'sub' 'r_V_3267' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln818_31 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3267, i32 10, i32 25"   --->   Operation 144 'partselect' 'trunc_ln818_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.94ns)   --->   "%r_V_3268 = mul i25 %sext_ln70_741, i25 219"   --->   Operation 145 'mul' 'r_V_3268' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln818_32 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3268, i32 10, i32 24"   --->   Operation 146 'partselect' 'trunc_ln818_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln818_1724 = sext i15 %trunc_ln818_32"   --->   Operation 147 'sext' 'sext_ln818_1724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.82ns)   --->   "%r_V_3269 = sub i24 0, i24 %sext_ln1273_934"   --->   Operation 148 'sub' 'r_V_3269' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln818_33 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3269, i32 10, i32 23"   --->   Operation 149 'partselect' 'trunc_ln818_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln70_792 = sext i14 %trunc_ln818_33" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 150 'sext' 'sext_ln70_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln70_744 = sext i16 %p_read739" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 151 'sext' 'sext_ln70_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln70_745 = sext i16 %p_read739" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 152 'sext' 'sext_ln70_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.94ns)   --->   "%mul_ln1270_93 = mul i26 %sext_ln70_744, i26 539"   --->   Operation 153 'mul' 'mul_ln1270_93' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln818_34 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_93, i32 10, i32 25"   --->   Operation 154 'partselect' 'trunc_ln818_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (1.94ns)   --->   "%r_V_3270 = mul i25 %sext_ln70_745, i25 33554233"   --->   Operation 155 'mul' 'r_V_3270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln818_35 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3270, i32 10, i32 24"   --->   Operation 156 'partselect' 'trunc_ln818_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln818_1725 = sext i15 %trunc_ln818_35"   --->   Operation 157 'sext' 'sext_ln818_1725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (1.94ns)   --->   "%r_V_3271 = mul i26 %sext_ln70_744, i26 67108492"   --->   Operation 158 'mul' 'r_V_3271' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln818_36 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3271, i32 10, i32 25"   --->   Operation 159 'partselect' 'trunc_ln818_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.94ns)   --->   "%r_V_3272 = mul i25 %sext_ln70_745, i25 33554193"   --->   Operation 160 'mul' 'r_V_3272' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln818_37 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3272, i32 10, i32 24"   --->   Operation 161 'partselect' 'trunc_ln818_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln818_1726 = sext i15 %trunc_ln818_37"   --->   Operation 162 'sext' 'sext_ln818_1726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln1273_638 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read739, i3 0"   --->   Operation 163 'bitconcatenate' 'shl_ln1273_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1273_936 = sext i19 %shl_ln1273_638"   --->   Operation 164 'sext' 'sext_ln1273_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln1273_639 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read739, i1 0"   --->   Operation 165 'bitconcatenate' 'shl_ln1273_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1273_937 = sext i17 %shl_ln1273_639"   --->   Operation 166 'sext' 'sext_ln1273_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.80ns)   --->   "%r_V_3273 = sub i20 %sext_ln1273_937, i20 %sext_ln1273_936"   --->   Operation 167 'sub' 'r_V_3273' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln818_38 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %r_V_3273, i32 10, i32 19"   --->   Operation 168 'partselect' 'trunc_ln818_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln70_793 = sext i10 %trunc_ln818_38" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 169 'sext' 'sext_ln70_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln70_746 = sext i16 %p_read840" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 170 'sext' 'sext_ln70_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln70_747 = sext i16 %p_read840" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 171 'sext' 'sext_ln70_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln70_748 = sext i16 %p_read840" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 172 'sext' 'sext_ln70_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (1.94ns)   --->   "%r_V_3274 = mul i25 %sext_ln70_748, i25 138"   --->   Operation 173 'mul' 'r_V_3274' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln818_39 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3274, i32 10, i32 24"   --->   Operation 174 'partselect' 'trunc_ln818_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln818_1727 = sext i15 %trunc_ln818_39"   --->   Operation 175 'sext' 'sext_ln818_1727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (1.94ns)   --->   "%r_V_3275 = mul i26 %sext_ln70_747, i26 373"   --->   Operation 176 'mul' 'r_V_3275' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln818_40 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3275, i32 10, i32 25"   --->   Operation 177 'partselect' 'trunc_ln818_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (1.94ns)   --->   "%r_V_3276 = mul i26 %sext_ln70_747, i26 67108479"   --->   Operation 178 'mul' 'r_V_3276' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln818_41 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3276, i32 10, i32 25"   --->   Operation 179 'partselect' 'trunc_ln818_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (1.94ns)   --->   "%r_V_3277 = mul i24 %sext_ln70_746, i24 16777138"   --->   Operation 180 'mul' 'r_V_3277' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln818_42 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3277, i32 10, i32 23"   --->   Operation 181 'partselect' 'trunc_ln818_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln818_1728 = sext i14 %trunc_ln818_42"   --->   Operation 182 'sext' 'sext_ln818_1728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.94ns)   --->   "%r_V_3278 = mul i25 %sext_ln70_748, i25 215"   --->   Operation 183 'mul' 'r_V_3278' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln818_43 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3278, i32 10, i32 24"   --->   Operation 184 'partselect' 'trunc_ln818_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln818_1729 = sext i15 %trunc_ln818_43"   --->   Operation 185 'sext' 'sext_ln818_1729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln70_749 = sext i16 %p_read941" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 186 'sext' 'sext_ln70_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln70_750 = sext i16 %p_read941" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 187 'sext' 'sext_ln70_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln70_751 = sext i16 %p_read941" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 188 'sext' 'sext_ln70_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln818_44 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %p_read941, i32 10, i32 15"   --->   Operation 189 'partselect' 'trunc_ln818_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1273_938 = sext i6 %trunc_ln818_44"   --->   Operation 190 'sext' 'sext_ln1273_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.94ns)   --->   "%r_V_3279 = mul i24 %sext_ln70_751, i24 91"   --->   Operation 191 'mul' 'r_V_3279' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln818_45 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3279, i32 10, i32 23"   --->   Operation 192 'partselect' 'trunc_ln818_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln818_1730 = sext i14 %trunc_ln818_45"   --->   Operation 193 'sext' 'sext_ln818_1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (1.94ns)   --->   "%r_V_3280 = mul i25 %sext_ln70_750, i25 211"   --->   Operation 194 'mul' 'r_V_3280' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln818_46 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3280, i32 10, i32 24"   --->   Operation 195 'partselect' 'trunc_ln818_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln818_1731 = sext i15 %trunc_ln818_46"   --->   Operation 196 'sext' 'sext_ln818_1731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.94ns)   --->   "%mul_ln1270_94 = mul i26 %sext_ln70_749, i26 67108198"   --->   Operation 197 'mul' 'mul_ln1270_94' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln818_47 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_94, i32 10, i32 25"   --->   Operation 198 'partselect' 'trunc_ln818_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.94ns)   --->   "%r_V_3281 = mul i26 %sext_ln70_749, i26 348"   --->   Operation 199 'mul' 'r_V_3281' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln818_48 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3281, i32 10, i32 25"   --->   Operation 200 'partselect' 'trunc_ln818_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln70_752 = sext i16 %p_read1042" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 201 'sext' 'sext_ln70_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln70_753 = sext i16 %p_read1042" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 202 'sext' 'sext_ln70_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln70_754 = sext i16 %p_read1042" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 203 'sext' 'sext_ln70_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.94ns)   --->   "%r_V_3282 = mul i26 %sext_ln70_754, i26 392"   --->   Operation 204 'mul' 'r_V_3282' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln818_49 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3282, i32 10, i32 25"   --->   Operation 205 'partselect' 'trunc_ln818_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln1273_640 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read1042, i8 0"   --->   Operation 206 'bitconcatenate' 'shl_ln1273_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1273_939 = sext i24 %shl_ln1273_640"   --->   Operation 207 'sext' 'sext_ln1273_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln1273_641 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read1042, i1 0"   --->   Operation 208 'bitconcatenate' 'shl_ln1273_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1273_940 = sext i17 %shl_ln1273_641"   --->   Operation 209 'sext' 'sext_ln1273_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.83ns)   --->   "%r_V_3283 = sub i25 %sext_ln1273_940, i25 %sext_ln1273_939"   --->   Operation 210 'sub' 'r_V_3283' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln818_50 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3283, i32 10, i32 24"   --->   Operation 211 'partselect' 'trunc_ln818_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln818_1732 = sext i15 %trunc_ln818_50"   --->   Operation 212 'sext' 'sext_ln818_1732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (1.94ns)   --->   "%r_V_3284 = mul i24 %sext_ln70_753, i24 16777145"   --->   Operation 213 'mul' 'r_V_3284' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln818_51 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3284, i32 10, i32 23"   --->   Operation 214 'partselect' 'trunc_ln818_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln818_1733 = sext i14 %trunc_ln818_51"   --->   Operation 215 'sext' 'sext_ln818_1733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (1.94ns)   --->   "%r_V_3285 = mul i26 %sext_ln70_754, i26 484"   --->   Operation 216 'mul' 'r_V_3285' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln818_52 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3285, i32 10, i32 25"   --->   Operation 217 'partselect' 'trunc_ln818_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.94ns)   --->   "%r_V_3286 = mul i25 %sext_ln70_752, i25 33554230"   --->   Operation 218 'mul' 'r_V_3286' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln818_53 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3286, i32 10, i32 24"   --->   Operation 219 'partselect' 'trunc_ln818_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln818_1734 = sext i15 %trunc_ln818_53"   --->   Operation 220 'sext' 'sext_ln818_1734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln70_755 = sext i16 %p_read1143" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 221 'sext' 'sext_ln70_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1270_7 = sext i16 %p_read1143"   --->   Operation 222 'sext' 'sext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln70_756 = sext i16 %p_read1143" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 223 'sext' 'sext_ln70_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1273_642 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read1143, i5 0"   --->   Operation 224 'bitconcatenate' 'shl_ln1273_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1273_941 = sext i21 %shl_ln1273_642"   --->   Operation 225 'sext' 'sext_ln1273_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1273_643 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read1143, i3 0"   --->   Operation 226 'bitconcatenate' 'shl_ln1273_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1273_942 = sext i19 %shl_ln1273_643"   --->   Operation 227 'sext' 'sext_ln1273_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.81ns)   --->   "%r_V_3287 = add i22 %sext_ln1273_941, i22 %sext_ln1273_942"   --->   Operation 228 'add' 'r_V_3287' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln818_54 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3287, i32 10, i32 21"   --->   Operation 229 'partselect' 'trunc_ln818_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln818_1735 = sext i12 %trunc_ln818_54"   --->   Operation 230 'sext' 'sext_ln818_1735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1273_644 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read1143, i8 0"   --->   Operation 231 'bitconcatenate' 'shl_ln1273_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1273_943 = sext i24 %shl_ln1273_644"   --->   Operation 232 'sext' 'sext_ln1273_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.83ns)   --->   "%r_V_3288 = sub i25 %sext_ln1273_943, i25 %sext_ln70_756"   --->   Operation 233 'sub' 'r_V_3288' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln818_55 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3288, i32 10, i32 24"   --->   Operation 234 'partselect' 'trunc_ln818_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln818_1736 = sext i15 %trunc_ln818_55"   --->   Operation 235 'sext' 'sext_ln818_1736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.94ns)   --->   "%mul_ln1270_95 = mul i26 %sext_ln1270_7, i26 67108330"   --->   Operation 236 'mul' 'mul_ln1270_95' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln818_56 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_95, i32 10, i32 25"   --->   Operation 237 'partselect' 'trunc_ln818_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.78ns)   --->   "%r_V_3289 = sub i17 0, i17 %sext_ln70_755"   --->   Operation 238 'sub' 'r_V_3289' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln818_57 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_3289, i32 10, i32 16"   --->   Operation 239 'partselect' 'trunc_ln818_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln818_1737 = sext i7 %trunc_ln818_57"   --->   Operation 240 'sext' 'sext_ln818_1737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i16 %p_read_217"   --->   Operation 241 'sext' 'sext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln70_757 = sext i16 %p_read_217" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 242 'sext' 'sext_ln70_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (1.94ns)   --->   "%r_V_3290 = mul i26 %sext_ln1270_8, i26 67108393"   --->   Operation 243 'mul' 'r_V_3290' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln818_58 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3290, i32 10, i32 25"   --->   Operation 244 'partselect' 'trunc_ln818_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (1.94ns)   --->   "%r_V_3291 = mul i26 %sext_ln1270_8, i26 67108379"   --->   Operation 245 'mul' 'r_V_3291' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln818_59 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3291, i32 10, i32 25"   --->   Operation 246 'partselect' 'trunc_ln818_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln1273_645 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %p_read_217, i9 0"   --->   Operation 247 'bitconcatenate' 'shl_ln1273_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1273_944 = sext i25 %shl_ln1273_645"   --->   Operation 248 'sext' 'sext_ln1273_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i26 0, i26 %sext_ln1273_944"   --->   Operation 249 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln1273_646 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_217, i3 0"   --->   Operation 250 'bitconcatenate' 'shl_ln1273_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1273_945 = sext i19 %shl_ln1273_646"   --->   Operation 251 'sext' 'sext_ln1273_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_3292 = sub i26 %sub_ln1273, i26 %sext_ln1273_945"   --->   Operation 252 'sub' 'r_V_3292' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln818_60 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3292, i32 10, i32 25"   --->   Operation 253 'partselect' 'trunc_ln818_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (1.94ns)   --->   "%r_V_3293 = mul i25 %sext_ln70_757, i25 33554269"   --->   Operation 254 'mul' 'r_V_3293' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln818_61 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3293, i32 10, i32 24"   --->   Operation 255 'partselect' 'trunc_ln818_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln818_1738 = sext i15 %trunc_ln818_61"   --->   Operation 256 'sext' 'sext_ln818_1738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (1.94ns)   --->   "%mul_ln1270_96 = mul i26 %sext_ln1270_8, i26 662"   --->   Operation 257 'mul' 'mul_ln1270_96' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln818_62 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_96, i32 10, i32 25"   --->   Operation 258 'partselect' 'trunc_ln818_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln70_758 = sext i16 %p_read_216" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 259 'sext' 'sext_ln70_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln70_759 = sext i16 %p_read_216" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 260 'sext' 'sext_ln70_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln70_760 = sext i16 %p_read_216" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 261 'sext' 'sext_ln70_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln818_63 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_read_216, i32 1, i32 15"   --->   Operation 262 'partselect' 'trunc_ln818_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i15 %trunc_ln818_63"   --->   Operation 263 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (1.94ns)   --->   "%r_V_3294 = mul i24 %sext_ln70_760, i24 16777109"   --->   Operation 264 'mul' 'r_V_3294' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln818_64 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3294, i32 10, i32 23"   --->   Operation 265 'partselect' 'trunc_ln818_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln818_1739 = sext i14 %trunc_ln818_64"   --->   Operation 266 'sext' 'sext_ln818_1739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.94ns)   --->   "%r_V_3295 = mul i25 %sext_ln70_759, i25 33554204"   --->   Operation 267 'mul' 'r_V_3295' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln818_65 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3295, i32 10, i32 24"   --->   Operation 268 'partselect' 'trunc_ln818_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln818_1740 = sext i15 %trunc_ln818_65"   --->   Operation 269 'sext' 'sext_ln818_1740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.94ns)   --->   "%r_V_3296 = mul i26 %sext_ln70_758, i26 67108596"   --->   Operation 270 'mul' 'r_V_3296' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln818_66 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3296, i32 10, i32 25"   --->   Operation 271 'partselect' 'trunc_ln818_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (1.94ns)   --->   "%r_V_3297 = mul i26 %sext_ln70_758, i26 67108572"   --->   Operation 272 'mul' 'r_V_3297' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln818_67 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3297, i32 10, i32 25"   --->   Operation 273 'partselect' 'trunc_ln818_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln70_761 = sext i16 %p_read_215" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 274 'sext' 'sext_ln70_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln70_762 = sext i16 %p_read_215" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 275 'sext' 'sext_ln70_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln70_763 = sext i16 %p_read_215" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 276 'sext' 'sext_ln70_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (1.94ns)   --->   "%r_V_3298 = mul i24 %sext_ln70_763, i24 77"   --->   Operation 277 'mul' 'r_V_3298' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln818_68 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3298, i32 10, i32 23"   --->   Operation 278 'partselect' 'trunc_ln818_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1273_946 = sext i14 %trunc_ln818_68"   --->   Operation 279 'sext' 'sext_ln1273_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (1.94ns)   --->   "%r_V_3299 = mul i25 %sext_ln70_762, i25 185"   --->   Operation 280 'mul' 'r_V_3299' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln818_69 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3299, i32 10, i32 24"   --->   Operation 281 'partselect' 'trunc_ln818_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln818_1741 = sext i15 %trunc_ln818_69"   --->   Operation 282 'sext' 'sext_ln818_1741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (1.94ns)   --->   "%mul_ln1270_97 = mul i26 %sext_ln70_761, i26 67107967"   --->   Operation 283 'mul' 'mul_ln1270_97' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln818_70 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_97, i32 10, i32 25"   --->   Operation 284 'partselect' 'trunc_ln818_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (1.94ns)   --->   "%r_V_3300 = mul i26 %sext_ln70_761, i26 473"   --->   Operation 285 'mul' 'r_V_3300' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln818_71 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3300, i32 10, i32 25"   --->   Operation 286 'partselect' 'trunc_ln818_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (1.94ns)   --->   "%r_V_3301 = mul i26 %sext_ln70_761, i26 286"   --->   Operation 287 'mul' 'r_V_3301' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln818_72 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3301, i32 10, i32 25"   --->   Operation 288 'partselect' 'trunc_ln818_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i16 %p_read_214"   --->   Operation 289 'sext' 'sext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln70_764 = sext i16 %p_read_214" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 290 'sext' 'sext_ln70_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln1273_647 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_214, i1 0"   --->   Operation 291 'bitconcatenate' 'shl_ln1273_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1273_947 = sext i17 %shl_ln1273_647"   --->   Operation 292 'sext' 'sext_ln1273_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.79ns)   --->   "%r_V_3302 = sub i18 0, i18 %sext_ln1273_947"   --->   Operation 293 'sub' 'r_V_3302' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln818_73 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %r_V_3302, i32 10, i32 17"   --->   Operation 294 'partselect' 'trunc_ln818_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1273_948 = sext i8 %trunc_ln818_73"   --->   Operation 295 'sext' 'sext_ln1273_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (1.94ns)   --->   "%r_V_3303 = mul i24 %sext_ln70_764, i24 16777116"   --->   Operation 296 'mul' 'r_V_3303' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln818_74 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3303, i32 10, i32 23"   --->   Operation 297 'partselect' 'trunc_ln818_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1273_949 = sext i14 %trunc_ln818_74"   --->   Operation 298 'sext' 'sext_ln1273_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (1.94ns)   --->   "%r_V_3304 = mul i26 %sext_ln1270_9, i26 67108548"   --->   Operation 299 'mul' 'r_V_3304' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln818_75 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3304, i32 10, i32 25"   --->   Operation 300 'partselect' 'trunc_ln818_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (1.94ns)   --->   "%mul_ln1270_98 = mul i26 %sext_ln1270_9, i26 872"   --->   Operation 301 'mul' 'mul_ln1270_98' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln818_76 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_98, i32 10, i32 25"   --->   Operation 302 'partselect' 'trunc_ln818_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (1.94ns)   --->   "%r_V_3305 = mul i26 %sext_ln1270_9, i26 67108495"   --->   Operation 303 'mul' 'r_V_3305' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln818_77 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3305, i32 10, i32 25"   --->   Operation 304 'partselect' 'trunc_ln818_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln70_765 = sext i16 %p_read_213" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 305 'sext' 'sext_ln70_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln70_766 = sext i16 %p_read_213" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 306 'sext' 'sext_ln70_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln70_767 = sext i16 %p_read_213" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 307 'sext' 'sext_ln70_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%shl_ln1273_648 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_213, i8 0"   --->   Operation 308 'bitconcatenate' 'shl_ln1273_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1273_950 = sext i24 %shl_ln1273_648"   --->   Operation 309 'sext' 'sext_ln1273_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.83ns)   --->   "%r_V_3306 = sub i25 %sext_ln1273_950, i25 %sext_ln70_766"   --->   Operation 310 'sub' 'r_V_3306' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln818_78 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3306, i32 10, i32 24"   --->   Operation 311 'partselect' 'trunc_ln818_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln818_1742 = sext i15 %trunc_ln818_78"   --->   Operation 312 'sext' 'sext_ln818_1742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (1.94ns)   --->   "%r_V_3307 = mul i24 %sext_ln70_767, i24 117"   --->   Operation 313 'mul' 'r_V_3307' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln818_79 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3307, i32 10, i32 23"   --->   Operation 314 'partselect' 'trunc_ln818_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1273_951 = sext i14 %trunc_ln818_79"   --->   Operation 315 'sext' 'sext_ln1273_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (1.94ns)   --->   "%r_V_3308 = mul i24 %sext_ln70_767, i24 16777123"   --->   Operation 316 'mul' 'r_V_3308' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln818_80 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3308, i32 10, i32 23"   --->   Operation 317 'partselect' 'trunc_ln818_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln818_1743 = sext i14 %trunc_ln818_80"   --->   Operation 318 'sext' 'sext_ln818_1743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (1.94ns)   --->   "%r_V_3309 = mul i25 %sext_ln70_766, i25 33554194"   --->   Operation 319 'mul' 'r_V_3309' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln818_81 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3309, i32 10, i32 24"   --->   Operation 320 'partselect' 'trunc_ln818_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln818_1744 = sext i15 %trunc_ln818_81"   --->   Operation 321 'sext' 'sext_ln818_1744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (1.94ns)   --->   "%r_V_3310 = mul i26 %sext_ln70_765, i26 67108496"   --->   Operation 322 'mul' 'r_V_3310' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln818_82 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3310, i32 10, i32 25"   --->   Operation 323 'partselect' 'trunc_ln818_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln70_768 = sext i16 %p_read_212" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 324 'sext' 'sext_ln70_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i16 %p_read_212"   --->   Operation 325 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln70_769 = sext i16 %p_read_212" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 326 'sext' 'sext_ln70_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln1273_649 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_212, i4 0"   --->   Operation 327 'bitconcatenate' 'shl_ln1273_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1273_952 = sext i20 %shl_ln1273_649"   --->   Operation 328 'sext' 'sext_ln1273_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln1273_650 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_212, i1 0"   --->   Operation 329 'bitconcatenate' 'shl_ln1273_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1273_953 = sext i17 %shl_ln1273_650"   --->   Operation 330 'sext' 'sext_ln1273_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.80ns)   --->   "%r_V_3311 = sub i21 %sext_ln1273_952, i21 %sext_ln1273_953"   --->   Operation 331 'sub' 'r_V_3311' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln818_83 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_3311, i32 10, i32 20"   --->   Operation 332 'partselect' 'trunc_ln818_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln818_1745 = sext i11 %trunc_ln818_83"   --->   Operation 333 'sext' 'sext_ln818_1745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (1.94ns)   --->   "%r_V_3312 = mul i26 %sext_ln1270_10, i26 67108500"   --->   Operation 334 'mul' 'r_V_3312' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln818_84 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3312, i32 10, i32 25"   --->   Operation 335 'partselect' 'trunc_ln818_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (1.94ns)   --->   "%mul_ln1270_99 = mul i26 %sext_ln1270_10, i26 527"   --->   Operation 336 'mul' 'mul_ln1270_99' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln818_85 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_99, i32 10, i32 25"   --->   Operation 337 'partselect' 'trunc_ln818_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.78ns)   --->   "%r_V_3313 = sub i17 0, i17 %sext_ln70_769"   --->   Operation 338 'sub' 'r_V_3313' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln818_86 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_3313, i32 10, i32 16"   --->   Operation 339 'partselect' 'trunc_ln818_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln818_1746 = sext i7 %trunc_ln818_86"   --->   Operation 340 'sext' 'sext_ln818_1746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (1.94ns)   --->   "%r_V_3314 = mul i25 %sext_ln70_768, i25 33554278"   --->   Operation 341 'mul' 'r_V_3314' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln818_87 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3314, i32 10, i32 24"   --->   Operation 342 'partselect' 'trunc_ln818_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln818_1747 = sext i15 %trunc_ln818_87"   --->   Operation 343 'sext' 'sext_ln818_1747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln70_770 = sext i16 %p_read_211" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 344 'sext' 'sext_ln70_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln70_771 = sext i16 %p_read_211" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 345 'sext' 'sext_ln70_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln1273_651 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_211, i4 0"   --->   Operation 346 'bitconcatenate' 'shl_ln1273_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1273_954 = sext i20 %shl_ln1273_651"   --->   Operation 347 'sext' 'sext_ln1273_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln1273_652 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_211, i1 0"   --->   Operation 348 'bitconcatenate' 'shl_ln1273_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln1273_955 = sext i17 %shl_ln1273_652"   --->   Operation 349 'sext' 'sext_ln1273_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.80ns)   --->   "%r_V_3315 = add i21 %sext_ln1273_954, i21 %sext_ln1273_955"   --->   Operation 350 'add' 'r_V_3315' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln818_88 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_3315, i32 10, i32 20"   --->   Operation 351 'partselect' 'trunc_ln818_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln818_1748 = sext i11 %trunc_ln818_88"   --->   Operation 352 'sext' 'sext_ln818_1748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (1.94ns)   --->   "%r_V_3316 = mul i26 %sext_ln70_771, i26 340"   --->   Operation 353 'mul' 'r_V_3316' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln818_89 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3316, i32 10, i32 25"   --->   Operation 354 'partselect' 'trunc_ln818_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (1.94ns)   --->   "%r_V_3317 = mul i25 %sext_ln70_770, i25 181"   --->   Operation 355 'mul' 'r_V_3317' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln818_90 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3317, i32 10, i32 24"   --->   Operation 356 'partselect' 'trunc_ln818_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln818_1749 = sext i15 %trunc_ln818_90"   --->   Operation 357 'sext' 'sext_ln818_1749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (1.94ns)   --->   "%r_V_3318 = mul i25 %sext_ln70_770, i25 33554231"   --->   Operation 358 'mul' 'r_V_3318' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln818_91 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3318, i32 10, i32 24"   --->   Operation 359 'partselect' 'trunc_ln818_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln818_1750 = sext i15 %trunc_ln818_91"   --->   Operation 360 'sext' 'sext_ln818_1750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln1273_653 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_211, i7 0"   --->   Operation 361 'bitconcatenate' 'shl_ln1273_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1273_956 = sext i23 %shl_ln1273_653"   --->   Operation 362 'sext' 'sext_ln1273_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_810 = sub i24 0, i24 %sext_ln1273_956"   --->   Operation 363 'sub' 'sub_ln1273_810' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%shl_ln1273_654 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_211, i5 0"   --->   Operation 364 'bitconcatenate' 'shl_ln1273_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1273_957 = sext i21 %shl_ln1273_654"   --->   Operation 365 'sext' 'sext_ln1273_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%r_V_3319 = sub i24 %sub_ln1273_810, i24 %sext_ln1273_957"   --->   Operation 366 'sub' 'r_V_3319' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln818_92 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3319, i32 10, i32 23"   --->   Operation 367 'partselect' 'trunc_ln818_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln70_794 = sext i14 %trunc_ln818_92" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 368 'sext' 'sext_ln70_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln70_772 = sext i16 %p_read_210" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 369 'sext' 'sext_ln70_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln70_773 = sext i16 %p_read_210" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 370 'sext' 'sext_ln70_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (1.94ns)   --->   "%mul_ln1270_100 = mul i26 %sext_ln70_773, i26 67108250"   --->   Operation 371 'mul' 'mul_ln1270_100' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln818_93 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_100, i32 10, i32 25"   --->   Operation 372 'partselect' 'trunc_ln818_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (1.94ns)   --->   "%r_V_3320 = mul i26 %sext_ln70_773, i26 366"   --->   Operation 373 'mul' 'r_V_3320' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln818_94 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3320, i32 10, i32 25"   --->   Operation 374 'partselect' 'trunc_ln818_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%shl_ln1273_655 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_210, i4 0"   --->   Operation 375 'bitconcatenate' 'shl_ln1273_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1273_958 = sext i20 %shl_ln1273_655"   --->   Operation 376 'sext' 'sext_ln1273_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_812 = sub i21 0, i21 %sext_ln1273_958"   --->   Operation 377 'sub' 'sub_ln1273_812' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%shl_ln1273_656 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_210, i1 0"   --->   Operation 378 'bitconcatenate' 'shl_ln1273_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1273_959 = sext i17 %shl_ln1273_656"   --->   Operation 379 'sext' 'sext_ln1273_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3321 = sub i21 %sub_ln1273_812, i21 %sext_ln1273_959"   --->   Operation 380 'sub' 'r_V_3321' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln818_95 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %r_V_3321, i32 10, i32 20"   --->   Operation 381 'partselect' 'trunc_ln818_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln818_1751 = sext i11 %trunc_ln818_95"   --->   Operation 382 'sext' 'sext_ln818_1751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1273_960 = sext i11 %trunc_ln818_95"   --->   Operation 383 'sext' 'sext_ln1273_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (1.94ns)   --->   "%r_V_3322 = mul i24 %sext_ln70_772, i24 16777097"   --->   Operation 384 'mul' 'r_V_3322' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln818_96 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3322, i32 10, i32 23"   --->   Operation 385 'partselect' 'trunc_ln818_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln818_1752 = sext i14 %trunc_ln818_96"   --->   Operation 386 'sext' 'sext_ln818_1752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i16 %p_read2052"   --->   Operation 387 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln1273_657 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read2052, i7 0"   --->   Operation 388 'bitconcatenate' 'shl_ln1273_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1273_961 = sext i23 %shl_ln1273_657"   --->   Operation 389 'sext' 'sext_ln1273_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%shl_ln1273_658 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read2052, i5 0"   --->   Operation 390 'bitconcatenate' 'shl_ln1273_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1273_962 = sext i21 %shl_ln1273_658"   --->   Operation 391 'sext' 'sext_ln1273_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.82ns)   --->   "%r_V_3323 = sub i24 %sext_ln1273_961, i24 %sext_ln1273_962"   --->   Operation 392 'sub' 'r_V_3323' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln818_97 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3323, i32 10, i32 23"   --->   Operation 393 'partselect' 'trunc_ln818_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1270_15 = sext i14 %trunc_ln818_97"   --->   Operation 394 'sext' 'sext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (1.94ns)   --->   "%mul_ln1270_101 = mul i26 %sext_ln1270_11, i26 67108163"   --->   Operation 395 'mul' 'mul_ln1270_101' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln818_98 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_101, i32 10, i32 25"   --->   Operation 396 'partselect' 'trunc_ln818_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (1.94ns)   --->   "%mul_ln1270_102 = mul i26 %sext_ln1270_11, i26 67107676"   --->   Operation 397 'mul' 'mul_ln1270_102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln818_99 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_102, i32 10, i32 25"   --->   Operation 398 'partselect' 'trunc_ln818_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (1.94ns)   --->   "%mul_ln1270_103 = mul i26 %sext_ln1270_11, i26 998"   --->   Operation 399 'mul' 'mul_ln1270_103' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln818_100 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_103, i32 10, i32 25"   --->   Operation 400 'partselect' 'trunc_ln818_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln70_774 = sext i16 %p_read2153" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 401 'sext' 'sext_ln70_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln70_775 = sext i16 %p_read2153" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 402 'sext' 'sext_ln70_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.78ns)   --->   "%r_V_3324 = sub i17 0, i17 %sext_ln70_775"   --->   Operation 403 'sub' 'r_V_3324' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln818_101 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_3324, i32 10, i32 16"   --->   Operation 404 'partselect' 'trunc_ln818_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln1273_963 = sext i7 %trunc_ln818_101"   --->   Operation 405 'sext' 'sext_ln1273_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (1.94ns)   --->   "%r_V_3325 = mul i25 %sext_ln70_774, i25 33554210"   --->   Operation 406 'mul' 'r_V_3325' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln818_102 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3325, i32 10, i32 24"   --->   Operation 407 'partselect' 'trunc_ln818_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln818_1753 = sext i15 %trunc_ln818_102"   --->   Operation 408 'sext' 'sext_ln818_1753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%shl_ln1273_659 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read2153, i6 0"   --->   Operation 409 'bitconcatenate' 'shl_ln1273_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1273_964 = sext i22 %shl_ln1273_659"   --->   Operation 410 'sext' 'sext_ln1273_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%shl_ln1273_660 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read2153, i2 0"   --->   Operation 411 'bitconcatenate' 'shl_ln1273_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1273_965 = sext i18 %shl_ln1273_660"   --->   Operation 412 'sext' 'sext_ln1273_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.82ns)   --->   "%r_V_3326 = add i23 %sext_ln1273_964, i23 %sext_ln1273_965"   --->   Operation 413 'add' 'r_V_3326' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln818_103 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3326, i32 10, i32 22"   --->   Operation 414 'partselect' 'trunc_ln818_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln818_1754 = sext i13 %trunc_ln818_103"   --->   Operation 415 'sext' 'sext_ln818_1754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln1273_966 = sext i16 %p_read2153"   --->   Operation 416 'sext' 'sext_ln1273_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (1.94ns)   --->   "%mul_ln1270_104 = mul i26 %sext_ln1273_966, i26 944"   --->   Operation 417 'mul' 'mul_ln1270_104' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln818_104 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_104, i32 10, i32 25"   --->   Operation 418 'partselect' 'trunc_ln818_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (1.94ns)   --->   "%mul_ln1270_105 = mul i26 %sext_ln1273_966, i26 67108308"   --->   Operation 419 'mul' 'mul_ln1270_105' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln818_105 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_105, i32 10, i32 25"   --->   Operation 420 'partselect' 'trunc_ln818_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln70_776 = sext i16 %p_read_209" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 421 'sext' 'sext_ln70_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (1.94ns)   --->   "%mul_ln1270_106 = mul i26 %sext_ln70_776, i26 756"   --->   Operation 422 'mul' 'mul_ln1270_106' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln818_106 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_106, i32 10, i32 25"   --->   Operation 423 'partselect' 'trunc_ln818_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%shl_ln1273_661 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %p_read_209, i9 0"   --->   Operation 424 'bitconcatenate' 'shl_ln1273_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1273_967 = sext i25 %shl_ln1273_661"   --->   Operation 425 'sext' 'sext_ln1273_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%shl_ln1273_662 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_209, i7 0"   --->   Operation 426 'bitconcatenate' 'shl_ln1273_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln1273_968 = sext i23 %shl_ln1273_662"   --->   Operation 427 'sext' 'sext_ln1273_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.83ns)   --->   "%r_V_3327 = sub i26 %sext_ln1273_968, i26 %sext_ln1273_967"   --->   Operation 428 'sub' 'r_V_3327' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln818_107 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3327, i32 10, i32 25"   --->   Operation 429 'partselect' 'trunc_ln818_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln1273_663 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_209, i6 0"   --->   Operation 430 'bitconcatenate' 'shl_ln1273_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln1273_969 = sext i22 %shl_ln1273_663"   --->   Operation 431 'sext' 'sext_ln1273_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.83ns)   --->   "%r_V_3328 = add i26 %sext_ln1273_967, i26 %sext_ln1273_969"   --->   Operation 432 'add' 'r_V_3328' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln818_108 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3328, i32 10, i32 25"   --->   Operation 433 'partselect' 'trunc_ln818_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (1.94ns)   --->   "%r_V_3329 = mul i26 %sext_ln70_776, i26 67108452"   --->   Operation 434 'mul' 'r_V_3329' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln818_109 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3329, i32 10, i32 25"   --->   Operation 435 'partselect' 'trunc_ln818_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (1.94ns)   --->   "%mul_ln1270_107 = mul i26 %sext_ln70_776, i26 67108299"   --->   Operation 436 'mul' 'mul_ln1270_107' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln818_110 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_107, i32 10, i32 25"   --->   Operation 437 'partselect' 'trunc_ln818_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln70_777 = sext i16 %p_read_208" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 438 'sext' 'sext_ln70_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.78ns)   --->   "%r_V_3330 = sub i17 0, i17 %sext_ln70_777"   --->   Operation 439 'sub' 'r_V_3330' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln818_111 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_3330, i32 10, i32 16"   --->   Operation 440 'partselect' 'trunc_ln818_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln818_1755 = sext i7 %trunc_ln818_111"   --->   Operation 441 'sext' 'sext_ln818_1755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln70_778 = sext i16 %p_read_207" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 442 'sext' 'sext_ln70_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (1.94ns)   --->   "%mul_ln1270_108 = mul i26 %sext_ln70_778, i26 67108339"   --->   Operation 443 'mul' 'mul_ln1270_108' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln818_112 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_108, i32 10, i32 25"   --->   Operation 444 'partselect' 'trunc_ln818_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (1.94ns)   --->   "%r_V_3331 = mul i26 %sext_ln70_778, i26 67108522"   --->   Operation 445 'mul' 'r_V_3331' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%trunc_ln818_113 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3331, i32 10, i32 25"   --->   Operation 446 'partselect' 'trunc_ln818_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%shl_ln1273_664 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_207, i7 0"   --->   Operation 447 'bitconcatenate' 'shl_ln1273_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln1273_970 = sext i23 %shl_ln1273_664"   --->   Operation 448 'sext' 'sext_ln1273_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%shl_ln1273_665 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_207, i4 0"   --->   Operation 449 'bitconcatenate' 'shl_ln1273_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln1273_971 = sext i20 %shl_ln1273_665"   --->   Operation 450 'sext' 'sext_ln1273_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.82ns)   --->   "%r_V_3332 = sub i24 %sext_ln1273_970, i24 %sext_ln1273_971"   --->   Operation 451 'sub' 'r_V_3332' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln818_114 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3332, i32 10, i32 23"   --->   Operation 452 'partselect' 'trunc_ln818_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln818_1756 = sext i14 %trunc_ln818_114"   --->   Operation 453 'sext' 'sext_ln818_1756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (1.94ns)   --->   "%r_V_3333 = mul i26 %sext_ln70_778, i26 495"   --->   Operation 454 'mul' 'r_V_3333' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln818_115 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3333, i32 10, i32 25"   --->   Operation 455 'partselect' 'trunc_ln818_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (1.94ns)   --->   "%mul_ln1270_109 = mul i26 %sext_ln70_778, i26 614"   --->   Operation 456 'mul' 'mul_ln1270_109' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln818_116 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_109, i32 10, i32 25"   --->   Operation 457 'partselect' 'trunc_ln818_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln70_779 = sext i16 %p_read_206" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 458 'sext' 'sext_ln70_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln70_780 = sext i16 %p_read_206" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 459 'sext' 'sext_ln70_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (1.94ns)   --->   "%mul_ln1270_110 = mul i26 %sext_ln70_779, i26 67108301"   --->   Operation 460 'mul' 'mul_ln1270_110' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln818_117 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_110, i32 10, i32 25"   --->   Operation 461 'partselect' 'trunc_ln818_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (1.94ns)   --->   "%r_V_3334 = mul i22 %sext_ln70_780, i22 19"   --->   Operation 462 'mul' 'r_V_3334' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln818_118 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3334, i32 10, i32 21"   --->   Operation 463 'partselect' 'trunc_ln818_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln818_1757 = sext i12 %trunc_ln818_118"   --->   Operation 464 'sext' 'sext_ln818_1757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (1.94ns)   --->   "%r_V_3335 = mul i26 %sext_ln70_779, i26 67108450"   --->   Operation 465 'mul' 'r_V_3335' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln818_119 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3335, i32 10, i32 25"   --->   Operation 466 'partselect' 'trunc_ln818_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%shl_ln1273_666 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %p_read_206, i9 0"   --->   Operation 467 'bitconcatenate' 'shl_ln1273_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1273_972 = sext i25 %shl_ln1273_666"   --->   Operation 468 'sext' 'sext_ln1273_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%shl_ln1273_667 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_206, i4 0"   --->   Operation 469 'bitconcatenate' 'shl_ln1273_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln1273_973 = sext i20 %shl_ln1273_667"   --->   Operation 470 'sext' 'sext_ln1273_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.83ns)   --->   "%r_V_3336 = sub i26 %sext_ln1273_972, i26 %sext_ln1273_973"   --->   Operation 471 'sub' 'r_V_3336' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln818_120 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3336, i32 10, i32 25"   --->   Operation 472 'partselect' 'trunc_ln818_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%shl_ln1273_668 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %p_read_206, i7 0"   --->   Operation 473 'bitconcatenate' 'shl_ln1273_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln1273_974 = sext i23 %shl_ln1273_668"   --->   Operation 474 'sext' 'sext_ln1273_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln1273_669 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_206, i2 0"   --->   Operation 475 'bitconcatenate' 'shl_ln1273_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1273_975 = sext i18 %shl_ln1273_669"   --->   Operation 476 'sext' 'sext_ln1273_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.82ns)   --->   "%r_V_3337 = add i24 %sext_ln1273_974, i24 %sext_ln1273_975"   --->   Operation 477 'add' 'r_V_3337' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln818_121 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3337, i32 10, i32 23"   --->   Operation 478 'partselect' 'trunc_ln818_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln818_1758 = sext i14 %trunc_ln818_121"   --->   Operation 479 'sext' 'sext_ln818_1758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln70_781 = sext i16 %p_read_205" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 480 'sext' 'sext_ln70_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln70_782 = sext i16 %p_read_205" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 481 'sext' 'sext_ln70_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (1.94ns)   --->   "%r_V_3338 = mul i26 %sext_ln70_782, i26 67108420"   --->   Operation 482 'mul' 'r_V_3338' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln818_122 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3338, i32 10, i32 25"   --->   Operation 483 'partselect' 'trunc_ln818_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (1.94ns)   --->   "%r_V_3339 = mul i26 %sext_ln70_782, i26 67108364"   --->   Operation 484 'mul' 'r_V_3339' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln818_123 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3339, i32 10, i32 25"   --->   Operation 485 'partselect' 'trunc_ln818_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (1.94ns)   --->   "%r_V_3340 = mul i25 %sext_ln70_781, i25 33554247"   --->   Operation 486 'mul' 'r_V_3340' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln818_124 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3340, i32 10, i32 24"   --->   Operation 487 'partselect' 'trunc_ln818_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln818_1759 = sext i15 %trunc_ln818_124"   --->   Operation 488 'sext' 'sext_ln818_1759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (1.94ns)   --->   "%r_V_3341 = mul i26 %sext_ln70_782, i26 407"   --->   Operation 489 'mul' 'r_V_3341' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln818_125 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3341, i32 10, i32 25"   --->   Operation 490 'partselect' 'trunc_ln818_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (1.94ns)   --->   "%r_V_3342 = mul i26 %sext_ln70_782, i26 498"   --->   Operation 491 'mul' 'r_V_3342' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln818_126 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3342, i32 10, i32 25"   --->   Operation 492 'partselect' 'trunc_ln818_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln70_783 = sext i16 %p_read_204" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 493 'sext' 'sext_ln70_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln70_784 = sext i16 %p_read_204" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 494 'sext' 'sext_ln70_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln70_785 = sext i16 %p_read_204" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 495 'sext' 'sext_ln70_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i16 %p_read_204"   --->   Operation 496 'sext' 'sext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (1.94ns)   --->   "%r_V_3343 = mul i26 %sext_ln1270_12, i26 67108411"   --->   Operation 497 'mul' 'r_V_3343' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln818_127 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3343, i32 10, i32 25"   --->   Operation 498 'partselect' 'trunc_ln818_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (1.94ns)   --->   "%mul_ln1270_111 = mul i26 %sext_ln1270_12, i26 67108291"   --->   Operation 499 'mul' 'mul_ln1270_111' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln818_128 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_111, i32 10, i32 25"   --->   Operation 500 'partselect' 'trunc_ln818_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (1.94ns)   --->   "%r_V_3344 = mul i24 %sext_ln70_785, i24 91"   --->   Operation 501 'mul' 'r_V_3344' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln818_129 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %r_V_3344, i32 10, i32 23"   --->   Operation 502 'partselect' 'trunc_ln818_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln818_1760 = sext i14 %trunc_ln818_129"   --->   Operation 503 'sext' 'sext_ln818_1760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (1.94ns)   --->   "%r_V_3345 = mul i25 %sext_ln70_784, i25 183"   --->   Operation 504 'mul' 'r_V_3345' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln818_130 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3345, i32 10, i32 24"   --->   Operation 505 'partselect' 'trunc_ln818_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln818_1761 = sext i15 %trunc_ln818_130"   --->   Operation 506 'sext' 'sext_ln818_1761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (1.94ns)   --->   "%r_V_3346 = mul i22 %sext_ln70_783, i22 4194285"   --->   Operation 507 'mul' 'r_V_3346' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln818_131 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3346, i32 10, i32 21"   --->   Operation 508 'partselect' 'trunc_ln818_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln70_795 = sext i12 %trunc_ln818_131" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 509 'sext' 'sext_ln70_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln70_786 = sext i16 %p_read_203" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 510 'sext' 'sext_ln70_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln70_787 = sext i16 %p_read_203" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 511 'sext' 'sext_ln70_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln70_788 = sext i16 %p_read_203" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 512 'sext' 'sext_ln70_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (1.94ns)   --->   "%r_V_3347 = mul i22 %sext_ln70_788, i22 21"   --->   Operation 513 'mul' 'r_V_3347' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln818_132 = partselect i12 @_ssdm_op_PartSelect.i12.i22.i32.i32, i22 %r_V_3347, i32 10, i32 21"   --->   Operation 514 'partselect' 'trunc_ln818_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln818_1762 = sext i12 %trunc_ln818_132"   --->   Operation 515 'sext' 'sext_ln818_1762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (1.94ns)   --->   "%r_V_3348 = mul i26 %sext_ln70_787, i26 67108575"   --->   Operation 516 'mul' 'r_V_3348' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln818_133 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3348, i32 10, i32 25"   --->   Operation 517 'partselect' 'trunc_ln818_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln1273_670 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_203, i6 0"   --->   Operation 518 'bitconcatenate' 'shl_ln1273_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1273_976 = sext i22 %shl_ln1273_670"   --->   Operation 519 'sext' 'sext_ln1273_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%shl_ln1273_671 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_203, i2 0"   --->   Operation 520 'bitconcatenate' 'shl_ln1273_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln1273_977 = sext i18 %shl_ln1273_671"   --->   Operation 521 'sext' 'sext_ln1273_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.82ns)   --->   "%r_V_3349 = sub i23 %sext_ln1273_976, i23 %sext_ln1273_977"   --->   Operation 522 'sub' 'r_V_3349' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln818_134 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3349, i32 10, i32 22"   --->   Operation 523 'partselect' 'trunc_ln818_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln818_1763 = sext i13 %trunc_ln818_134"   --->   Operation 524 'sext' 'sext_ln818_1763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (1.94ns)   --->   "%r_V_3350 = mul i26 %sext_ln70_787, i26 67108454"   --->   Operation 525 'mul' 'r_V_3350' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln818_135 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3350, i32 10, i32 25"   --->   Operation 526 'partselect' 'trunc_ln818_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (1.94ns)   --->   "%r_V_3351 = mul i23 %sext_ln70_786, i23 8388555"   --->   Operation 527 'mul' 'r_V_3351' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln818_136 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %r_V_3351, i32 10, i32 22"   --->   Operation 528 'partselect' 'trunc_ln818_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln70_796 = sext i13 %trunc_ln818_136" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 529 'sext' 'sext_ln70_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln70_789 = sext i16 %p_read_202" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 530 'sext' 'sext_ln70_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (1.94ns)   --->   "%r_V_3352 = mul i26 %sext_ln70_789, i26 67108442"   --->   Operation 531 'mul' 'r_V_3352' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln818_137 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3352, i32 10, i32 25"   --->   Operation 532 'partselect' 'trunc_ln818_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (1.94ns)   --->   "%r_V_3353 = mul i26 %sext_ln70_789, i26 67108461"   --->   Operation 533 'mul' 'r_V_3353' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln818_138 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3353, i32 10, i32 25"   --->   Operation 534 'partselect' 'trunc_ln818_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (1.94ns)   --->   "%r_V_3354 = mul i26 %sext_ln70_789, i26 433"   --->   Operation 535 'mul' 'r_V_3354' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln818_139 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3354, i32 10, i32 25"   --->   Operation 536 'partselect' 'trunc_ln818_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (1.94ns)   --->   "%r_V_3355 = mul i26 %sext_ln70_789, i26 302"   --->   Operation 537 'mul' 'r_V_3355' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln818_140 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3355, i32 10, i32 25"   --->   Operation 538 'partselect' 'trunc_ln818_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i16 %p_read3062"   --->   Operation 539 'sext' 'sext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln70_790 = sext i16 %p_read3062" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 540 'sext' 'sext_ln70_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln70_791 = sext i16 %p_read3062" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 541 'sext' 'sext_ln70_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (1.94ns)   --->   "%r_V_3356 = mul i25 %sext_ln70_791, i25 163"   --->   Operation 542 'mul' 'r_V_3356' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln818_141 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3356, i32 10, i32 24"   --->   Operation 543 'partselect' 'trunc_ln818_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln818_1764 = sext i15 %trunc_ln818_141"   --->   Operation 544 'sext' 'sext_ln818_1764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.78ns)   --->   "%r_V_3357 = sub i17 0, i17 %sext_ln70_790"   --->   Operation 545 'sub' 'r_V_3357' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln818_142 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %r_V_3357, i32 10, i32 16"   --->   Operation 546 'partselect' 'trunc_ln818_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln818_1765 = sext i7 %trunc_ln818_142"   --->   Operation 547 'sext' 'sext_ln818_1765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (1.94ns)   --->   "%r_V_3358 = mul i25 %sext_ln70_791, i25 33554214"   --->   Operation 548 'mul' 'r_V_3358' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln818_143 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %r_V_3358, i32 10, i32 24"   --->   Operation 549 'partselect' 'trunc_ln818_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln818_1766 = sext i15 %trunc_ln818_143"   --->   Operation 550 'sext' 'sext_ln818_1766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (1.94ns)   --->   "%mul_ln1270_112 = mul i26 %sext_ln1270_13, i26 67107761"   --->   Operation 551 'mul' 'mul_ln1270_112' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln818_144 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_112, i32 10, i32 25"   --->   Operation 552 'partselect' 'trunc_ln818_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (1.94ns)   --->   "%mul_ln1270_113 = mul i26 %sext_ln1270_13, i26 781"   --->   Operation 553 'mul' 'mul_ln1270_113' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln818_145 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_113, i32 10, i32 25"   --->   Operation 554 'partselect' 'trunc_ln818_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i16 %p_read3163"   --->   Operation 555 'sext' 'sext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (1.94ns)   --->   "%r_V_3359 = mul i26 %sext_ln1270_14, i26 67108386"   --->   Operation 556 'mul' 'r_V_3359' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln818_146 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3359, i32 10, i32 25"   --->   Operation 557 'partselect' 'trunc_ln818_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (1.94ns)   --->   "%r_V_3360 = mul i26 %sext_ln1270_14, i26 67108578"   --->   Operation 558 'mul' 'r_V_3360' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln818_147 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3360, i32 10, i32 25"   --->   Operation 559 'partselect' 'trunc_ln818_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (1.94ns)   --->   "%r_V_3361 = mul i26 %sext_ln1270_14, i26 369"   --->   Operation 560 'mul' 'r_V_3361' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln818_148 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3361, i32 10, i32 25"   --->   Operation 561 'partselect' 'trunc_ln818_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (1.94ns)   --->   "%r_V_3362 = mul i26 %sext_ln1270_14, i26 67108596"   --->   Operation 562 'mul' 'r_V_3362' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln818_149 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_3362, i32 10, i32 25"   --->   Operation 563 'partselect' 'trunc_ln818_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (1.94ns)   --->   "%mul_ln1270_114 = mul i26 %sext_ln1270_14, i26 596"   --->   Operation 564 'mul' 'mul_ln1270_114' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln818_150 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln1270_114, i32 10, i32 25"   --->   Operation 565 'partselect' 'trunc_ln818_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.78ns)   --->   "%add_ln813 = add i16 %sext_ln818, i16 %trunc_ln818_9"   --->   Operation 566 'add' 'add_ln813' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.78ns)   --->   "%add_ln813_3708 = add i16 %trunc_ln818_7, i16 %trunc_ln818_14"   --->   Operation 567 'add' 'add_ln813_3708' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3710 = add i16 %sext_ln818_1719, i16 %trunc_ln818_24"   --->   Operation 568 'add' 'add_ln813_3710' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 569 [1/1] (0.78ns)   --->   "%add_ln813_3711 = add i16 %trunc_ln818_29, i16 %trunc_ln818_34"   --->   Operation 569 'add' 'add_ln813_3711' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3712 = add i16 %add_ln813_3711, i16 %add_ln813_3710"   --->   Operation 570 'add' 'add_ln813_3712' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 571 [1/1] (0.78ns)   --->   "%add_ln813_3714 = add i16 %sext_ln818_1727, i16 %trunc_ln818_49"   --->   Operation 571 'add' 'add_ln813_3714' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.78ns)   --->   "%add_ln813_3715 = add i16 %sext_ln818_1735, i16 %trunc_ln818_58"   --->   Operation 572 'add' 'add_ln813_3715' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (0.76ns)   --->   "%add_ln813_3717 = add i15 %sext_ln1273_946, i15 %sext_ln1273_948"   --->   Operation 573 'add' 'add_ln813_3717' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln813_667 = sext i15 %add_ln813_3717"   --->   Operation 574 'sext' 'sext_ln813_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3718 = add i16 %sext_ln818_1742, i16 %sext_ln818_1745"   --->   Operation 575 'add' 'add_ln813_3718' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 576 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3719 = add i16 %add_ln813_3718, i16 %sext_ln813_667"   --->   Operation 576 'add' 'add_ln813_3719' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3722 = add i16 %sext_ln818_1748, i16 %trunc_ln818_93"   --->   Operation 577 'add' 'add_ln813_3722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 578 [1/1] (0.76ns)   --->   "%add_ln813_3723 = add i15 %sext_ln1270_15, i15 %sext_ln1273_963"   --->   Operation 578 'add' 'add_ln813_3723' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln813_668 = sext i15 %add_ln813_3723"   --->   Operation 579 'sext' 'sext_ln813_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3724 = add i16 %sext_ln813_668, i16 %add_ln813_3722"   --->   Operation 580 'add' 'add_ln813_3724' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3725 = add i16 %trunc_ln818_106, i16 %trunc_ln818_112"   --->   Operation 581 'add' 'add_ln813_3725' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 582 [1/1] (0.78ns)   --->   "%add_ln813_3726 = add i16 %trunc_ln818_117, i16 %trunc_ln818_122"   --->   Operation 582 'add' 'add_ln813_3726' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3727 = add i16 %add_ln813_3726, i16 %add_ln813_3725"   --->   Operation 583 'add' 'add_ln813_3727' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 584 [1/1] (0.78ns)   --->   "%add_ln813_3729 = add i16 %trunc_ln818_127, i16 %sext_ln818_1762"   --->   Operation 584 'add' 'add_ln813_3729' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.78ns)   --->   "%add_ln813_3730 = add i16 %trunc_ln818_137, i16 %sext_ln818_1764"   --->   Operation 585 'add' 'add_ln813_3730' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3731 = add i16 %add_ln813_3730, i16 %add_ln813_3729"   --->   Operation 586 'add' 'add_ln813_3731' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3732 = add i16 %trunc_ln818_146, i16 %sext_ln818_1"   --->   Operation 587 'add' 'add_ln813_3732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 588 [1/1] (0.70ns)   --->   "%add_ln813_3733 = add i9 %sext_ln1273_938, i9 393"   --->   Operation 588 'add' 'add_ln813_3733' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i9 %add_ln813_3733"   --->   Operation 589 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3734 = add i16 %sext_ln813, i16 %add_ln813_3732"   --->   Operation 590 'add' 'add_ln813_3734' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 591 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3735 = add i16 %add_ln813_3734, i16 %add_ln813_3731"   --->   Operation 591 'add' 'add_ln813_3735' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 592 [1/1] (0.78ns)   --->   "%add_ln813_3738 = add i16 %sext_ln818_1713, i16 %trunc_ln818_10"   --->   Operation 592 'add' 'add_ln813_3738' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3740 = add i16 %trunc_ln818_15, i16 %trunc_ln818_20"   --->   Operation 593 'add' 'add_ln813_3740' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 594 [1/1] (0.76ns)   --->   "%add_ln813_3741 = add i15 %sext_ln1273_929, i15 %sext_ln1273_932"   --->   Operation 594 'add' 'add_ln813_3741' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln813_669 = sext i15 %add_ln813_3741"   --->   Operation 595 'sext' 'sext_ln813_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3742 = add i16 %sext_ln813_669, i16 %add_ln813_3740"   --->   Operation 596 'add' 'add_ln813_3742' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 597 [1/1] (0.78ns)   --->   "%add_ln813_3744 = add i16 %sext_ln818_1725, i16 %trunc_ln818_40"   --->   Operation 597 'add' 'add_ln813_3744' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.77ns)   --->   "%add_ln813_3745 = add i16 %sext_ln818_1730, i16 %sext_ln818_1732"   --->   Operation 598 'add' 'add_ln813_3745' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3747 = add i16 %sext_ln818_1736, i16 %trunc_ln818_59"   --->   Operation 599 'add' 'add_ln813_3747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 600 [1/1] (0.77ns)   --->   "%add_ln813_3748 = add i16 %sext_ln818_1739, i16 %sext_ln818_1741"   --->   Operation 600 'add' 'add_ln813_3748' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3749 = add i16 %add_ln813_3748, i16 %add_ln813_3747"   --->   Operation 601 'add' 'add_ln813_3749' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 602 [1/1] (0.76ns)   --->   "%add_ln813_3752 = add i15 %sext_ln1273_949, i15 %sext_ln1273_951"   --->   Operation 602 'add' 'add_ln813_3752' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln813_670 = sext i15 %add_ln813_3752"   --->   Operation 603 'sext' 'sext_ln813_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3753 = add i16 %trunc_ln818_84, i16 %trunc_ln818_89"   --->   Operation 604 'add' 'add_ln813_3753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 605 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3754 = add i16 %add_ln813_3753, i16 %sext_ln813_670"   --->   Operation 605 'add' 'add_ln813_3754' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3755 = add i16 %trunc_ln818_94, i16 %sext_ln818_1753"   --->   Operation 606 'add' 'add_ln813_3755' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 607 [1/1] (0.78ns)   --->   "%add_ln813_3756 = add i16 %trunc_ln818_107, i16 %trunc_ln818_113"   --->   Operation 607 'add' 'add_ln813_3756' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3757 = add i16 %add_ln813_3756, i16 %add_ln813_3755"   --->   Operation 608 'add' 'add_ln813_3757' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 609 [1/1] (0.78ns)   --->   "%add_ln813_3759 = add i16 %sext_ln818_1757, i16 %trunc_ln818_123"   --->   Operation 609 'add' 'add_ln813_3759' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.78ns)   --->   "%add_ln813_3760 = add i16 %trunc_ln818_128, i16 %trunc_ln818_133"   --->   Operation 610 'add' 'add_ln813_3760' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3762 = add i16 %trunc_ln818_138, i16 %sext_ln818_1765"   --->   Operation 611 'add' 'add_ln813_3762' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 612 [1/1] (0.78ns)   --->   "%add_ln813_3763 = add i16 %trunc_ln818_147, i16 70"   --->   Operation 612 'add' 'add_ln813_3763' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3764 = add i16 %add_ln813_3763, i16 %add_ln813_3762"   --->   Operation 613 'add' 'add_ln813_3764' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 614 [1/1] (0.78ns)   --->   "%add_ln813_3768 = add i16 %trunc_ln818_6, i16 %trunc_ln818_3"   --->   Operation 614 'add' 'add_ln813_3768' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 615 [1/1] (0.77ns)   --->   "%add_ln813_3769 = add i16 %sext_ln818_1716, i16 %sext_ln818_1717"   --->   Operation 615 'add' 'add_ln813_3769' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3771 = add i16 %sext_ln818_1720, i16 %trunc_ln818_26"   --->   Operation 616 'add' 'add_ln813_3771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 617 [1/1] (0.78ns)   --->   "%add_ln813_3772 = add i16 %trunc_ln818_31, i16 %trunc_ln818_36"   --->   Operation 617 'add' 'add_ln813_3772' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 618 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3773 = add i16 %add_ln813_3772, i16 %add_ln813_3771"   --->   Operation 618 'add' 'add_ln813_3773' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 619 [1/1] (0.78ns)   --->   "%add_ln813_3775 = add i16 %trunc_ln818_41, i16 %sext_ln818_1731"   --->   Operation 619 'add' 'add_ln813_3775' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.78ns)   --->   "%add_ln813_3776 = add i16 %sext_ln818_1733, i16 %trunc_ln818_56"   --->   Operation 620 'add' 'add_ln813_3776' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3778 = add i16 %trunc_ln818_60, i16 %sext_ln818_1740"   --->   Operation 621 'add' 'add_ln813_3778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 622 [1/1] (0.78ns)   --->   "%add_ln813_3779 = add i16 %trunc_ln818_70, i16 %trunc_ln818_75"   --->   Operation 622 'add' 'add_ln813_3779' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3780 = add i16 %add_ln813_3779, i16 %add_ln813_3778"   --->   Operation 623 'add' 'add_ln813_3780' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3783 = add i16 %sext_ln818_1743, i16 %trunc_ln818_85"   --->   Operation 624 'add' 'add_ln813_3783' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 625 [1/1] (0.77ns)   --->   "%add_ln813_3784 = add i16 %sext_ln818_1749, i16 %sext_ln818_1751"   --->   Operation 625 'add' 'add_ln813_3784' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3785 = add i16 %add_ln813_3784, i16 %add_ln813_3783"   --->   Operation 626 'add' 'add_ln813_3785' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3786 = add i16 %trunc_ln818_98, i16 %sext_ln818_1754"   --->   Operation 627 'add' 'add_ln813_3786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 628 [1/1] (0.78ns)   --->   "%add_ln813_3787 = add i16 %trunc_ln818_108, i16 %sext_ln818_1755"   --->   Operation 628 'add' 'add_ln813_3787' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3788 = add i16 %add_ln813_3787, i16 %add_ln813_3786"   --->   Operation 629 'add' 'add_ln813_3788' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 630 [1/1] (0.78ns)   --->   "%add_ln813_3790 = add i16 %sext_ln818_1756, i16 %trunc_ln818_119"   --->   Operation 630 'add' 'add_ln813_3790' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.77ns)   --->   "%add_ln813_3791 = add i16 %sext_ln818_1759, i16 %sext_ln818_1760"   --->   Operation 631 'add' 'add_ln813_3791' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3793 = add i16 %sext_ln818_1763, i16 %trunc_ln818_139"   --->   Operation 632 'add' 'add_ln813_3793' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3794 = add i16 %trunc_ln818_148, i16 66"   --->   Operation 633 'add' 'add_ln813_3794' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 634 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3795 = add i16 %add_ln813_3794, i16 %sext_ln818_1766"   --->   Operation 634 'add' 'add_ln813_3795' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 635 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3796 = add i16 %add_ln813_3795, i16 %add_ln813_3793"   --->   Operation 635 'add' 'add_ln813_3796' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 636 [1/1] (0.78ns)   --->   "%add_ln813_3800 = add i16 %sext_ln818_1714, i16 %trunc_ln818_12"   --->   Operation 636 'add' 'add_ln813_3800' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3802 = add i16 %trunc_ln818_17, i16 %sext_ln818_1721"   --->   Operation 637 'add' 'add_ln813_3802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 638 [1/1] (0.78ns)   --->   "%add_ln813_3803 = add i16 %trunc_ln818_27, i16 %sext_ln818_1724"   --->   Operation 638 'add' 'add_ln813_3803' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3804 = add i16 %add_ln813_3803, i16 %add_ln813_3802"   --->   Operation 639 'add' 'add_ln813_3804' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 640 [1/1] (0.77ns)   --->   "%add_ln813_3806 = add i16 %sext_ln818_1726, i16 %sext_ln818_1728"   --->   Operation 640 'add' 'add_ln813_3806' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.78ns)   --->   "%add_ln813_3807 = add i16 %trunc_ln818_47, i16 %trunc_ln818_52"   --->   Operation 641 'add' 'add_ln813_3807' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3809 = add i16 %sext_ln818_1738, i16 %trunc_ln818_66"   --->   Operation 642 'add' 'add_ln813_3809' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 643 [1/1] (0.78ns)   --->   "%add_ln813_3810 = add i16 %trunc_ln818_71, i16 %trunc_ln818_76"   --->   Operation 643 'add' 'add_ln813_3810' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3811 = add i16 %add_ln813_3810, i16 %add_ln813_3809"   --->   Operation 644 'add' 'add_ln813_3811' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3814 = add i16 %sext_ln818_1746, i16 %sext_ln818_1750"   --->   Operation 645 'add' 'add_ln813_3814' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 646 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3815 = add i16 %add_ln813_3814, i16 %sext_ln818_1744"   --->   Operation 646 'add' 'add_ln813_3815' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3816 = add i16 %sext_ln818_1752, i16 %trunc_ln818_99"   --->   Operation 647 'add' 'add_ln813_3816' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 648 [1/1] (0.78ns)   --->   "%add_ln813_3817 = add i16 %trunc_ln818_104, i16 %trunc_ln818_109"   --->   Operation 648 'add' 'add_ln813_3817' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3818 = add i16 %add_ln813_3817, i16 %add_ln813_3816"   --->   Operation 649 'add' 'add_ln813_3818' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 650 [1/1] (0.78ns)   --->   "%add_ln813_3820 = add i16 %trunc_ln818_115, i16 %trunc_ln818_120"   --->   Operation 650 'add' 'add_ln813_3820' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (0.78ns)   --->   "%add_ln813_3821 = add i16 %trunc_ln818_125, i16 %sext_ln818_1761"   --->   Operation 651 'add' 'add_ln813_3821' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3823 = add i16 %trunc_ln818_135, i16 %trunc_ln818_144"   --->   Operation 652 'add' 'add_ln813_3823' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 653 [1/1] (0.78ns)   --->   "%add_ln813_3824 = add i16 %trunc_ln818_149, i16 65521"   --->   Operation 653 'add' 'add_ln813_3824' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3825 = add i16 %add_ln813_3824, i16 %add_ln813_3823"   --->   Operation 654 'add' 'add_ln813_3825' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 655 [1/1] (0.78ns)   --->   "%add_ln813_3829 = add i16 %trunc_ln818_8, i16 %sext_ln818_1715"   --->   Operation 655 'add' 'add_ln813_3829' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.78ns)   --->   "%add_ln813_3830 = add i16 %trunc_ln818_13, i16 %sext_ln818_1718"   --->   Operation 656 'add' 'add_ln813_3830' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3831 = add i16 %add_ln813_3830, i16 %add_ln813_3829"   --->   Operation 657 'add' 'add_ln813_3831' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3832 = add i16 %sext_ln818_1722, i16 %sext_ln818_1723"   --->   Operation 658 'add' 'add_ln813_3832' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 659 [1/1] (0.76ns)   --->   "%add_ln813_3833 = add i15 %sext_ln70_792, i15 %sext_ln70_793"   --->   Operation 659 'add' 'add_ln813_3833' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln813_671 = sext i15 %add_ln813_3833"   --->   Operation 660 'sext' 'sext_ln813_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3834 = add i16 %sext_ln813_671, i16 %add_ln813_3832"   --->   Operation 661 'add' 'add_ln813_3834' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 662 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3835 = add i16 %add_ln813_3834, i16 %add_ln813_3831"   --->   Operation 662 'add' 'add_ln813_3835' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 663 [1/1] (0.78ns)   --->   "%add_ln813_3836 = add i16 %sext_ln818_1729, i16 %trunc_ln818_48"   --->   Operation 663 'add' 'add_ln813_3836' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.77ns)   --->   "%add_ln813_3837 = add i16 %sext_ln818_1734, i16 %sext_ln818_1737"   --->   Operation 664 'add' 'add_ln813_3837' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3839 = add i16 %trunc_ln818_62, i16 %trunc_ln818_67"   --->   Operation 665 'add' 'add_ln813_3839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 666 [1/1] (0.78ns)   --->   "%add_ln813_3840 = add i16 %trunc_ln818_72, i16 %trunc_ln818_77"   --->   Operation 666 'add' 'add_ln813_3840' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3841 = add i16 %add_ln813_3840, i16 %add_ln813_3839"   --->   Operation 667 'add' 'add_ln813_3841' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3844 = add i16 %trunc_ln818_82, i16 %sext_ln818_1747"   --->   Operation 668 'add' 'add_ln813_3844' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 669 [1/1] (0.76ns)   --->   "%add_ln813_3845 = add i15 %sext_ln70_794, i15 %sext_ln1273_960"   --->   Operation 669 'add' 'add_ln813_3845' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln813_672 = sext i15 %add_ln813_3845"   --->   Operation 670 'sext' 'sext_ln813_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3846 = add i16 %sext_ln813_672, i16 %add_ln813_3844"   --->   Operation 671 'add' 'add_ln813_3846' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3847 = add i16 %trunc_ln818_100, i16 %trunc_ln818_105"   --->   Operation 672 'add' 'add_ln813_3847' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 673 [1/1] (0.78ns)   --->   "%add_ln813_3848 = add i16 %trunc_ln818_110, i16 %trunc_ln818_116"   --->   Operation 673 'add' 'add_ln813_3848' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3849 = add i16 %add_ln813_3848, i16 %add_ln813_3847"   --->   Operation 674 'add' 'add_ln813_3849' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 675 [1/1] (0.78ns)   --->   "%add_ln813_3851 = add i16 %sext_ln818_1758, i16 %trunc_ln818_126"   --->   Operation 675 'add' 'add_ln813_3851' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.75ns)   --->   "%add_ln813_3852 = add i14 %sext_ln70_795, i14 %sext_ln70_796"   --->   Operation 676 'add' 'add_ln813_3852' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3854 = add i16 %trunc_ln818_140, i16 %trunc_ln818_145"   --->   Operation 677 'add' 'add_ln813_3854' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 678 [1/1] (0.78ns)   --->   "%add_ln813_3855 = add i16 %trunc_ln818_150, i16 65512"   --->   Operation 678 'add' 'add_ln813_3855' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3856 = add i16 %add_ln813_3855, i16 %add_ln813_3854"   --->   Operation 679 'add' 'add_ln813_3856' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 680 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 160, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 681 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln818_1711 = sext i13 %trunc_ln818_s"   --->   Operation 682 'sext' 'sext_ln818_1711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln818_1712 = sext i14 %trunc_ln818_1"   --->   Operation 683 'sext' 'sext_ln818_1712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3709 = add i16 %add_ln813_3708, i16 %add_ln813"   --->   Operation 684 'add' 'add_ln813_3709' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 685 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3713 = add i16 %add_ln813_3712, i16 %add_ln813_3709"   --->   Operation 685 'add' 'add_ln813_3713' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3716 = add i16 %add_ln813_3715, i16 %add_ln813_3714"   --->   Operation 686 'add' 'add_ln813_3716' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 687 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3720 = add i16 %add_ln813_3719, i16 %add_ln813_3716"   --->   Operation 687 'add' 'add_ln813_3720' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3721 = add i16 %add_ln813_3720, i16 %add_ln813_3713"   --->   Operation 688 'add' 'add_ln813_3721' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3728 = add i16 %add_ln813_3727, i16 %add_ln813_3724"   --->   Operation 689 'add' 'add_ln813_3728' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 690 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3736 = add i16 %add_ln813_3735, i16 %add_ln813_3728"   --->   Operation 690 'add' 'add_ln813_3736' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 691 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3737 = add i16 %add_ln813_3736, i16 %add_ln813_3721"   --->   Operation 691 'add' 'add_ln813_3737' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3739 = add i16 %add_ln813_3738, i16 %sext_ln818_1711"   --->   Operation 692 'add' 'add_ln813_3739' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 693 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3743 = add i16 %add_ln813_3742, i16 %add_ln813_3739"   --->   Operation 693 'add' 'add_ln813_3743' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3746 = add i16 %add_ln813_3745, i16 %add_ln813_3744"   --->   Operation 694 'add' 'add_ln813_3746' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 695 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3750 = add i16 %add_ln813_3749, i16 %add_ln813_3746"   --->   Operation 695 'add' 'add_ln813_3750' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3751 = add i16 %add_ln813_3750, i16 %add_ln813_3743"   --->   Operation 696 'add' 'add_ln813_3751' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3758 = add i16 %add_ln813_3757, i16 %add_ln813_3754"   --->   Operation 697 'add' 'add_ln813_3758' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3761 = add i16 %add_ln813_3760, i16 %add_ln813_3759"   --->   Operation 698 'add' 'add_ln813_3761' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 699 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3765 = add i16 %add_ln813_3764, i16 %add_ln813_3761"   --->   Operation 699 'add' 'add_ln813_3765' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 700 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3766 = add i16 %add_ln813_3765, i16 %add_ln813_3758"   --->   Operation 700 'add' 'add_ln813_3766' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 701 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3767 = add i16 %add_ln813_3766, i16 %add_ln813_3751"   --->   Operation 701 'add' 'add_ln813_3767' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3770 = add i16 %add_ln813_3769, i16 %add_ln813_3768"   --->   Operation 702 'add' 'add_ln813_3770' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 703 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3774 = add i16 %add_ln813_3773, i16 %add_ln813_3770"   --->   Operation 703 'add' 'add_ln813_3774' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3777 = add i16 %add_ln813_3776, i16 %add_ln813_3775"   --->   Operation 704 'add' 'add_ln813_3777' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 705 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3781 = add i16 %add_ln813_3780, i16 %add_ln813_3777"   --->   Operation 705 'add' 'add_ln813_3781' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3782 = add i16 %add_ln813_3781, i16 %add_ln813_3774"   --->   Operation 706 'add' 'add_ln813_3782' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3789 = add i16 %add_ln813_3788, i16 %add_ln813_3785"   --->   Operation 707 'add' 'add_ln813_3789' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3792 = add i16 %add_ln813_3791, i16 %add_ln813_3790"   --->   Operation 708 'add' 'add_ln813_3792' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 709 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3797 = add i16 %add_ln813_3796, i16 %add_ln813_3792"   --->   Operation 709 'add' 'add_ln813_3797' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 710 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3798 = add i16 %add_ln813_3797, i16 %add_ln813_3789"   --->   Operation 710 'add' 'add_ln813_3798' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 711 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3799 = add i16 %add_ln813_3798, i16 %add_ln813_3782"   --->   Operation 711 'add' 'add_ln813_3799' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3801 = add i16 %add_ln813_3800, i16 %sext_ln818_1712"   --->   Operation 712 'add' 'add_ln813_3801' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 713 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3805 = add i16 %add_ln813_3804, i16 %add_ln813_3801"   --->   Operation 713 'add' 'add_ln813_3805' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3808 = add i16 %add_ln813_3807, i16 %add_ln813_3806"   --->   Operation 714 'add' 'add_ln813_3808' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 715 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3812 = add i16 %add_ln813_3811, i16 %add_ln813_3808"   --->   Operation 715 'add' 'add_ln813_3812' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3813 = add i16 %add_ln813_3812, i16 %add_ln813_3805"   --->   Operation 716 'add' 'add_ln813_3813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3819 = add i16 %add_ln813_3818, i16 %add_ln813_3815"   --->   Operation 717 'add' 'add_ln813_3819' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3822 = add i16 %add_ln813_3821, i16 %add_ln813_3820"   --->   Operation 718 'add' 'add_ln813_3822' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 719 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3826 = add i16 %add_ln813_3825, i16 %add_ln813_3822"   --->   Operation 719 'add' 'add_ln813_3826' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 720 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3827 = add i16 %add_ln813_3826, i16 %add_ln813_3819"   --->   Operation 720 'add' 'add_ln813_3827' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 721 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3828 = add i16 %add_ln813_3827, i16 %add_ln813_3813"   --->   Operation 721 'add' 'add_ln813_3828' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3838 = add i16 %add_ln813_3837, i16 %add_ln813_3836"   --->   Operation 722 'add' 'add_ln813_3838' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 723 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3842 = add i16 %add_ln813_3841, i16 %add_ln813_3838"   --->   Operation 723 'add' 'add_ln813_3842' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3843 = add i16 %add_ln813_3842, i16 %add_ln813_3835"   --->   Operation 724 'add' 'add_ln813_3843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3850 = add i16 %add_ln813_3849, i16 %add_ln813_3846"   --->   Operation 725 'add' 'add_ln813_3850' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln813_673 = sext i14 %add_ln813_3852"   --->   Operation 726 'sext' 'sext_ln813_673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3853 = add i16 %sext_ln813_673, i16 %add_ln813_3851"   --->   Operation 727 'add' 'add_ln813_3853' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 728 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3857 = add i16 %add_ln813_3856, i16 %add_ln813_3853"   --->   Operation 728 'add' 'add_ln813_3857' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 729 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3858 = add i16 %add_ln813_3857, i16 %add_ln813_3850"   --->   Operation 729 'add' 'add_ln813_3858' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 730 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3859 = add i16 %add_ln813_3858, i16 %add_ln813_3843"   --->   Operation 730 'add' 'add_ln813_3859' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %add_ln813_3737" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 731 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %add_ln813_3767" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 732 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %add_ln813_3799" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 733 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %add_ln813_3828" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 734 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %add_ln813_3859" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 735 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 736 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	wire read operation ('p_read739', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read7' (firmware/nnet_utils/nnet_mult.h:70) [59]  (0 ns)
	'mul' operation ('mul_ln1270_93') [187]  (1.94 ns)
	'add' operation ('add_ln813_3711') [604]  (0.785 ns)
	'add' operation ('add_ln813_3712') [605]  (0.675 ns)

 <State 2>: 2.03ns
The critical path consists of the following:
	'add' operation ('add_ln813_3761') [659]  (0 ns)
	'add' operation ('add_ln813_3765') [663]  (0.675 ns)
	'add' operation ('add_ln813_3766') [664]  (0.675 ns)
	'add' operation ('add_ln813_3767') [665]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
