
<html><head><title>Mixed-Signal DC Initialization</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668873" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Mixed-Signal DC Initialization" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Analog Solvers,Analog Solvers," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668873" />
<meta name="NextFile" content="Comparing_the_Behavior_of_save_Parameter_Specified_in_an_Analysis_and_the_Global_save_Option.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="print_Statement.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Mixed-Signal DC Initialization" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="print_Statement.html" title="print_Statement">print_Statement</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Comparing_the_Behavior_of_save_Parameter_Specified_in_an_Analysis_and_the_Global_save_Option.html" title="Comparing_the_Behavior_of_save_Parameter_Specified_in_an_Analysis_and_the_Global_save_Option">Comparing_the_Behavior_of_save ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Mixed-Signal DC Initialization</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>The Spectre AMS Designer Simulator features a consistent mixed-signal DC initialization for the following analyses using all supported languages in all simulation flows:</p>
<ul><li>Info</li></ul><ul><li>AC</li></ul><ul><li>Transient</li></ul>
<p>Supported languages include SPICE, Spectre, Verilog-A, Verilog-AMS, and VHDL-AMS. Supported flows include the analog design environment (ADE), the AMS Designer environment, and AMS in verification.</p>

<p>Mixed-signal DC is an AMS simulation process that iterates between analog DC analysis and digital simulation at time 0 until all signals at the analog or digital boundary reach steady state. Any&#160;info,&#160;AC, or&#160;transient&#160;analysis you request in your analog simulation control file begins with a mixed-signal DC initialization, whether you request it explicitly (using<code><span>&#160;</span>oppoint</code>, for example) or implicitly (by specifying a transient analysis, for example).</p>

<p>With mixed-signal DC initialization, you get consistent simulation results when you change a module&#39;s view (from Verilog to SPICE, for example). The AMS designer simulator correctly reflects the digital signal (stimulus) of a Verilog view in the behavior of analog analyses such as DC, AC, and transient. For example, you can have a design that has a digital Verilog module feeding a Verilog-A or SPICE subcircuit of an analog filter where the digital signal controls the pole and zero positions of the analog filter.</p>

<p>The AMS Designer simulator with Spectre solver executes the code inside<code><span>&#160;</span>@initial_step<span>&#160;</span></code>during all analog or digital DC iterations for mixed-signal initialization of transient analysis.</p>

<p>The default maximum number of mixed-signal DC iterations differs depending on which solver you are using as follows:</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><thead><tr><th class="confluenceTh" style="text-align: left;">
<p>Solver</p>
</th><th class="confluenceTh" style="text-align: left;">
<p>Default Maximum Number of Mixed-Signal DC Iterations</p>
</th></tr>
</thead><tbody><tr><td class="confluenceTd" style="text-align: left;">
<p>Spectre</p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>100</p>
</td>
</tr>
<tr><td class="confluenceTd" style="text-align: left;">
<p>APS</p>
</td>
<td class="confluenceTd" style="text-align: left;">
<p>100</p>
</td>
</tr>
</tbody></table></div>

<p>You can control the maximum number of mixed-signal DC iterations by setting the<code><span>&#160;</span>AMS_DC_MAX_ITER<span>&#160;</span></code>environment variable as follows:</p>

<p><span style="">setenv AMS_DC_MAX_ITER =<code><span>&#160;</span>numIterations</code></span></p>

<p>For example, to specify a maximum of five iterations,</p>

<p><code>setenv AMS_DC_MAX_ITER = 5</code></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body"><span class="inline-comment-marker" data-ref="7cbc90c2-3381-4033-b8f5-ebeb40d9039b">True DC analysis is currently not available.</span></div>
</div>
<h5 id="MixedSignalDCInitialization-RelatedTopics">Related Topics</h5><ul><li><a href="AC_Analysis_Statement__ac_.html">AC Analysis Statement (ac)</a></li><li><a href="Transient_Analysis_Statement__tran_.html">Transient Analysis Statement (tran)</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="print_Statement.html" id="prev" title="print_Statement">print_Statement</a></em></b><b><em><a href="Comparing_the_Behavior_of_save_Parameter_Specified_in_an_Analysis_and_the_Global_save_Option.html" id="nex" title="Comparing_the_Behavior_of_save_Parameter_Specified_in_an_Analysis_and_the_Global_save_Option">Comparing_the_Behavior_of_save ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>