<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Faraday-Firmware: C:/Users/Brent/Documents/Faraday_Github/Firmware-Master/Faraday-Firmware/cc430f6137.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Faraday-Firmware
   &#160;<span id="projectnumber">1</span>
   </div>
   <div id="projectbrief">Firmware for the Faraday digital amateur radio</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('cc430f6137_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">C:/Users/Brent/Documents/Faraday_Github/Firmware-Master/Faraday-Firmware/cc430f6137.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cc430f6137_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ============================================================================ */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/* Copyright (c) 2015, Texas Instruments Incorporated                           */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*  All rights reserved.                                                        */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/*  Redistribution and use in source and binary forms, with or without          */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*  modification, are permitted provided that the following conditions          */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*  are met:                                                                    */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/*  *  Redistributions of source code must retain the above copyright           */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/*     notice, this list of conditions and the following disclaimer.            */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/*  *  Redistributions in binary form must reproduce the above copyright        */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/*     notice, this list of conditions and the following disclaimer in the      */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*     documentation and/or other materials provided with the distribution.     */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/*  *  Neither the name of Texas Instruments Incorporated nor the names of      */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*     its contributors may be used to endorse or promote products derived      */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/*     from this software without specific prior written permission.            */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/*  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,       */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/*  THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR      */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/*  PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR            */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/*  CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,       */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/*  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,         */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/*  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/*  OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,    */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*  WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR     */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/*  OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,              */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                          */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* ============================================================================ */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/********************************************************************</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">* Standard register and bit definitions for the Texas Instruments</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">* MSP430 microcontroller.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">* This file supports assembler and C development for</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">* CC430x613x devices.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">* Texas Instruments, Version 1.9</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">* Rev. 1.0, First Release</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">* Rev. 1.1, added TLV definitions</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">* Rev. 1.2, added some more DMA Trigger definitions</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">* Rev. 1.3, fixed LCDMEM access</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">* Rev. 1.4, changed RTC_A_VECTOR to RTC_VECTOR</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">* Rev. 1.5, clean up of Flash section</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">* Rev. 1.6, Changed access type of DMAxSZ registers to word only</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">* Rev. 1.7  Changed access type of TimerA/B registers to word only</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">* Rev. 1.8  Removed not available Definitions: RF1AIFIV_RFRXIFG and RF1AIFIV_TFRXIFG</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">* Rev. 1.9  Removed not available Definitions: CRCDIRB and CRCRESR</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">********************************************************************/</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#ifndef __cc430x613x</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define __cc430x613x</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a49734ae5fb6caf5ca73a0f22a1d7bd06">   60</a></span>&#160;<span class="preprocessor">#define __MSP430_HEADER_VERSION__ 1173</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* PERIPHERAL FILE MAP                                                        */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#ifndef SFR_8BIT</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* External references resolved by a device-specific linker command file */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">   73</a></span>&#160;<span class="preprocessor">#define SFR_8BIT(address)   extern volatile unsigned char address</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">   74</a></span>&#160;<span class="preprocessor">#define SFR_16BIT(address)  extern volatile unsigned int address</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">//#define SFR_20BIT(address)  extern volatile unsigned int address</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7001ea86bed0278790eae2a226143288">   76</a></span>&#160;<span class="keyword">typedef</span> void (* <a class="code" href="cc430f6137_8h.html#a7001ea86bed0278790eae2a226143288">__SFR_FARPTR</a>)();</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afe3e4a9a37574b45e8946150a84e4f11">   77</a></span>&#160;<span class="preprocessor">#define SFR_20BIT(address) extern __SFR_FARPTR address</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab83266d277092283a62d8384e9fd5f0f">   78</a></span>&#160;<span class="preprocessor">#define SFR_32BIT(address)  extern volatile unsigned long address</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">* STANDARD BITS</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad4d43f8748b542bce39e18790f845ecc">   87</a></span>&#160;<span class="preprocessor">#define BIT0                   (0x0001)</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a601923eba46784638244c1ebf2622a2a">   88</a></span>&#160;<span class="preprocessor">#define BIT1                   (0x0002)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9c9560bccccb00174801c728f1ed1399">   89</a></span>&#160;<span class="preprocessor">#define BIT2                   (0x0004)</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">   90</a></span>&#160;<span class="preprocessor">#define BIT3                   (0x0008)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">   91</a></span>&#160;<span class="preprocessor">#define BIT4                   (0x0010)</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">   92</a></span>&#160;<span class="preprocessor">#define BIT5                   (0x0020)</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc2d074401e2b6322ee8f03476c24677">   93</a></span>&#160;<span class="preprocessor">#define BIT6                   (0x0040)</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">   94</a></span>&#160;<span class="preprocessor">#define BIT7                   (0x0080)</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0e80e65237843fa1ff15c68cd78066f8">   95</a></span>&#160;<span class="preprocessor">#define BIT8                   (0x0100)</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3aa20ab5eb33383fa31b0e94f4401cdf">   96</a></span>&#160;<span class="preprocessor">#define BIT9                   (0x0200)</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb13aa9f7ebc9baba968e346029972de">   97</a></span>&#160;<span class="preprocessor">#define BITA                   (0x0400)</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3f98eadb57d7d0fc2687a55cefa0a3ef">   98</a></span>&#160;<span class="preprocessor">#define BITB                   (0x0800)</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8c52e5fc182b1bff3088ccfbefe20c96">   99</a></span>&#160;<span class="preprocessor">#define BITC                   (0x1000)</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a661469a4e8ce6126c54a3b864516842c">  100</a></span>&#160;<span class="preprocessor">#define BITD                   (0x2000)</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2c52871d737790ece753991c6fcafebc">  101</a></span>&#160;<span class="preprocessor">#define BITE                   (0x4000)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aab6a537fff60ab22bd575f17d68ee3e4">  102</a></span>&#160;<span class="preprocessor">#define BITF                   (0x8000)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">* STATUS REGISTER BITS</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac4cf4b2ab929bd23951a8676eeac086b">  108</a></span>&#160;<span class="preprocessor">#define C                      (0x0001)</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a51591cf51bdd6c1f6015532422e7770e">  109</a></span>&#160;<span class="preprocessor">#define Z                      (0x0002)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0240ac851181b84ac374872dc5434ee4">  110</a></span>&#160;<span class="preprocessor">#define N                      (0x0004)</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af40a326b23c68a27cebe60f16634a2cb">  111</a></span>&#160;<span class="preprocessor">#define V                      (0x0100)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1e3cee306f51b98da4e4c97ab118f506">  112</a></span>&#160;<span class="preprocessor">#define GIE                    (0x0008)</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acb24a5cd5fd8e152af2dae98b3883013">  113</a></span>&#160;<span class="preprocessor">#define CPUOFF                 (0x0010)</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a402257652efd4f64cdd1cfc95f9ed210">  114</a></span>&#160;<span class="preprocessor">#define OSCOFF                 (0x0020)</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a196a05515c9476be96443ccb3aa6004d">  115</a></span>&#160;<span class="preprocessor">#define SCG0                   (0x0040)</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4c235c9d99c61027fc1db9624116a389">  116</a></span>&#160;<span class="preprocessor">#define SCG1                   (0x0080)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* Low Power Modes coded with Bits 4-7 in SR */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define LPM0                   (CPUOFF)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define LPM1                   (SCG0+CPUOFF)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define LPM2                   (SCG1+CPUOFF)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define LPM3                   (SCG1+SCG0+CPUOFF)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define LPM4                   (SCG1+SCG0+OSCOFF+CPUOFF)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* End #defines for assembler */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* Begin #defines for C */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a44fde789b84d1b15c41e577d6a080eff">  129</a></span>&#160;<span class="preprocessor">#define LPM0_bits              (CPUOFF)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1de78c710e50d6f742f5676dfbffdedf">  130</a></span>&#160;<span class="preprocessor">#define LPM1_bits              (SCG0+CPUOFF)</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8af1e5b3633693d9439d284100183004">  131</a></span>&#160;<span class="preprocessor">#define LPM2_bits              (SCG1+CPUOFF)</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae8217664a1729103e247c6984d1744cc">  132</a></span>&#160;<span class="preprocessor">#define LPM3_bits              (SCG1+SCG0+CPUOFF)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">  133</a></span>&#160;<span class="preprocessor">#define LPM4_bits              (SCG1+SCG0+OSCOFF+CPUOFF)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#include &quot;in430.h&quot;</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#include &lt;intrinsics.h&gt;</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0d3b793a044ad5aafdd58f96e0b50fee">  138</a></span>&#160;<span class="preprocessor">#define LPM0      __bis_SR_register(LPM0_bits)         </span><span class="comment">/* Enter Low Power Mode 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a47b9d72d05b876201917c04fc8919d0f">  139</a></span>&#160;<span class="preprocessor">#define LPM0_EXIT __bic_SR_register_on_exit(LPM0_bits) </span><span class="comment">/* Exit Low Power Mode 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3f98cfefe7b049599397267aa768646e">  140</a></span>&#160;<span class="preprocessor">#define LPM1      __bis_SR_register(LPM1_bits)         </span><span class="comment">/* Enter Low Power Mode 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5ab6fb7e06a1126139f77a6806df8c45">  141</a></span>&#160;<span class="preprocessor">#define LPM1_EXIT __bic_SR_register_on_exit(LPM1_bits) </span><span class="comment">/* Exit Low Power Mode 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4e51ea7da24d55c620d25beeceafa2d7">  142</a></span>&#160;<span class="preprocessor">#define LPM2      __bis_SR_register(LPM2_bits)         </span><span class="comment">/* Enter Low Power Mode 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad7c3c13b50c4e5316a2da9625eb45b65">  143</a></span>&#160;<span class="preprocessor">#define LPM2_EXIT __bic_SR_register_on_exit(LPM2_bits) </span><span class="comment">/* Exit Low Power Mode 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af8f28c18bdecbdeeba6dbde2e3f23992">  144</a></span>&#160;<span class="preprocessor">#define LPM3      __bis_SR_register(LPM3_bits)         </span><span class="comment">/* Enter Low Power Mode 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af2fe963dc632d6091974c5c96121a502">  145</a></span>&#160;<span class="preprocessor">#define LPM3_EXIT __bic_SR_register_on_exit(LPM3_bits) </span><span class="comment">/* Exit Low Power Mode 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a470d55339b58ef63a94524ea045d187c">  146</a></span>&#160;<span class="preprocessor">#define LPM4      __bis_SR_register(LPM4_bits)         </span><span class="comment">/* Enter Low Power Mode 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a207343940442d98bc40c43d2f428786b">  147</a></span>&#160;<span class="preprocessor">#define LPM4_EXIT __bic_SR_register_on_exit(LPM4_bits) </span><span class="comment">/* Exit Low Power Mode 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* End #defines for C */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">* CPU</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae8c7335b7f1dae7d357a48f0fb620929">  153</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_MSP430XV2_CPU__                </span><span class="comment">/* Definition to show that it has MSP430XV2 CPU */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb3406f5693901fb98a5bb3ebdf6e221">  154</a></span>&#160;<span class="preprocessor">#define __MSP430F5XX_6XX_FAMILY__</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">* PERIPHERAL FILE MAP</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">* ADC12 PLUS</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4b18d91c45a6feb0ea34bad455cdc4c0">  163</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_ADC12_PLUS__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac7b8929169047d3f10421134af4bd41b">  164</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_ADC12_PLUS__ 0x0700</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4139f099a0dabc478136c2673082090b">  165</a></span>&#160;<span class="preprocessor">#define ADC12_A_BASE           __MSP430_BASEADDRESS_ADC12_PLUS__</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12CTL0);                         <span class="comment">/* ADC12+ Control 0 */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12CTL0_L);                        <span class="comment">/* ADC12+ Control 0 */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12CTL0_H);                        <span class="comment">/* ADC12+ Control 0 */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12CTL1);                         <span class="comment">/* ADC12+ Control 1 */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12CTL1_L);                        <span class="comment">/* ADC12+ Control 1 */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12CTL1_H);                        <span class="comment">/* ADC12+ Control 1 */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12CTL2);                         <span class="comment">/* ADC12+ Control 2 */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12CTL2_L);                        <span class="comment">/* ADC12+ Control 2 */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12CTL2_H);                        <span class="comment">/* ADC12+ Control 2 */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12IFG);                          <span class="comment">/* ADC12+ Interrupt Flag */</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12IFG_L);                         <span class="comment">/* ADC12+ Interrupt Flag */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12IFG_H);                         <span class="comment">/* ADC12+ Interrupt Flag */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12IE);                           <span class="comment">/* ADC12+ Interrupt Enable */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12IE_L);                          <span class="comment">/* ADC12+ Interrupt Enable */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12IE_H);                          <span class="comment">/* ADC12+ Interrupt Enable */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12IV);                           <span class="comment">/* ADC12+ Interrupt Vector Word */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12IV_L);                          <span class="comment">/* ADC12+ Interrupt Vector Word */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12IV_H);                          <span class="comment">/* ADC12+ Interrupt Vector Word */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM0);                         <span class="comment">/* ADC12 Conversion Memory 0 */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM0_L);                        <span class="comment">/* ADC12 Conversion Memory 0 */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM0_H);                        <span class="comment">/* ADC12 Conversion Memory 0 */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM1);                         <span class="comment">/* ADC12 Conversion Memory 1 */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM1_L);                        <span class="comment">/* ADC12 Conversion Memory 1 */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM1_H);                        <span class="comment">/* ADC12 Conversion Memory 1 */</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM2);                         <span class="comment">/* ADC12 Conversion Memory 2 */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM2_L);                        <span class="comment">/* ADC12 Conversion Memory 2 */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM2_H);                        <span class="comment">/* ADC12 Conversion Memory 2 */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM3);                         <span class="comment">/* ADC12 Conversion Memory 3 */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM3_L);                        <span class="comment">/* ADC12 Conversion Memory 3 */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM3_H);                        <span class="comment">/* ADC12 Conversion Memory 3 */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM4);                         <span class="comment">/* ADC12 Conversion Memory 4 */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM4_L);                        <span class="comment">/* ADC12 Conversion Memory 4 */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM4_H);                        <span class="comment">/* ADC12 Conversion Memory 4 */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM5);                         <span class="comment">/* ADC12 Conversion Memory 5 */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM5_L);                        <span class="comment">/* ADC12 Conversion Memory 5 */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM5_H);                        <span class="comment">/* ADC12 Conversion Memory 5 */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM6);                         <span class="comment">/* ADC12 Conversion Memory 6 */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM6_L);                        <span class="comment">/* ADC12 Conversion Memory 6 */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM6_H);                        <span class="comment">/* ADC12 Conversion Memory 6 */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM7);                         <span class="comment">/* ADC12 Conversion Memory 7 */</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM7_L);                        <span class="comment">/* ADC12 Conversion Memory 7 */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM7_H);                        <span class="comment">/* ADC12 Conversion Memory 7 */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM8);                         <span class="comment">/* ADC12 Conversion Memory 8 */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM8_L);                        <span class="comment">/* ADC12 Conversion Memory 8 */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM8_H);                        <span class="comment">/* ADC12 Conversion Memory 8 */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM9);                         <span class="comment">/* ADC12 Conversion Memory 9 */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM9_L);                        <span class="comment">/* ADC12 Conversion Memory 9 */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM9_H);                        <span class="comment">/* ADC12 Conversion Memory 9 */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM10);                        <span class="comment">/* ADC12 Conversion Memory 10 */</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM10_L);                       <span class="comment">/* ADC12 Conversion Memory 10 */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM10_H);                       <span class="comment">/* ADC12 Conversion Memory 10 */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM11);                        <span class="comment">/* ADC12 Conversion Memory 11 */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM11_L);                       <span class="comment">/* ADC12 Conversion Memory 11 */</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM11_H);                       <span class="comment">/* ADC12 Conversion Memory 11 */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM12);                        <span class="comment">/* ADC12 Conversion Memory 12 */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM12_L);                       <span class="comment">/* ADC12 Conversion Memory 12 */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM12_H);                       <span class="comment">/* ADC12 Conversion Memory 12 */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM13);                        <span class="comment">/* ADC12 Conversion Memory 13 */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM13_L);                       <span class="comment">/* ADC12 Conversion Memory 13 */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM13_H);                       <span class="comment">/* ADC12 Conversion Memory 13 */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM14);                        <span class="comment">/* ADC12 Conversion Memory 14 */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM14_L);                       <span class="comment">/* ADC12 Conversion Memory 14 */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM14_H);                       <span class="comment">/* ADC12 Conversion Memory 14 */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(ADC12MEM15);                        <span class="comment">/* ADC12 Conversion Memory 15 */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM15_L);                       <span class="comment">/* ADC12 Conversion Memory 15 */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MEM15_H);                       <span class="comment">/* ADC12 Conversion Memory 15 */</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4855b48221440f42ce3c73b914bb7d23">  234</a></span>&#160;<span class="preprocessor">#define ADC12MEM_              ADC12MEM       </span><span class="comment">/* ADC12 Conversion Memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define ADC12MEM               ADC12MEM0      </span><span class="comment">/* ADC12 Conversion Memory (for assembler) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3226ff296c4cd43b8bde4b3dda48063f">  238</a></span>&#160;<span class="preprocessor">#define ADC12MEM               ((int*)        &amp;ADC12MEM0) </span><span class="comment">/* ADC12 Conversion Memory (for C) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL0);                         <span class="comment">/* ADC12 Memory Control 0 */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL1);                         <span class="comment">/* ADC12 Memory Control 1 */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL2);                         <span class="comment">/* ADC12 Memory Control 2 */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL3);                         <span class="comment">/* ADC12 Memory Control 3 */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL4);                         <span class="comment">/* ADC12 Memory Control 4 */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL5);                         <span class="comment">/* ADC12 Memory Control 5 */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL6);                         <span class="comment">/* ADC12 Memory Control 6 */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL7);                         <span class="comment">/* ADC12 Memory Control 7 */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL8);                         <span class="comment">/* ADC12 Memory Control 8 */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL9);                         <span class="comment">/* ADC12 Memory Control 9 */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL10);                        <span class="comment">/* ADC12 Memory Control 10 */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL11);                        <span class="comment">/* ADC12 Memory Control 11 */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL12);                        <span class="comment">/* ADC12 Memory Control 12 */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL13);                        <span class="comment">/* ADC12 Memory Control 13 */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL14);                        <span class="comment">/* ADC12 Memory Control 14 */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(ADC12MCTL15);                        <span class="comment">/* ADC12 Memory Control 15 */</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abde1a67fda063246578f77d48a0e43eb">  257</a></span>&#160;<span class="preprocessor">#define ADC12MCTL_             ADC12MCTL      </span><span class="comment">/* ADC12 Memory Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define ADC12MCTL              ADC12MCTL0     </span><span class="comment">/* ADC12 Memory Control (for assembler) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0607a646e6acfcd38483e838c4e3d045">  261</a></span>&#160;<span class="preprocessor">#define ADC12MCTL              ((char*)       &amp;ADC12MCTL0) </span><span class="comment">/* ADC12 Memory Control (for C) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* ADC12CTL0 Control Bits */</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac3944e53294d18cc4a82f65f9238c82a">  265</a></span>&#160;<span class="preprocessor">#define ADC12SC                (0x0001)       </span><span class="comment">/* ADC12 Start Conversion */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a87740f831ba3f5f9963b6745c78e713c">  266</a></span>&#160;<span class="preprocessor">#define ADC12ENC               (0x0002)       </span><span class="comment">/* ADC12 Enable Conversion */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae9f47e6347892781a80e83e90890e037">  267</a></span>&#160;<span class="preprocessor">#define ADC12TOVIE             (0x0004)       </span><span class="comment">/* ADC12 Timer Overflow interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd7be0fb0cf4f511f5549de2810337dc">  268</a></span>&#160;<span class="preprocessor">#define ADC12OVIE              (0x0008)       </span><span class="comment">/* ADC12 Overflow interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a33226cf6b99395472e9379e4b6042c88">  269</a></span>&#160;<span class="preprocessor">#define ADC12ON                (0x0010)       </span><span class="comment">/* ADC12 On/enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa512270a768e132b51fd86286d124600">  270</a></span>&#160;<span class="preprocessor">#define ADC12REFON             (0x0020)       </span><span class="comment">/* ADC12 Reference on */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3e081daba862f03d0aecd959a7104fe1">  271</a></span>&#160;<span class="preprocessor">#define ADC12REF2_5V           (0x0040)       </span><span class="comment">/* ADC12 Ref 0:1.5V / 1:2.5V */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a21c4854de9e965e37113d4b4288e4d6c">  272</a></span>&#160;<span class="preprocessor">#define ADC12MSC               (0x0080)       </span><span class="comment">/* ADC12 Multiple SampleConversion */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4afa51a790df6a2b550bfb0028f6d7fb">  273</a></span>&#160;<span class="preprocessor">#define ADC12SHT00             (0x0100)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab5d9cdf1d59c1f1567aafc3860ef8e05">  274</a></span>&#160;<span class="preprocessor">#define ADC12SHT01             (0x0200)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afca6f471b0dfd474ca69868f797be869">  275</a></span>&#160;<span class="preprocessor">#define ADC12SHT02             (0x0400)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a013fedd5e443f02b3d0d95e66ae4db19">  276</a></span>&#160;<span class="preprocessor">#define ADC12SHT03             (0x0800)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aad07b282d5f85fedad7ffa5456cc23c5">  277</a></span>&#160;<span class="preprocessor">#define ADC12SHT10             (0x1000)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1b8b596f74201bef97d416826f929ea9">  278</a></span>&#160;<span class="preprocessor">#define ADC12SHT11             (0x2000)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa75def8aaf197449e2b9be350f7cfd13">  279</a></span>&#160;<span class="preprocessor">#define ADC12SHT12             (0x4000)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acfefaf555e8ef50ea7632e637129dc59">  280</a></span>&#160;<span class="preprocessor">#define ADC12SHT13             (0x8000)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* ADC12CTL0 Control Bits */</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa9efb2645b97a858e56c8835ebfa6901">  283</a></span>&#160;<span class="preprocessor">#define ADC12SC_L              (0x0001)       </span><span class="comment">/* ADC12 Start Conversion */</span><span class="preprocessor"></span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7cb56165e00e9ce8d864f135e140f6ea">  284</a></span>&#160;<span class="preprocessor">#define ADC12ENC_L             (0x0002)       </span><span class="comment">/* ADC12 Enable Conversion */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a359dcc6fda7f52adbfd4b19126aba7f1">  285</a></span>&#160;<span class="preprocessor">#define ADC12TOVIE_L           (0x0004)       </span><span class="comment">/* ADC12 Timer Overflow interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a711a62fdbdd6e483347ec9e910283d16">  286</a></span>&#160;<span class="preprocessor">#define ADC12OVIE_L            (0x0008)       </span><span class="comment">/* ADC12 Overflow interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af770ad3027baf35bdd660013767b8ad0">  287</a></span>&#160;<span class="preprocessor">#define ADC12ON_L              (0x0010)       </span><span class="comment">/* ADC12 On/enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a91067f5f379bd9476110e1452de2af69">  288</a></span>&#160;<span class="preprocessor">#define ADC12REFON_L           (0x0020)       </span><span class="comment">/* ADC12 Reference on */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a12c30bb81a398d9982a2cee6d0f64123">  289</a></span>&#160;<span class="preprocessor">#define ADC12REF2_5V_L         (0x0040)       </span><span class="comment">/* ADC12 Ref 0:1.5V / 1:2.5V */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab0271d720cdcd8163e40e98398df5f11">  290</a></span>&#160;<span class="preprocessor">#define ADC12MSC_L             (0x0080)       </span><span class="comment">/* ADC12 Multiple SampleConversion */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* ADC12CTL0 Control Bits */</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8ff10052ddb32029344b219d32d6a7cf">  293</a></span>&#160;<span class="preprocessor">#define ADC12SHT00_H           (0x0001)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aadb2d327564948df866adf683bfd25dc">  294</a></span>&#160;<span class="preprocessor">#define ADC12SHT01_H           (0x0002)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a27ddf8420acac70bf359c65bdc4d9faf">  295</a></span>&#160;<span class="preprocessor">#define ADC12SHT02_H           (0x0004)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a83bd055330a0fdba6d96f67fb70f5205">  296</a></span>&#160;<span class="preprocessor">#define ADC12SHT03_H           (0x0008)       </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a08693f14bf978efcbb27ccf264026d4f">  297</a></span>&#160;<span class="preprocessor">#define ADC12SHT10_H           (0x0010)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac817db26a4528558c12ede36597098ea">  298</a></span>&#160;<span class="preprocessor">#define ADC12SHT11_H           (0x0020)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a31153f6d614b10a634b3c9c18e7bb53e">  299</a></span>&#160;<span class="preprocessor">#define ADC12SHT12_H           (0x0040)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab517d2b0cf217bcb4588d0743800e4f2">  300</a></span>&#160;<span class="preprocessor">#define ADC12SHT13_H           (0x0080)       </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae86fb354bdde2f59e3f22df56f8243a0">  302</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_0            (0*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a55ab2d2c0e831de71dd81dad23152d37">  303</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_1            (1*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aae1b29e4446c1cab5e663f2af69a5913">  304</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_2            (2*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae439bad05608dd0a0f09c44fa2ef9bad">  305</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_3            (3*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aabf6bca29ca5fe029917c243e2f7469b">  306</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_4            (4*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6a6d1863eb08fb2474ce080aa69d7b46">  307</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_5            (5*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af7d1df0a9fd6e0f2f88517fe3c43a503">  308</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_6            (6*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2714cf3d242a20630d46a0e04bde0e80">  309</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_7            (7*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7f63ec12b8b600caddb535c771b5df46">  310</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_8            (8*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac0dc03795a66b114e12d7f7e73a6c70b">  311</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_9            (9*0x100u)     </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad7bcc65ec56910a15a623ca838c7f4fb">  312</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_10           (10*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4d6249f3f6caa1342821e837355b254a">  313</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_11           (11*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5eedd624793f7ebe1c74bb1ee49d86f4">  314</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_12           (12*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7788719acaccfbd4370dc51960a9f6ce">  315</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_13           (13*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a18d9d3a0c02332cf1e78835f5c9cd403">  316</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_14           (14*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adec73de83500211145925f2f6b909f70">  317</a></span>&#160;<span class="preprocessor">#define ADC12SHT0_15           (15*0x100u)    </span><span class="comment">/* ADC12 Sample Hold 0 Select Bit: 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a16c51ff90074ae69a9f6038093eff46b">  319</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_0            (0*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6894aaba4ae6aefcd9c1aab9b2fab23c">  320</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_1            (1*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aee85694b9bef2868f0bdc4c2d2120c49">  321</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_2            (2*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a603c85ed63325d797ca38d306718411f">  322</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_3            (3*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad45ee6d0387b0bcc996bdbc780411cab">  323</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_4            (4*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae74efcf3d21e56a5074540882eb6ea14">  324</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_5            (5*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3ddd3696b42e5da3beb0640e9838d0b1">  325</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_6            (6*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a56ee97387a70af1ba63a03aa54ab95f2">  326</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_7            (7*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a97fd3415bb1b3d92495e0aa228e5b2ce">  327</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_8            (8*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa1acd81b09f6bb430bc791cc79419701">  328</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_9            (9*0x1000u)    </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2eae942125d85dec25ebf24538c321f1">  329</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_10           (10*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8c46c445cf62d1aa05bd457635eafa2e">  330</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_11           (11*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6e5f6c39b204efb922bbf972d9d82490">  331</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_12           (12*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a04c78f4866f88aa082d29366fa938d56">  332</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_13           (13*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acf90a0cdf08a4265b6037042e5006801">  333</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_14           (14*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a006950a66082d27d318936a532faa758">  334</a></span>&#160;<span class="preprocessor">#define ADC12SHT1_15           (15*0x1000u)   </span><span class="comment">/* ADC12 Sample Hold 1 Select Bit: 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* ADC12CTL1 Control Bits */</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab8cb23413816af3999cf4cc0491a0113">  337</a></span>&#160;<span class="preprocessor">#define ADC12BUSY              (0x0001)       </span><span class="comment">/* ADC12 Busy */</span><span class="preprocessor"></span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8bc48c7a9b4ff03f94edc2ec283e1c4e">  338</a></span>&#160;<span class="preprocessor">#define ADC12CONSEQ0           (0x0002)       </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adb2a47dbaf5847947b147a3f8646c108">  339</a></span>&#160;<span class="preprocessor">#define ADC12CONSEQ1           (0x0004)       </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab965bd2cfec22cafb1aed8f5a7880c35">  340</a></span>&#160;<span class="preprocessor">#define ADC12SSEL0             (0x0008)       </span><span class="comment">/* ADC12 Clock Source Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad151f7d0b44ea32f6afc2a00a0ca770a">  341</a></span>&#160;<span class="preprocessor">#define ADC12SSEL1             (0x0010)       </span><span class="comment">/* ADC12 Clock Source Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a590c2a8cf2d0e49e1c545899fa48cfb9">  342</a></span>&#160;<span class="preprocessor">#define ADC12DIV0              (0x0020)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aef1dd56cfc41e6a75e51756da633279b">  343</a></span>&#160;<span class="preprocessor">#define ADC12DIV1              (0x0040)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acae161911238b7c3de9f2c87f9d81c63">  344</a></span>&#160;<span class="preprocessor">#define ADC12DIV2              (0x0080)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#add1fa792e3af462b66cbeaa8b8795a00">  345</a></span>&#160;<span class="preprocessor">#define ADC12ISSH              (0x0100)       </span><span class="comment">/* ADC12 Invert Sample Hold Signal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a15a8cf0e7ff93e202883e08792009c73">  346</a></span>&#160;<span class="preprocessor">#define ADC12SHP               (0x0200)       </span><span class="comment">/* ADC12 Sample/Hold Pulse Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a953a2570a4a4f7e3bbd384ea821b9eb5">  347</a></span>&#160;<span class="preprocessor">#define ADC12SHS0              (0x0400)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1b830c57b3deec7c28231992494f7f90">  348</a></span>&#160;<span class="preprocessor">#define ADC12SHS1              (0x0800)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8a72d23849be9742ae6a534310b77f53">  349</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD0        (0x1000)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7a148e26eaab83d046c3e36d918eabe1">  350</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD1        (0x2000)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a341fa35b1783e6f805ba6c4eec1d9921">  351</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD2        (0x4000)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac497e782c27c2d40a12cc42236423b76">  352</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD3        (0x8000)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* ADC12CTL1 Control Bits */</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad03a74f7d0e2c26dc24e651c70fa0dc5">  355</a></span>&#160;<span class="preprocessor">#define ADC12BUSY_L            (0x0001)       </span><span class="comment">/* ADC12 Busy */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a40491cea184ecb0cf2a024f0f36ce9c8">  356</a></span>&#160;<span class="preprocessor">#define ADC12CONSEQ0_L         (0x0002)       </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8fdfaba10ac489f354ae98e9028cfdb3">  357</a></span>&#160;<span class="preprocessor">#define ADC12CONSEQ1_L         (0x0004)       </span><span class="comment">/* ADC12 Conversion Sequence Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adf3bca1ccb39fdcc0caa62b489629240">  358</a></span>&#160;<span class="preprocessor">#define ADC12SSEL0_L           (0x0008)       </span><span class="comment">/* ADC12 Clock Source Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae72ae9c218480d8967ae9971552ea5d8">  359</a></span>&#160;<span class="preprocessor">#define ADC12SSEL1_L           (0x0010)       </span><span class="comment">/* ADC12 Clock Source Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8667dee145cfdbb3c6194b10243c7ce2">  360</a></span>&#160;<span class="preprocessor">#define ADC12DIV0_L            (0x0020)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acd4c1e7f891507d71c4164b7d2b1da4c">  361</a></span>&#160;<span class="preprocessor">#define ADC12DIV1_L            (0x0040)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af2199f5b6ac99a4208352e5e3da12a31">  362</a></span>&#160;<span class="preprocessor">#define ADC12DIV2_L            (0x0080)       </span><span class="comment">/* ADC12 Clock Divider Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* ADC12CTL1 Control Bits */</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab7ebee37552043e190dc7aca7d3d6f61">  365</a></span>&#160;<span class="preprocessor">#define ADC12ISSH_H            (0x0001)       </span><span class="comment">/* ADC12 Invert Sample Hold Signal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4600ef8211355e02569af27cc7530679">  366</a></span>&#160;<span class="preprocessor">#define ADC12SHP_H             (0x0002)       </span><span class="comment">/* ADC12 Sample/Hold Pulse Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0de8aab4db4845b5d51d5116da2939e3">  367</a></span>&#160;<span class="preprocessor">#define ADC12SHS0_H            (0x0004)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a93492bd10d24e252e392a20f714a689b">  368</a></span>&#160;<span class="preprocessor">#define ADC12SHS1_H            (0x0008)       </span><span class="comment">/* ADC12 Sample/Hold Source Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae9a24237acafe9d2552f6218a37c4f90">  369</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD0_H      (0x0010)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a82f4737ff52fa481f819e40961f6b898">  370</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD1_H      (0x0020)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a657b3cc05c2349705990138c2e4d2946">  371</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD2_H      (0x0040)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ade6f93be70bf12cf9dd4c80765c0fd27">  372</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD3_H      (0x0080)       </span><span class="comment">/* ADC12 Conversion Start Address Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4fcfb573a52ecf1e196f6d46e040f2d3">  374</a></span>&#160;<span class="preprocessor">#define ADC12CONSEQ_0          (0*2u)         </span><span class="comment">/* ADC12 Conversion Sequence Select: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2ab8250effa13fb1005bf20b26ba953d">  375</a></span>&#160;<span class="preprocessor">#define ADC12CONSEQ_1          (1*2u)         </span><span class="comment">/* ADC12 Conversion Sequence Select: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a73bd5978cfc652c2f3fadf86c0988d09">  376</a></span>&#160;<span class="preprocessor">#define ADC12CONSEQ_2          (2*2u)         </span><span class="comment">/* ADC12 Conversion Sequence Select: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3e50063edd30394f17edfbe111c24e0e">  377</a></span>&#160;<span class="preprocessor">#define ADC12CONSEQ_3          (3*2u)         </span><span class="comment">/* ADC12 Conversion Sequence Select: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3f9982631672657a083aff3e82b32492">  379</a></span>&#160;<span class="preprocessor">#define ADC12SSEL_0            (0*8u)         </span><span class="comment">/* ADC12 Clock Source Select: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8c57e0e83e0a96533030692b6abeadba">  380</a></span>&#160;<span class="preprocessor">#define ADC12SSEL_1            (1*8u)         </span><span class="comment">/* ADC12 Clock Source Select: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a20cbce19a3587ddf32321d4bf4b3ccd2">  381</a></span>&#160;<span class="preprocessor">#define ADC12SSEL_2            (2*8u)         </span><span class="comment">/* ADC12 Clock Source Select: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a282ad49c607bc593b130e6baf42713e2">  382</a></span>&#160;<span class="preprocessor">#define ADC12SSEL_3            (3*8u)         </span><span class="comment">/* ADC12 Clock Source Select: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a42fec7ac31706cd848e51b06a313cfbd">  384</a></span>&#160;<span class="preprocessor">#define ADC12DIV_0             (0*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0e3cdde93affa5b151ececa89ecbcf55">  385</a></span>&#160;<span class="preprocessor">#define ADC12DIV_1             (1*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae61bed7b3ba4f78cc4656f14c296fd89">  386</a></span>&#160;<span class="preprocessor">#define ADC12DIV_2             (2*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa1ca417793bffca012d423fcee19e7b3">  387</a></span>&#160;<span class="preprocessor">#define ADC12DIV_3             (3*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abb8741c7fcd859182216e0c607b6de08">  388</a></span>&#160;<span class="preprocessor">#define ADC12DIV_4             (4*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a848b4b2438398e25e1a068a239a56b4a">  389</a></span>&#160;<span class="preprocessor">#define ADC12DIV_5             (5*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a74db7ea8220551f9677dfa893ef80ccb">  390</a></span>&#160;<span class="preprocessor">#define ADC12DIV_6             (6*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a13f56ea1e43b1fbf26051f33c9963e40">  391</a></span>&#160;<span class="preprocessor">#define ADC12DIV_7             (7*0x20u)      </span><span class="comment">/* ADC12 Clock Divider Select: 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af1fc0b5c419ddc004096d5aac81deb36">  393</a></span>&#160;<span class="preprocessor">#define ADC12SHS_0             (0*0x400u)     </span><span class="comment">/* ADC12 Sample/Hold Source: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acbd90fb88c5f5703545191a38988d65d">  394</a></span>&#160;<span class="preprocessor">#define ADC12SHS_1             (1*0x400u)     </span><span class="comment">/* ADC12 Sample/Hold Source: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4d04ccf2e5c35689d0e93da95518fbb6">  395</a></span>&#160;<span class="preprocessor">#define ADC12SHS_2             (2*0x400u)     </span><span class="comment">/* ADC12 Sample/Hold Source: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac3518a5ad46ddac878608ee0a8052045">  396</a></span>&#160;<span class="preprocessor">#define ADC12SHS_3             (3*0x400u)     </span><span class="comment">/* ADC12 Sample/Hold Source: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a58fee089ebe96903733e19097b787ec0">  398</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_0       (0*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a25225001aafdae77d778ea89b7940615">  399</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_1       (1*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0fb1c1d0b286ebdc7cbf979ecf28de0b">  400</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_2       (2*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6e175b27652b8270278ecbca0a5e367c">  401</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_3       (3*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a196f862b518bb7feaa3e4bd0a7a6e8f0">  402</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_4       (4*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac5080d93f7ef5e6a84e80727bb976b6c">  403</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_5       (5*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a82a577242b60d4e254876b8c0afaa99d">  404</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_6       (6*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac1fef0a41c317c43c2464901167d32df">  405</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_7       (7*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a16b46e1eb4c8646dfd50e9a9e0af6e54">  406</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_8       (8*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a21711201a02160d7139e81285be3f316">  407</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_9       (9*0x1000u)    </span><span class="comment">/* ADC12 Conversion Start Address: 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a42f645a92e0e90574489d6ef63e3db20">  408</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_10      (10*0x1000u)   </span><span class="comment">/* ADC12 Conversion Start Address: 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a34ff5032c96a0e39c4060343ce65cef4">  409</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_11      (11*0x1000u)   </span><span class="comment">/* ADC12 Conversion Start Address: 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4ac13d984d9672c3a284996d850a8d74">  410</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_12      (12*0x1000u)   </span><span class="comment">/* ADC12 Conversion Start Address: 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a01b87c2907d81ba7f96ce0226a44af71">  411</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_13      (13*0x1000u)   </span><span class="comment">/* ADC12 Conversion Start Address: 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1f9e038f047ff9fa86c57ddb39588cfe">  412</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_14      (14*0x1000u)   </span><span class="comment">/* ADC12 Conversion Start Address: 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab6dd4bbc6853cb4bf36c0bcb3e8d8d08">  413</a></span>&#160;<span class="preprocessor">#define ADC12CSTARTADD_15      (15*0x1000u)   </span><span class="comment">/* ADC12 Conversion Start Address: 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/* ADC12CTL2 Control Bits */</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a53658e1c43e0ce96b97ab24b164bb1a2">  416</a></span>&#160;<span class="preprocessor">#define ADC12REFBURST          (0x0001)       </span><span class="comment">/* ADC12+ Reference Burst */</span><span class="preprocessor"></span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2c2e44dcfd4c014c07491d71f69f93df">  417</a></span>&#160;<span class="preprocessor">#define ADC12REFOUT            (0x0002)       </span><span class="comment">/* ADC12+ Reference Out */</span><span class="preprocessor"></span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7555c42a628e0deed16f828ae62f210e">  418</a></span>&#160;<span class="preprocessor">#define ADC12SR                (0x0004)       </span><span class="comment">/* ADC12+ Sampling Rate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae7e028808c7c2c058d0dc22e58ad4931">  419</a></span>&#160;<span class="preprocessor">#define ADC12DF                (0x0008)       </span><span class="comment">/* ADC12+ Data Format */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a111dbaee0c18399668a7020e35371122">  420</a></span>&#160;<span class="preprocessor">#define ADC12RES0              (0x0010)       </span><span class="comment">/* ADC12+ Resolution Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a91ed814223208dda965ad3736e80a54d">  421</a></span>&#160;<span class="preprocessor">#define ADC12RES1              (0x0020)       </span><span class="comment">/* ADC12+ Resolution Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a273f13861fdb491f3e9eb873403a3946">  422</a></span>&#160;<span class="preprocessor">#define ADC12TCOFF             (0x0080)       </span><span class="comment">/* ADC12+ Temperature Sensor Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4fe7ecdce0a70dfd4de26c2f5cbdedc3">  423</a></span>&#160;<span class="preprocessor">#define ADC12PDIV              (0x0100)       </span><span class="comment">/* ADC12+ predivider 0:/1   1:/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/* ADC12CTL2 Control Bits */</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a22f76668e34b4cadc1ea3183b4e133c3">  426</a></span>&#160;<span class="preprocessor">#define ADC12REFBURST_L        (0x0001)       </span><span class="comment">/* ADC12+ Reference Burst */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acd6ee1b2882379f84563913ce6020ca8">  427</a></span>&#160;<span class="preprocessor">#define ADC12REFOUT_L          (0x0002)       </span><span class="comment">/* ADC12+ Reference Out */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a04bc47c01a2895fa34a231808d57035a">  428</a></span>&#160;<span class="preprocessor">#define ADC12SR_L              (0x0004)       </span><span class="comment">/* ADC12+ Sampling Rate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a856df883eef1fadeca9f1591a960cfe4">  429</a></span>&#160;<span class="preprocessor">#define ADC12DF_L              (0x0008)       </span><span class="comment">/* ADC12+ Data Format */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a05a7c21f504457f7efb3cb31f8e9bcc8">  430</a></span>&#160;<span class="preprocessor">#define ADC12RES0_L            (0x0010)       </span><span class="comment">/* ADC12+ Resolution Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad2149dff2cef95dd052911ef38e6b3cd">  431</a></span>&#160;<span class="preprocessor">#define ADC12RES1_L            (0x0020)       </span><span class="comment">/* ADC12+ Resolution Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad1aba89c27548ab1f5d10656659db297">  432</a></span>&#160;<span class="preprocessor">#define ADC12TCOFF_L           (0x0080)       </span><span class="comment">/* ADC12+ Temperature Sensor Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* ADC12CTL2 Control Bits */</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9308f4faef1c0414d8ffafacca0dc096">  435</a></span>&#160;<span class="preprocessor">#define ADC12PDIV_H            (0x0001)       </span><span class="comment">/* ADC12+ predivider 0:/1   1:/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab0137665389b6f4ce2dbe76a59ca7b7d">  437</a></span>&#160;<span class="preprocessor">#define ADC12RES_0             (0x0000)       </span><span class="comment">/* ADC12+ Resolution : 8 Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb82661af75e674ac3998d4cf55a8183">  438</a></span>&#160;<span class="preprocessor">#define ADC12RES_1             (0x0010)       </span><span class="comment">/* ADC12+ Resolution : 10 Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a257fb5c1133d59529309dee083fbe57d">  439</a></span>&#160;<span class="preprocessor">#define ADC12RES_2             (0x0020)       </span><span class="comment">/* ADC12+ Resolution : 12 Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa08e32146188bb209401fd3ad06d7eb9">  440</a></span>&#160;<span class="preprocessor">#define ADC12RES_3             (0x0030)       </span><span class="comment">/* ADC12+ Resolution : reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/* ADC12MCTLx Control Bits */</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1ab1aca530fcaba6ee53e52c2a31c23f">  443</a></span>&#160;<span class="preprocessor">#define ADC12INCH0             (0x0001)       </span><span class="comment">/* ADC12 Input Channel Select Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab6466889bf618c7fcd81d5a8c4322a94">  444</a></span>&#160;<span class="preprocessor">#define ADC12INCH1             (0x0002)       </span><span class="comment">/* ADC12 Input Channel Select Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af278604414a015eed6095f47ebcc315f">  445</a></span>&#160;<span class="preprocessor">#define ADC12INCH2             (0x0004)       </span><span class="comment">/* ADC12 Input Channel Select Bit 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adb1e5d7d607718c9dceff4738a4ea391">  446</a></span>&#160;<span class="preprocessor">#define ADC12INCH3             (0x0008)       </span><span class="comment">/* ADC12 Input Channel Select Bit 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acce05f3b118ff594d5e4f020fb509f3d">  447</a></span>&#160;<span class="preprocessor">#define ADC12SREF0             (0x0010)       </span><span class="comment">/* ADC12 Select Reference Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8544bd11c37d8ed4af03f36740a3bb85">  448</a></span>&#160;<span class="preprocessor">#define ADC12SREF1             (0x0020)       </span><span class="comment">/* ADC12 Select Reference Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aafdfcc1f1dd8a4c8ea533c3833e923fc">  449</a></span>&#160;<span class="preprocessor">#define ADC12SREF2             (0x0040)       </span><span class="comment">/* ADC12 Select Reference Bit 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab3823024d9ad94d226f70d3838dffbd4">  450</a></span>&#160;<span class="preprocessor">#define ADC12EOS               (0x0080)       </span><span class="comment">/* ADC12 End of Sequence */</span><span class="preprocessor"></span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae2a31c60b62831a9485a6bee5433f950">  452</a></span>&#160;<span class="preprocessor">#define ADC12INCH_0            (0x0000)       </span><span class="comment">/* ADC12 Input Channel 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ade7ea11cd5b7da4b558f88417ace0baa">  453</a></span>&#160;<span class="preprocessor">#define ADC12INCH_1            (0x0001)       </span><span class="comment">/* ADC12 Input Channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a08dbeba2873e1cd8046d2618114cf7da">  454</a></span>&#160;<span class="preprocessor">#define ADC12INCH_2            (0x0002)       </span><span class="comment">/* ADC12 Input Channel 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a76ffb68f76325000f30a385c4402f4d2">  455</a></span>&#160;<span class="preprocessor">#define ADC12INCH_3            (0x0003)       </span><span class="comment">/* ADC12 Input Channel 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9262d7ea618d587db408bfe83444b75b">  456</a></span>&#160;<span class="preprocessor">#define ADC12INCH_4            (0x0004)       </span><span class="comment">/* ADC12 Input Channel 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9297c0b7d36558df3ad130aac8dd2e38">  457</a></span>&#160;<span class="preprocessor">#define ADC12INCH_5            (0x0005)       </span><span class="comment">/* ADC12 Input Channel 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae0b2006aaa79ca71bf6e3b677633ab4b">  458</a></span>&#160;<span class="preprocessor">#define ADC12INCH_6            (0x0006)       </span><span class="comment">/* ADC12 Input Channel 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a73ee9db4d85d0a609a7be0e1c186adde">  459</a></span>&#160;<span class="preprocessor">#define ADC12INCH_7            (0x0007)       </span><span class="comment">/* ADC12 Input Channel 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa6fb2f1ff529f6e34cebbfa29afe9f8b">  460</a></span>&#160;<span class="preprocessor">#define ADC12INCH_8            (0x0008)       </span><span class="comment">/* ADC12 Input Channel 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a930703368ba42e35da7750c1a7c9e587">  461</a></span>&#160;<span class="preprocessor">#define ADC12INCH_9            (0x0009)       </span><span class="comment">/* ADC12 Input Channel 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e51e0ba7a5018e0ec03750074d211de">  462</a></span>&#160;<span class="preprocessor">#define ADC12INCH_10           (0x000A)       </span><span class="comment">/* ADC12 Input Channel 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad5759318d014bb41850c62833a0b96f1">  463</a></span>&#160;<span class="preprocessor">#define ADC12INCH_11           (0x000B)       </span><span class="comment">/* ADC12 Input Channel 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7e34ac24a0e321dc98ec141296ff3588">  464</a></span>&#160;<span class="preprocessor">#define ADC12INCH_12           (0x000C)       </span><span class="comment">/* ADC12 Input Channel 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a66d2e094f1be21b88dbf45e58a7ec804">  465</a></span>&#160;<span class="preprocessor">#define ADC12INCH_13           (0x000D)       </span><span class="comment">/* ADC12 Input Channel 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af765ab23d089b90dd9dbe221d3d00c0d">  466</a></span>&#160;<span class="preprocessor">#define ADC12INCH_14           (0x000E)       </span><span class="comment">/* ADC12 Input Channel 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adacd429adcb1d7e9fcec8da1031880c3">  467</a></span>&#160;<span class="preprocessor">#define ADC12INCH_15           (0x000F)       </span><span class="comment">/* ADC12 Input Channel 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd2c872a5e5a7e752122fba118fd89e3">  469</a></span>&#160;<span class="preprocessor">#define ADC12SREF_0            (0*0x10u)      </span><span class="comment">/* ADC12 Select Reference 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2750edd236b6f0ed8e5b4ffc73742868">  470</a></span>&#160;<span class="preprocessor">#define ADC12SREF_1            (1*0x10u)      </span><span class="comment">/* ADC12 Select Reference 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7b6fa70bedf86b2a31912268fbbe4dbb">  471</a></span>&#160;<span class="preprocessor">#define ADC12SREF_2            (2*0x10u)      </span><span class="comment">/* ADC12 Select Reference 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6b68e89333492dceb4030c1757eee938">  472</a></span>&#160;<span class="preprocessor">#define ADC12SREF_3            (3*0x10u)      </span><span class="comment">/* ADC12 Select Reference 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9d7c1c3b14f7979d03e9807efefd0987">  473</a></span>&#160;<span class="preprocessor">#define ADC12SREF_4            (4*0x10u)      </span><span class="comment">/* ADC12 Select Reference 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaa1e2cf526586173966a665959f6e2bd">  474</a></span>&#160;<span class="preprocessor">#define ADC12SREF_5            (5*0x10u)      </span><span class="comment">/* ADC12 Select Reference 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab68378572d087897a00bb9a4701f6322">  475</a></span>&#160;<span class="preprocessor">#define ADC12SREF_6            (6*0x10u)      </span><span class="comment">/* ADC12 Select Reference 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2ec3c468ccef806c2e3f5347bf45cf65">  476</a></span>&#160;<span class="preprocessor">#define ADC12SREF_7            (7*0x10u)      </span><span class="comment">/* ADC12 Select Reference 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6fbd9ee52b0b6c674ec42090eb96f70d">  478</a></span>&#160;<span class="preprocessor">#define ADC12IE0               (0x0001)       </span><span class="comment">/* ADC12 Memory 0 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3a708e4211db06dc45d549f229c9c453">  479</a></span>&#160;<span class="preprocessor">#define ADC12IE1               (0x0002)       </span><span class="comment">/* ADC12 Memory 1 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc9a1bf72ad049af5986c56ab80edef5">  480</a></span>&#160;<span class="preprocessor">#define ADC12IE2               (0x0004)       </span><span class="comment">/* ADC12 Memory 2 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7db947f78a796062005c3f0e163ac2f3">  481</a></span>&#160;<span class="preprocessor">#define ADC12IE3               (0x0008)       </span><span class="comment">/* ADC12 Memory 3 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7234d20a5caffa5844e65e921ad88082">  482</a></span>&#160;<span class="preprocessor">#define ADC12IE4               (0x0010)       </span><span class="comment">/* ADC12 Memory 4 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#accdd5453cb692a6b9669ef4eb82a42e6">  483</a></span>&#160;<span class="preprocessor">#define ADC12IE5               (0x0020)       </span><span class="comment">/* ADC12 Memory 5 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a823b25f161b56b757ef065e1ca02a141">  484</a></span>&#160;<span class="preprocessor">#define ADC12IE6               (0x0040)       </span><span class="comment">/* ADC12 Memory 6 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad62386ce019d8248e39233561ebcaf75">  485</a></span>&#160;<span class="preprocessor">#define ADC12IE7               (0x0080)       </span><span class="comment">/* ADC12 Memory 7 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adaa7d37a3625066e1169bb7ab8194517">  486</a></span>&#160;<span class="preprocessor">#define ADC12IE8               (0x0100)       </span><span class="comment">/* ADC12 Memory 8 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a99c765cad9e05606911beb7d3b413ce2">  487</a></span>&#160;<span class="preprocessor">#define ADC12IE9               (0x0200)       </span><span class="comment">/* ADC12 Memory 9 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61fb1a0fb1b4e0edb703e6360973ca8e">  488</a></span>&#160;<span class="preprocessor">#define ADC12IE10              (0x0400)       </span><span class="comment">/* ADC12 Memory 10 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1601e737b8caa13a6b1dd1c9807df333">  489</a></span>&#160;<span class="preprocessor">#define ADC12IE11              (0x0800)       </span><span class="comment">/* ADC12 Memory 11 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa3d9ef22707e2dbfb2a907567799ae87">  490</a></span>&#160;<span class="preprocessor">#define ADC12IE12              (0x1000)       </span><span class="comment">/* ADC12 Memory 12 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa16867b62b6c035516874a37231217ad">  491</a></span>&#160;<span class="preprocessor">#define ADC12IE13              (0x2000)       </span><span class="comment">/* ADC12 Memory 13 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7ba9430b30e3f52ce033930172a73945">  492</a></span>&#160;<span class="preprocessor">#define ADC12IE14              (0x4000)       </span><span class="comment">/* ADC12 Memory 14 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae7d90f2cca62bd2b7408fadd2b7f0e4d">  493</a></span>&#160;<span class="preprocessor">#define ADC12IE15              (0x8000)       </span><span class="comment">/* ADC12 Memory 15 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a253161d7577cd99cc0b4d8e4b3a45a75">  495</a></span>&#160;<span class="preprocessor">#define ADC12IE0_L             (0x0001)       </span><span class="comment">/* ADC12 Memory 0 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a143256468c7db1c5e37679245c244b3a">  496</a></span>&#160;<span class="preprocessor">#define ADC12IE1_L             (0x0002)       </span><span class="comment">/* ADC12 Memory 1 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7c1f9013ea1df4988067d059198e034b">  497</a></span>&#160;<span class="preprocessor">#define ADC12IE2_L             (0x0004)       </span><span class="comment">/* ADC12 Memory 2 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac9518cb5da2e2ddb350f3ffe6173f3ed">  498</a></span>&#160;<span class="preprocessor">#define ADC12IE3_L             (0x0008)       </span><span class="comment">/* ADC12 Memory 3 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a139bc97cde5be251f5a942ebf6d312ff">  499</a></span>&#160;<span class="preprocessor">#define ADC12IE4_L             (0x0010)       </span><span class="comment">/* ADC12 Memory 4 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a92b1728fe47aede4f51ef2f15d2e03bc">  500</a></span>&#160;<span class="preprocessor">#define ADC12IE5_L             (0x0020)       </span><span class="comment">/* ADC12 Memory 5 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1a97778434ea4413b716ff7c61d26836">  501</a></span>&#160;<span class="preprocessor">#define ADC12IE6_L             (0x0040)       </span><span class="comment">/* ADC12 Memory 6 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7854b18285054baa3cd4c19f8c8e5aaa">  502</a></span>&#160;<span class="preprocessor">#define ADC12IE7_L             (0x0080)       </span><span class="comment">/* ADC12 Memory 7 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a112444de784e9af9a7a90628c83da5c3">  504</a></span>&#160;<span class="preprocessor">#define ADC12IE8_H             (0x0001)       </span><span class="comment">/* ADC12 Memory 8 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab0cdc66cf02f287b79749484b568974f">  505</a></span>&#160;<span class="preprocessor">#define ADC12IE9_H             (0x0002)       </span><span class="comment">/* ADC12 Memory 9 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad8ec3d3e3e9e11ecad8871907c8568d1">  506</a></span>&#160;<span class="preprocessor">#define ADC12IE10_H            (0x0004)       </span><span class="comment">/* ADC12 Memory 10 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a13363e24f285206d580d02e7f4a58869">  507</a></span>&#160;<span class="preprocessor">#define ADC12IE11_H            (0x0008)       </span><span class="comment">/* ADC12 Memory 11 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a73a1994e151dafd351f843fc00ccb636">  508</a></span>&#160;<span class="preprocessor">#define ADC12IE12_H            (0x0010)       </span><span class="comment">/* ADC12 Memory 12 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afdbc7a4980b66e346e3725f27ab48f9f">  509</a></span>&#160;<span class="preprocessor">#define ADC12IE13_H            (0x0020)       </span><span class="comment">/* ADC12 Memory 13 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3d99ee505e7b9bccb0eb2cd54645b508">  510</a></span>&#160;<span class="preprocessor">#define ADC12IE14_H            (0x0040)       </span><span class="comment">/* ADC12 Memory 14 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7efbf2b61c1a979ec697f288710358a2">  511</a></span>&#160;<span class="preprocessor">#define ADC12IE15_H            (0x0080)       </span><span class="comment">/* ADC12 Memory 15 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afefc7b4febd3f29a654c8a3258822ac9">  513</a></span>&#160;<span class="preprocessor">#define ADC12IFG0              (0x0001)       </span><span class="comment">/* ADC12 Memory 0 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2adac45bf6d4d008f2fb2899b03a6f9f">  514</a></span>&#160;<span class="preprocessor">#define ADC12IFG1              (0x0002)       </span><span class="comment">/* ADC12 Memory 1 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae0cc3f8dec0ff173fefeba24de05928b">  515</a></span>&#160;<span class="preprocessor">#define ADC12IFG2              (0x0004)       </span><span class="comment">/* ADC12 Memory 2 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1de0a30d190d5e7824544bb8316a80d7">  516</a></span>&#160;<span class="preprocessor">#define ADC12IFG3              (0x0008)       </span><span class="comment">/* ADC12 Memory 3 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3545bfed203be44b013b294b709a5244">  517</a></span>&#160;<span class="preprocessor">#define ADC12IFG4              (0x0010)       </span><span class="comment">/* ADC12 Memory 4 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7dfa9dcf813d8b76543b97563555d0cb">  518</a></span>&#160;<span class="preprocessor">#define ADC12IFG5              (0x0020)       </span><span class="comment">/* ADC12 Memory 5 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a923434c6f1ff14c0d2c7b18d9b59b557">  519</a></span>&#160;<span class="preprocessor">#define ADC12IFG6              (0x0040)       </span><span class="comment">/* ADC12 Memory 6 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7048ba88f0e213695d8fcd5d48d8d38a">  520</a></span>&#160;<span class="preprocessor">#define ADC12IFG7              (0x0080)       </span><span class="comment">/* ADC12 Memory 7 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7efd882a13cbc1d774d626e7615378f6">  521</a></span>&#160;<span class="preprocessor">#define ADC12IFG8              (0x0100)       </span><span class="comment">/* ADC12 Memory 8 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae58b13b43ce8e09b94c37ff8da88156d">  522</a></span>&#160;<span class="preprocessor">#define ADC12IFG9              (0x0200)       </span><span class="comment">/* ADC12 Memory 9 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad6dff207fa1b68c99eccb7129264c3c6">  523</a></span>&#160;<span class="preprocessor">#define ADC12IFG10             (0x0400)       </span><span class="comment">/* ADC12 Memory 10 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a608064463d014661c7c893b81cbc04ff">  524</a></span>&#160;<span class="preprocessor">#define ADC12IFG11             (0x0800)       </span><span class="comment">/* ADC12 Memory 11 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5415c2f6ed044b49e6a606878e5bde7e">  525</a></span>&#160;<span class="preprocessor">#define ADC12IFG12             (0x1000)       </span><span class="comment">/* ADC12 Memory 12 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6a431ff15d6026baf301364cd8bd9122">  526</a></span>&#160;<span class="preprocessor">#define ADC12IFG13             (0x2000)       </span><span class="comment">/* ADC12 Memory 13 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a527b34527fc56441ee3d902da3b104fd">  527</a></span>&#160;<span class="preprocessor">#define ADC12IFG14             (0x4000)       </span><span class="comment">/* ADC12 Memory 14 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab4646f6b834777b22078132a296be9c3">  528</a></span>&#160;<span class="preprocessor">#define ADC12IFG15             (0x8000)       </span><span class="comment">/* ADC12 Memory 15 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2b5b9e545963a8c4dfc36c6209081cb4">  530</a></span>&#160;<span class="preprocessor">#define ADC12IFG0_L            (0x0001)       </span><span class="comment">/* ADC12 Memory 0 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a311fd644b32a1d0073598d3013a40867">  531</a></span>&#160;<span class="preprocessor">#define ADC12IFG1_L            (0x0002)       </span><span class="comment">/* ADC12 Memory 1 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0b7b3aed305dab33d2db03a1ae7a3337">  532</a></span>&#160;<span class="preprocessor">#define ADC12IFG2_L            (0x0004)       </span><span class="comment">/* ADC12 Memory 2 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6009156310d4727384364feb48df93f9">  533</a></span>&#160;<span class="preprocessor">#define ADC12IFG3_L            (0x0008)       </span><span class="comment">/* ADC12 Memory 3 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af66f00c14e1e570b6f888a8464493de5">  534</a></span>&#160;<span class="preprocessor">#define ADC12IFG4_L            (0x0010)       </span><span class="comment">/* ADC12 Memory 4 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab40301297a87022baa097c08253029eb">  535</a></span>&#160;<span class="preprocessor">#define ADC12IFG5_L            (0x0020)       </span><span class="comment">/* ADC12 Memory 5 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af261976aaae6d4aca8d5d837549bafea">  536</a></span>&#160;<span class="preprocessor">#define ADC12IFG6_L            (0x0040)       </span><span class="comment">/* ADC12 Memory 6 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8106a7a3a2df068b1a350046b83c1ab5">  537</a></span>&#160;<span class="preprocessor">#define ADC12IFG7_L            (0x0080)       </span><span class="comment">/* ADC12 Memory 7 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3a38bdaa53e75aa6b115ad95a397c233">  539</a></span>&#160;<span class="preprocessor">#define ADC12IFG8_H            (0x0001)       </span><span class="comment">/* ADC12 Memory 8 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3c61bd3c4b8056c8d0fc4f66d0ed1ad2">  540</a></span>&#160;<span class="preprocessor">#define ADC12IFG9_H            (0x0002)       </span><span class="comment">/* ADC12 Memory 9 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acf5b1349880a71acb55211aff4dee16c">  541</a></span>&#160;<span class="preprocessor">#define ADC12IFG10_H           (0x0004)       </span><span class="comment">/* ADC12 Memory 10 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3e5600e9ee5b20f222cefb70c5cae877">  542</a></span>&#160;<span class="preprocessor">#define ADC12IFG11_H           (0x0008)       </span><span class="comment">/* ADC12 Memory 11 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a398ffa79d2fa1fcabc48286eb33e1cd0">  543</a></span>&#160;<span class="preprocessor">#define ADC12IFG12_H           (0x0010)       </span><span class="comment">/* ADC12 Memory 12 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a17518781e2e826571b5da0b4daf36b6b">  544</a></span>&#160;<span class="preprocessor">#define ADC12IFG13_H           (0x0020)       </span><span class="comment">/* ADC12 Memory 13 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac977fdf9cbe3b0894a7bf16cc7932144">  545</a></span>&#160;<span class="preprocessor">#define ADC12IFG14_H           (0x0040)       </span><span class="comment">/* ADC12 Memory 14 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0f3d2c8fe522fcc5f366b11141803fb0">  546</a></span>&#160;<span class="preprocessor">#define ADC12IFG15_H           (0x0080)       </span><span class="comment">/* ADC12 Memory 15 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/* ADC12IV Definitions */</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acd56a9c0743db8f7fcef3d8900c64003">  549</a></span>&#160;<span class="preprocessor">#define ADC12IV_NONE           (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa82792b63af5fcb465f781ce122f9b95">  550</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12OVIFG     (0x0002)       </span><span class="comment">/* ADC12OVIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa83d076d29990fff8d7e9289e5738d3f">  551</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12TOVIFG    (0x0004)       </span><span class="comment">/* ADC12TOVIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6c0ba566affed82da45d8040a792e06f">  552</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG0      (0x0006)       </span><span class="comment">/* ADC12IFG0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9d224b6176d6cc90ac195aa48bd60465">  553</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG1      (0x0008)       </span><span class="comment">/* ADC12IFG1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a96244b78ec8c3fb9b491eb7e481c9584">  554</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG2      (0x000A)       </span><span class="comment">/* ADC12IFG2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a33a9ff84f80d590bae6f4a102da26b26">  555</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG3      (0x000C)       </span><span class="comment">/* ADC12IFG3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af075c38ed3420cc432ea11e8a8d09d04">  556</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG4      (0x000E)       </span><span class="comment">/* ADC12IFG4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae6ee77b34844b6eb33c30be0ae78177e">  557</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG5      (0x0010)       </span><span class="comment">/* ADC12IFG5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acdabdf4cf5f042830aa39d7a35a36e6b">  558</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG6      (0x0012)       </span><span class="comment">/* ADC12IFG6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8cbce04a7a0e22a10e5e2066883bd3c9">  559</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG7      (0x0014)       </span><span class="comment">/* ADC12IFG7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a29147dd57cd51a8ac6f9ccf4128f7952">  560</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG8      (0x0016)       </span><span class="comment">/* ADC12IFG8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a969a46f8ffcc8b778381a235b31f411d">  561</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG9      (0x0018)       </span><span class="comment">/* ADC12IFG9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afd4ef9a501150aab082f67911ef53cb4">  562</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG10     (0x001A)       </span><span class="comment">/* ADC12IFG10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a29c93760625f2bfdfe467de99d908b1d">  563</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG11     (0x001C)       </span><span class="comment">/* ADC12IFG11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a12e6f766823bd61e51ea14d42ef3efb5">  564</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG12     (0x001E)       </span><span class="comment">/* ADC12IFG12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2b79963cd2b43e021a38196bddb4a4c3">  565</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG13     (0x0020)       </span><span class="comment">/* ADC12IFG13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0c880085ac08046fa1eb4c94466b840a">  566</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG14     (0x0022)       </span><span class="comment">/* ADC12IFG14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#add45a678eefc2306bab063d21db11c0c">  567</a></span>&#160;<span class="preprocessor">#define ADC12IV_ADC12IFG15     (0x0024)       </span><span class="comment">/* ADC12IFG15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">* AES Accelerator</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac635ca3dfc133144e54772f71e7f1a55">  572</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_AES__                    </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7b7e16fb314dccbb86472ceac3e627f9">  573</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_AES__ 0x09C0</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad099ae8679538f6c00294639d67528bf">  574</a></span>&#160;<span class="preprocessor">#define AES_BASE               __MSP430_BASEADDRESS_AES__</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(AESACTL0);                          <span class="comment">/* AES accelerator control register 0 */</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(AESACTL0_L);                         <span class="comment">/* AES accelerator control register 0 */</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(AESACTL0_H);                         <span class="comment">/* AES accelerator control register 0 */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(AESASTAT);                          <span class="comment">/* AES accelerator status register */</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(AESASTAT_L);                         <span class="comment">/* AES accelerator status register */</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(AESASTAT_H);                         <span class="comment">/* AES accelerator status register */</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(AESAKEY);                           <span class="comment">/* AES accelerator key register */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(AESAKEY_L);                          <span class="comment">/* AES accelerator key register */</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(AESAKEY_H);                          <span class="comment">/* AES accelerator key register */</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(AESADIN);                           <span class="comment">/* AES accelerator data in register */</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(AESADIN_L);                          <span class="comment">/* AES accelerator data in register */</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(AESADIN_H);                          <span class="comment">/* AES accelerator data in register */</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(AESADOUT);                          <span class="comment">/* AES accelerator data out register  */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(AESADOUT_L);                         <span class="comment">/* AES accelerator data out register  */</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(AESADOUT_H);                         <span class="comment">/* AES accelerator data out register  */</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* AESACTL0 Control Bits */</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a751a54037021b5e2ccd8822b6c6fe545">  593</a></span>&#160;<span class="preprocessor">#define AESOP0                 (0x0001)       </span><span class="comment">/* AES Operation Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac4b2aba21c5346e77185c0a9f664740b">  594</a></span>&#160;<span class="preprocessor">#define AESOP1                 (0x0002)       </span><span class="comment">/* AES Operation Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afaadf443cc8dd9f77e9a294f749fa7d3">  595</a></span>&#160;<span class="preprocessor">#define AESSWRST               (0x0080)       </span><span class="comment">/* AES Software Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3cb77396e15906a27bd9eabb5f00a3b3">  596</a></span>&#160;<span class="preprocessor">#define AESRDYIFG              (0x0100)       </span><span class="comment">/* AES ready interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abb82921787b41f8ee24fe6a091865b05">  597</a></span>&#160;<span class="preprocessor">#define AESERRFG               (0x0800)       </span><span class="comment">/* AES Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a46fc91e6321ba00e52f432f203f8a41d">  598</a></span>&#160;<span class="preprocessor">#define AESRDYIE               (0x1000)       </span><span class="comment">/* AES ready interrupt enable*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/* AESACTL0 Control Bits */</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afa7656b60a39a8c61465e40293658c3f">  601</a></span>&#160;<span class="preprocessor">#define AESOP0_L               (0x0001)       </span><span class="comment">/* AES Operation Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a358fea9be0ffff2f1a255958af8d5fa8">  602</a></span>&#160;<span class="preprocessor">#define AESOP1_L               (0x0002)       </span><span class="comment">/* AES Operation Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac2ab70549e05f7a30f99b8a2d15ad6be">  603</a></span>&#160;<span class="preprocessor">#define AESSWRST_L             (0x0080)       </span><span class="comment">/* AES Software Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* AESACTL0 Control Bits */</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a637c83bb40a7a5885543c18846f16589">  606</a></span>&#160;<span class="preprocessor">#define AESRDYIFG_H            (0x0001)       </span><span class="comment">/* AES ready interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab2bcb64b9efc5e3749d67fc5e1a9c0fa">  607</a></span>&#160;<span class="preprocessor">#define AESERRFG_H             (0x0008)       </span><span class="comment">/* AES Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac824a7ccbce98ef560de3f3127cd41e7">  608</a></span>&#160;<span class="preprocessor">#define AESRDYIE_H             (0x0010)       </span><span class="comment">/* AES ready interrupt enable*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0a1465b3ab4b613104363c4fa147a299">  610</a></span>&#160;<span class="preprocessor">#define AESOP_0                (0x0000)       </span><span class="comment">/* AES Operation: Encrypt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae693f82840a39ee67eb65883ac445bd9">  611</a></span>&#160;<span class="preprocessor">#define AESOP_1                (0x0001)       </span><span class="comment">/* AES Operation: Decrypt (same Key) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa46b0a6744b6a2453e15772a306fc7dd">  612</a></span>&#160;<span class="preprocessor">#define AESOP_2                (0x0002)       </span><span class="comment">/* AES Operation: Decrypt (frist round Key) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4a2dbd8a937f3324787e77441c8285cc">  613</a></span>&#160;<span class="preprocessor">#define AESOP_3                (0x0003)       </span><span class="comment">/* AES Operation: Generate first round Key */</span><span class="preprocessor"></span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">/* AESASTAT Control Bits */</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9e18b8c31ae6b0613e16aafb16b8e030">  616</a></span>&#160;<span class="preprocessor">#define AESBUSY                (0x0001)       </span><span class="comment">/* AES Busy */</span><span class="preprocessor"></span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a78339520adeeda8a0bb26fe1cc4c2dc1">  617</a></span>&#160;<span class="preprocessor">#define AESKEYWR               (0x0002)       </span><span class="comment">/* AES All 16 bytes written to AESAKEY */</span><span class="preprocessor"></span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5aa909eb4c77f33cf7517ff8ac122755">  618</a></span>&#160;<span class="preprocessor">#define AESDINWR               (0x0004)       </span><span class="comment">/* AES All 16 bytes written to AESADIN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a56064a1654b3d5349bd0ba8141d86456">  619</a></span>&#160;<span class="preprocessor">#define AESDOUTRD              (0x0008)       </span><span class="comment">/* AES All 16 bytes read from AESADOUT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aea4c802a8f572609b5e36e8d955d35fb">  620</a></span>&#160;<span class="preprocessor">#define AESKEYCNT0             (0x0010)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aef97119dc1fad3272e6d31cd577b6867">  621</a></span>&#160;<span class="preprocessor">#define AESKEYCNT1             (0x0020)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad9f76a697c2e7ebc73275dcda4ad6071">  622</a></span>&#160;<span class="preprocessor">#define AESKEYCNT2             (0x0040)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adf528cd70c878e8754fadbad73db27e3">  623</a></span>&#160;<span class="preprocessor">#define AESKEYCNT3             (0x0080)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#add5370b728b16f1a23413bf180bd3c89">  624</a></span>&#160;<span class="preprocessor">#define AESDINCNT0             (0x0100)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a44f2216072ea0f761fc483f512e24c6f">  625</a></span>&#160;<span class="preprocessor">#define AESDINCNT1             (0x0200)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af07bde930808450d4d9a07db5c15b308">  626</a></span>&#160;<span class="preprocessor">#define AESDINCNT2             (0x0400)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a83b29f9b80c00fcbec4d33613ffa1978">  627</a></span>&#160;<span class="preprocessor">#define AESDINCNT3             (0x0800)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ace7be1506aaf1e1b6196ffec59f5069f">  628</a></span>&#160;<span class="preprocessor">#define AESDOUTCNT0            (0x1000)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adc36dd6eb46281467d3754dabdd809c8">  629</a></span>&#160;<span class="preprocessor">#define AESDOUTCNT1            (0x2000)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a173fab025915f551939ee8070e8d1b13">  630</a></span>&#160;<span class="preprocessor">#define AESDOUTCNT2            (0x4000)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa477c1a95374c87336608f4300e02ed8">  631</a></span>&#160;<span class="preprocessor">#define AESDOUTCNT3            (0x8000)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/* AESASTAT Control Bits */</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aea24ba0a51333bfbf56ecf94e862938f">  634</a></span>&#160;<span class="preprocessor">#define AESBUSY_L              (0x0001)       </span><span class="comment">/* AES Busy */</span><span class="preprocessor"></span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6ed6adb7f808909fb1d262fa424a97fa">  635</a></span>&#160;<span class="preprocessor">#define AESKEYWR_L             (0x0002)       </span><span class="comment">/* AES All 16 bytes written to AESAKEY */</span><span class="preprocessor"></span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa5c93859bd175292394aecb17b4a0214">  636</a></span>&#160;<span class="preprocessor">#define AESDINWR_L             (0x0004)       </span><span class="comment">/* AES All 16 bytes written to AESADIN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a463cc0c0d210e3b8707159b7aa65c193">  637</a></span>&#160;<span class="preprocessor">#define AESDOUTRD_L            (0x0008)       </span><span class="comment">/* AES All 16 bytes read from AESADOUT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a959ba2123dff4e36b2816634be018600">  638</a></span>&#160;<span class="preprocessor">#define AESKEYCNT0_L           (0x0010)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ada1a9b8d30478c1f20920f237b7bbf47">  639</a></span>&#160;<span class="preprocessor">#define AESKEYCNT1_L           (0x0020)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad47c9b2392c97cc2e6a46a7061b28fcd">  640</a></span>&#160;<span class="preprocessor">#define AESKEYCNT2_L           (0x0040)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3c14c7fe77a665b2d2647d4781b67de8">  641</a></span>&#160;<span class="preprocessor">#define AESKEYCNT3_L           (0x0080)       </span><span class="comment">/* AES Bytes written via AESAKEY Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/* AESASTAT Control Bits */</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7eb8c3f9062e3601e4489176eae46b80">  644</a></span>&#160;<span class="preprocessor">#define AESDINCNT0_H           (0x0001)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a49c4c2aca1da6d1fd7e4387c38c62779">  645</a></span>&#160;<span class="preprocessor">#define AESDINCNT1_H           (0x0002)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a49af04eec6fd9cc03aa51395d6c4977c">  646</a></span>&#160;<span class="preprocessor">#define AESDINCNT2_H           (0x0004)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a333bcdc119d18babab8ec7257708814b">  647</a></span>&#160;<span class="preprocessor">#define AESDINCNT3_H           (0x0008)       </span><span class="comment">/* AES Bytes written via AESADIN Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3887d8937016182a3df45f61baf85452">  648</a></span>&#160;<span class="preprocessor">#define AESDOUTCNT0_H          (0x0010)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab0eedd9132e5f1bfeb133d6eb3504f4a">  649</a></span>&#160;<span class="preprocessor">#define AESDOUTCNT1_H          (0x0020)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa5f45bf365061387cc5d99eca91aabaa">  650</a></span>&#160;<span class="preprocessor">#define AESDOUTCNT2_H          (0x0040)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a38f82671dbc86297a7910f302fdf065a">  651</a></span>&#160;<span class="preprocessor">#define AESDOUTCNT3_H          (0x0080)       </span><span class="comment">/* AES Bytes read via AESADOUT Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">* Comparator B</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afe46b6bdfedaa95109adc939c52e9dff">  656</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_COMPB__                  </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aed36896730289675065eca9f6d25bab7">  657</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_COMPB__ 0x08C0</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a18dcb66d1b8053c6dc2e0e0cd55cf13e">  658</a></span>&#160;<span class="preprocessor">#define COMP_B_BASE            __MSP430_BASEADDRESS_COMPB__</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(CBCTL0);                            <span class="comment">/* Comparator B Control Register 0 */</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CBCTL0_L);                           <span class="comment">/* Comparator B Control Register 0 */</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CBCTL0_H);                           <span class="comment">/* Comparator B Control Register 0 */</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(CBCTL1);                            <span class="comment">/* Comparator B Control Register 1 */</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CBCTL1_L);                           <span class="comment">/* Comparator B Control Register 1 */</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CBCTL1_H);                           <span class="comment">/* Comparator B Control Register 1 */</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(CBCTL2);                            <span class="comment">/* Comparator B Control Register 2 */</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CBCTL2_L);                           <span class="comment">/* Comparator B Control Register 2 */</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CBCTL2_H);                           <span class="comment">/* Comparator B Control Register 2 */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(CBCTL3);                            <span class="comment">/* Comparator B Control Register 3 */</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CBCTL3_L);                           <span class="comment">/* Comparator B Control Register 3 */</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CBCTL3_H);                           <span class="comment">/* Comparator B Control Register 3 */</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(CBINT);                             <span class="comment">/* Comparator B Interrupt Register */</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CBINT_L);                            <span class="comment">/* Comparator B Interrupt Register */</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CBINT_H);                            <span class="comment">/* Comparator B Interrupt Register */</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(CBIV);                              <span class="comment">/* Comparator B Interrupt Vector Word */</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/* CBCTL0 Control Bits */</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa4916eea8319267c1419cc300aaa6b22">  678</a></span>&#160;<span class="preprocessor">#define CBIPSEL0               (0x0001)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ade34e3f0875ac5556eb6c04148a41c1e">  679</a></span>&#160;<span class="preprocessor">#define CBIPSEL1               (0x0002)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9fa7d26ea66904862e65a70e1a925949">  680</a></span>&#160;<span class="preprocessor">#define CBIPSEL2               (0x0004)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac6191681a718b2f5ba6da2f2d33890e3">  681</a></span>&#160;<span class="preprocessor">#define CBIPSEL3               (0x0008)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">//#define RESERVED            (0x0010)  /* Comp. B */</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* Comp. B */</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* Comp. B */</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1a631e2ad29a4fd8fff88bb9bb2318ef">  685</a></span>&#160;<span class="preprocessor">#define CBIPEN                 (0x0080)       </span><span class="comment">/* Comp. B Pos. Channel Input Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aac9d5674e444f536c9d4331cc0e33027">  686</a></span>&#160;<span class="preprocessor">#define CBIMSEL0               (0x0100)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f41a1577bd17205e73857ae82e04975">  687</a></span>&#160;<span class="preprocessor">#define CBIMSEL1               (0x0200)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acbb37a25efd64b298f2956fbc5321413">  688</a></span>&#160;<span class="preprocessor">#define CBIMSEL2               (0x0400)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc2ea5873bd5374a0b65b48e3ae26511">  689</a></span>&#160;<span class="preprocessor">#define CBIMSEL3               (0x0800)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* Comp. B */</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* Comp. B */</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Comp. B */</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0b7d3d1a4061399afadb775e78f1ea07">  693</a></span>&#160;<span class="preprocessor">#define CBIMEN                 (0x8000)       </span><span class="comment">/* Comp. B Neg. Channel Input Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">/* CBCTL0 Control Bits */</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a24ac350daaf2279a96a2e57ca2ba5aa5">  696</a></span>&#160;<span class="preprocessor">#define CBIPSEL0_L             (0x0001)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6d8f985dedd92f38e83dcd5edeca6677">  697</a></span>&#160;<span class="preprocessor">#define CBIPSEL1_L             (0x0002)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc750f6514b0d3a6cc0082301666ca28">  698</a></span>&#160;<span class="preprocessor">#define CBIPSEL2_L             (0x0004)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2aeb16bbdbd9b13d7cb52b8e0d756e73">  699</a></span>&#160;<span class="preprocessor">#define CBIPSEL3_L             (0x0008)       </span><span class="comment">/* Comp. B Pos. Channel Input Select 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">//#define RESERVED            (0x0010)  /* Comp. B */</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* Comp. B */</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* Comp. B */</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad39fb445e005c02e6e0577edf6d8c8a4">  703</a></span>&#160;<span class="preprocessor">#define CBIPEN_L               (0x0080)       </span><span class="comment">/* Comp. B Pos. Channel Input Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* Comp. B */</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* Comp. B */</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Comp. B */</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">/* CBCTL0 Control Bits */</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">//#define RESERVED            (0x0010)  /* Comp. B */</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* Comp. B */</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* Comp. B */</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aff71d51bbdf56ec5974d5c171c3b3b78">  712</a></span>&#160;<span class="preprocessor">#define CBIMSEL0_H             (0x0001)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a53d154ea890aabc4f41a99641b524316">  713</a></span>&#160;<span class="preprocessor">#define CBIMSEL1_H             (0x0002)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6656b340a18ca575618b8dd7752ce7ef">  714</a></span>&#160;<span class="preprocessor">#define CBIMSEL2_H             (0x0004)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1791fff4e30518e205b5c6e7a6fc05a0">  715</a></span>&#160;<span class="preprocessor">#define CBIMSEL3_H             (0x0008)       </span><span class="comment">/* Comp. B Neg. Channel Input Select 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* Comp. B */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* Comp. B */</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Comp. B */</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a374061c0ccb67de34430f2f0b05baa13">  719</a></span>&#160;<span class="preprocessor">#define CBIMEN_H               (0x0080)       </span><span class="comment">/* Comp. B Neg. Channel Input Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae15d9d5e7a92a87628834232f0b05223">  721</a></span>&#160;<span class="preprocessor">#define CBIPSEL_0              (0x0000)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a247511313c43cf32bcef4841312a6db3">  722</a></span>&#160;<span class="preprocessor">#define CBIPSEL_1              (0x0001)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0d857141fa3a1287f80c6055024e20ce">  723</a></span>&#160;<span class="preprocessor">#define CBIPSEL_2              (0x0002)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8fc36c5a21a816890bc26b7da1b965ef">  724</a></span>&#160;<span class="preprocessor">#define CBIPSEL_3              (0x0003)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8d1c74eb1afe5ee328acaf38eabfa480">  725</a></span>&#160;<span class="preprocessor">#define CBIPSEL_4              (0x0004)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4a9f5caa15c9cbc7d3d664f75ffa4193">  726</a></span>&#160;<span class="preprocessor">#define CBIPSEL_5              (0x0005)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa99ed1b0e140ee289247ea5eb737665d">  727</a></span>&#160;<span class="preprocessor">#define CBIPSEL_6              (0x0006)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6ca1a7ac8b2f29014b8fc8324327a7be">  728</a></span>&#160;<span class="preprocessor">#define CBIPSEL_7              (0x0007)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aefb2242f821f02484bc0c673fc0b34e7">  729</a></span>&#160;<span class="preprocessor">#define CBIPSEL_8              (0x0008)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a10a5e8809ceef9455cd7023ed456220b">  730</a></span>&#160;<span class="preprocessor">#define CBIPSEL_9              (0x0009)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6a5a3ac70ae09841bdc0102122b04269">  731</a></span>&#160;<span class="preprocessor">#define CBIPSEL_10             (0x000A)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaffed96100f46cfaa2d00254c1fa8393">  732</a></span>&#160;<span class="preprocessor">#define CBIPSEL_11             (0x000B)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0ca0240757655aa1e7f74d1a31e5e612">  733</a></span>&#160;<span class="preprocessor">#define CBIPSEL_12             (0x000C)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0f8a41fd4fc9a0af46442cc6294048f1">  734</a></span>&#160;<span class="preprocessor">#define CBIPSEL_13             (0x000D)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a445b22ff3fb793c4fa6464a6b3f238fa">  735</a></span>&#160;<span class="preprocessor">#define CBIPSEL_14             (0x000E)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0d226ebb919d5614a83af4a6b160d0b5">  736</a></span>&#160;<span class="preprocessor">#define CBIPSEL_15             (0x000F)       </span><span class="comment">/* Comp. B V+ terminal Input Select: Channel 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad2e7fdca3c230401851798a2afe3d012">  738</a></span>&#160;<span class="preprocessor">#define CBIMSEL_0              (0x0000)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ace48199274c703239a625da231f1345f">  739</a></span>&#160;<span class="preprocessor">#define CBIMSEL_1              (0x0100)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5a03ccbeb729a8f51ee3d83ba05a6f31">  740</a></span>&#160;<span class="preprocessor">#define CBIMSEL_2              (0x0200)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a273d6b221db95f8e4330a99f6021e40f">  741</a></span>&#160;<span class="preprocessor">#define CBIMSEL_3              (0x0300)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa47f6df340bf67c64e7cb7b81c4bcccb">  742</a></span>&#160;<span class="preprocessor">#define CBIMSEL_4              (0x0400)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a584b9787e3c3f5812fe3f952f08a94db">  743</a></span>&#160;<span class="preprocessor">#define CBIMSEL_5              (0x0500)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac5dfd089687e456ea3a4712c00863991">  744</a></span>&#160;<span class="preprocessor">#define CBIMSEL_6              (0x0600)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#accd7bd8362bfa2dd511f2a77f37b52ed">  745</a></span>&#160;<span class="preprocessor">#define CBIMSEL_7              (0x0700)       </span><span class="comment">/* Comp. B V- Terminal Input Select: Channel 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0db1ae9d1bcbe578a855a44e0062123d">  746</a></span>&#160;<span class="preprocessor">#define CBIMSEL_8              (0x0800)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab354aa8f909c97542d02c61e7914e9c9">  747</a></span>&#160;<span class="preprocessor">#define CBIMSEL_9              (0x0900)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7e00e05f71fff71e3432f8e4f3665b13">  748</a></span>&#160;<span class="preprocessor">#define CBIMSEL_10             (0x0A00)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aefe5df8d5ea53907d5164bfef40b04a6">  749</a></span>&#160;<span class="preprocessor">#define CBIMSEL_11             (0x0B00)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3111fb71d6a10785902584f7980b3827">  750</a></span>&#160;<span class="preprocessor">#define CBIMSEL_12             (0x0C00)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adbb485b2e35bbfa565c2231fdc8d47f5">  751</a></span>&#160;<span class="preprocessor">#define CBIMSEL_13             (0x0D00)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8373696ab66406ecaf35bfc6ad594da5">  752</a></span>&#160;<span class="preprocessor">#define CBIMSEL_14             (0x0E00)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acfb6a4114c5d0a23399da403ebbc468b">  753</a></span>&#160;<span class="preprocessor">#define CBIMSEL_15             (0x0F00)       </span><span class="comment">/* Comp. B V- terminal Input Select: Channel 15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">/* CBCTL1 Control Bits */</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3fcaac38a710812bd471ee2ddd1596f0">  756</a></span>&#160;<span class="preprocessor">#define CBOUT                  (0x0001)       </span><span class="comment">/* Comp. B Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3deb10d6efc3367d4070660643c50c71">  757</a></span>&#160;<span class="preprocessor">#define CBOUTPOL               (0x0002)       </span><span class="comment">/* Comp. B Output Polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a10796efff6839635e5d9e49a625d16e9">  758</a></span>&#160;<span class="preprocessor">#define CBF                    (0x0004)       </span><span class="comment">/* Comp. B Enable Output Filter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad4e800ec2245d093609738abc777a2d2">  759</a></span>&#160;<span class="preprocessor">#define CBIES                  (0x0008)       </span><span class="comment">/* Comp. B Interrupt Edge Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aabe233e69a9527504f081b2e95820085">  760</a></span>&#160;<span class="preprocessor">#define CBSHORT                (0x0010)       </span><span class="comment">/* Comp. B Input Short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a77c44acb8a76de44b4df8155349d3393">  761</a></span>&#160;<span class="preprocessor">#define CBEX                   (0x0020)       </span><span class="comment">/* Comp. B Exchange Inputs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9853b33dbe603de01cd1b7c0bf2dcc1f">  762</a></span>&#160;<span class="preprocessor">#define CBFDLY0                (0x0040)       </span><span class="comment">/* Comp. B Filter delay Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae86e232a7b680203a50d457e43460e14">  763</a></span>&#160;<span class="preprocessor">#define CBFDLY1                (0x0080)       </span><span class="comment">/* Comp. B Filter delay Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0aa2e8fae551892d2bbb65fdf03d7cc1">  764</a></span>&#160;<span class="preprocessor">#define CBPWRMD0               (0x0100)       </span><span class="comment">/* Comp. B Power Mode Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a707dce950b3babc3ecbe87836e94f94c">  765</a></span>&#160;<span class="preprocessor">#define CBPWRMD1               (0x0200)       </span><span class="comment">/* Comp. B Power Mode Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af8d135e9b92fde109e3fbd5dce249883">  766</a></span>&#160;<span class="preprocessor">#define CBON                   (0x0400)       </span><span class="comment">/* Comp. B enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0b0aae2930bd7606a90753a8c999e1df">  767</a></span>&#160;<span class="preprocessor">#define CBMRVL                 (0x0800)       </span><span class="comment">/* Comp. B CBMRV Level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad287cb9f30b4e49ac5d84598502f39f1">  768</a></span>&#160;<span class="preprocessor">#define CBMRVS                 (0x1000)       </span><span class="comment">/* Comp. B Output selects between VREF0 or VREF1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* Comp. B */</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Comp. B */</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* Comp. B */</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">/* CBCTL1 Control Bits */</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a22e81c9e4dc20e94de972e7c884457e7">  774</a></span>&#160;<span class="preprocessor">#define CBOUT_L                (0x0001)       </span><span class="comment">/* Comp. B Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adde8470c9f87cf80cffd2cd5f3c64611">  775</a></span>&#160;<span class="preprocessor">#define CBOUTPOL_L             (0x0002)       </span><span class="comment">/* Comp. B Output Polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad3f1d688aa37e19a44d2fca6e03905c4">  776</a></span>&#160;<span class="preprocessor">#define CBF_L                  (0x0004)       </span><span class="comment">/* Comp. B Enable Output Filter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9f3e5f10a23e24a0ea3815916c106d32">  777</a></span>&#160;<span class="preprocessor">#define CBIES_L                (0x0008)       </span><span class="comment">/* Comp. B Interrupt Edge Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac2d81eb5f52bbbe876d5c5e3013fc7e8">  778</a></span>&#160;<span class="preprocessor">#define CBSHORT_L              (0x0010)       </span><span class="comment">/* Comp. B Input Short */</span><span class="preprocessor"></span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#accbaf7bedbb1334131d933e35d15ab90">  779</a></span>&#160;<span class="preprocessor">#define CBEX_L                 (0x0020)       </span><span class="comment">/* Comp. B Exchange Inputs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab1d4ded49dc3471a2766f101c593bec8">  780</a></span>&#160;<span class="preprocessor">#define CBFDLY0_L              (0x0040)       </span><span class="comment">/* Comp. B Filter delay Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac6846cfb0438d587707be03a9ff92e35">  781</a></span>&#160;<span class="preprocessor">#define CBFDLY1_L              (0x0080)       </span><span class="comment">/* Comp. B Filter delay Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* Comp. B */</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Comp. B */</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* Comp. B */</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">/* CBCTL1 Control Bits */</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0fefaef197eb48e38d0629ecd044f2e7">  787</a></span>&#160;<span class="preprocessor">#define CBPWRMD0_H             (0x0001)       </span><span class="comment">/* Comp. B Power Mode Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a293f328fd4a4e32c88490f5975ad126a">  788</a></span>&#160;<span class="preprocessor">#define CBPWRMD1_H             (0x0002)       </span><span class="comment">/* Comp. B Power Mode Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af16c3a982770eccb55759fed486acc44">  789</a></span>&#160;<span class="preprocessor">#define CBON_H                 (0x0004)       </span><span class="comment">/* Comp. B enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a29e33d4c7d995ac61a9c590eb99cf69f">  790</a></span>&#160;<span class="preprocessor">#define CBMRVL_H               (0x0008)       </span><span class="comment">/* Comp. B CBMRV Level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac0b04cbd2b620cdbeb3b3bb335c9dbc9">  791</a></span>&#160;<span class="preprocessor">#define CBMRVS_H               (0x0010)       </span><span class="comment">/* Comp. B Output selects between VREF0 or VREF1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* Comp. B */</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Comp. B */</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* Comp. B */</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6f75fabb1fa3d353c84445436e5d47cc">  796</a></span>&#160;<span class="preprocessor">#define CBFDLY_0               (0x0000)       </span><span class="comment">/* Comp. B Filter delay 0 : 450ns */</span><span class="preprocessor"></span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf9d91d314b898cd567608361b62dbf3">  797</a></span>&#160;<span class="preprocessor">#define CBFDLY_1               (0x0040)       </span><span class="comment">/* Comp. B Filter delay 1 : 900ns */</span><span class="preprocessor"></span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab77711a0793669ac90dd219d11735b7e">  798</a></span>&#160;<span class="preprocessor">#define CBFDLY_2               (0x0080)       </span><span class="comment">/* Comp. B Filter delay 2 : 1800ns */</span><span class="preprocessor"></span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4bcd1c28c47365ddeba4b721dd1386f5">  799</a></span>&#160;<span class="preprocessor">#define CBFDLY_3               (0x00C0)       </span><span class="comment">/* Comp. B Filter delay 3 : 3600ns */</span><span class="preprocessor"></span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a56087b63f9c00a8590e67bb5d1e9dcfd">  801</a></span>&#160;<span class="preprocessor">#define CBPWRMD_0              (0x0000)       </span><span class="comment">/* Comp. B Power Mode 0 : High speed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a880edab8bf725031d995a11e2cc90c2a">  802</a></span>&#160;<span class="preprocessor">#define CBPWRMD_1              (0x0100)       </span><span class="comment">/* Comp. B Power Mode 1 : Normal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0393c2d8efa50536fb68838f5f65943c">  803</a></span>&#160;<span class="preprocessor">#define CBPWRMD_2              (0x0200)       </span><span class="comment">/* Comp. B Power Mode 2 : Ultra-Low*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6fa22139027caa897f31fff2a8e85d08">  804</a></span>&#160;<span class="preprocessor">#define CBPWRMD_3              (0x0300)       </span><span class="comment">/* Comp. B Power Mode 3 : Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">/* CBCTL2 Control Bits */</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7d648b501a88948bed8fb0ba8a24771f">  807</a></span>&#160;<span class="preprocessor">#define CBREF00                (0x0001)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a36adfbbc4607aaef12f43cdfbd12f14a">  808</a></span>&#160;<span class="preprocessor">#define CBREF01                (0x0002)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab6efb6c19f0ecb561ee6c2e1e9f51583">  809</a></span>&#160;<span class="preprocessor">#define CBREF02                (0x0004)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a594e3b0e76093f0c99627361049c36b9">  810</a></span>&#160;<span class="preprocessor">#define CBREF03                (0x0008)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8b4308702ab904c9b8f77a7a1cd19ff0">  811</a></span>&#160;<span class="preprocessor">#define CBREF04                (0x0010)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a06bbdc6bcf43f83cc18465d2be7289ee">  812</a></span>&#160;<span class="preprocessor">#define CBRSEL                 (0x0020)       </span><span class="comment">/* Comp. B Reference select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9be3babd2adaa4a1e9e066fe686bb499">  813</a></span>&#160;<span class="preprocessor">#define CBRS0                  (0x0040)       </span><span class="comment">/* Comp. B Reference Source Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3655e1a70865a9a3e2d2a440867ef068">  814</a></span>&#160;<span class="preprocessor">#define CBRS1                  (0x0080)       </span><span class="comment">/* Comp. B Reference Source Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#affd8d835f0ee1615522e93941bf6c11d">  815</a></span>&#160;<span class="preprocessor">#define CBREF10                (0x0100)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4688872052dd5cb93878add69a4f067c">  816</a></span>&#160;<span class="preprocessor">#define CBREF11                (0x0200)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a42000bf7fd896c79b31f61dfb8c278c7">  817</a></span>&#160;<span class="preprocessor">#define CBREF12                (0x0400)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a66f1d0dc86a02a70970b0bb75656065e">  818</a></span>&#160;<span class="preprocessor">#define CBREF13                (0x0800)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9c4543b13bdf57734f61b0aab7054ad7">  819</a></span>&#160;<span class="preprocessor">#define CBREF14                (0x1000)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a65501b4c1fb40d0004b3595251b14d14">  820</a></span>&#160;<span class="preprocessor">#define CBREFL0                (0x2000)       </span><span class="comment">/* Comp. B Reference voltage level Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4bc31c66bea4cb14c3a837805eecda49">  821</a></span>&#160;<span class="preprocessor">#define CBREFL1                (0x4000)       </span><span class="comment">/* Comp. B Reference voltage level Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4dcd94bf857f453aa1e0dcaed5a42c8f">  822</a></span>&#160;<span class="preprocessor">#define CBREFACC               (0x8000)       </span><span class="comment">/* Comp. B Reference Accuracy */</span><span class="preprocessor"></span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/* CBCTL2 Control Bits */</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aafbfe63bb96435229fb377bbe5465343">  825</a></span>&#160;<span class="preprocessor">#define CBREF00_L              (0x0001)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae24c6362a3484525a9d2f9c3373e4e8a">  826</a></span>&#160;<span class="preprocessor">#define CBREF01_L              (0x0002)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae2d330c3604cf0f846d0d2694107d75b">  827</a></span>&#160;<span class="preprocessor">#define CBREF02_L              (0x0004)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a72de1dc9feb5447b9208099ab5155dbf">  828</a></span>&#160;<span class="preprocessor">#define CBREF03_L              (0x0008)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a53ae61744027a1ffea5dbb01ffcdfc79">  829</a></span>&#160;<span class="preprocessor">#define CBREF04_L              (0x0010)       </span><span class="comment">/* Comp. B Reference 0 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adac384766ce6dfd0316019036f2967e1">  830</a></span>&#160;<span class="preprocessor">#define CBRSEL_L               (0x0020)       </span><span class="comment">/* Comp. B Reference select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf381c85455900558b74891324dfbc51">  831</a></span>&#160;<span class="preprocessor">#define CBRS0_L                (0x0040)       </span><span class="comment">/* Comp. B Reference Source Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3476bd0e64848594b617a659493ecbb3">  832</a></span>&#160;<span class="preprocessor">#define CBRS1_L                (0x0080)       </span><span class="comment">/* Comp. B Reference Source Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/* CBCTL2 Control Bits */</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7ff869d63b2a5395c88ed3832db33434">  835</a></span>&#160;<span class="preprocessor">#define CBREF10_H              (0x0001)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac4b9fc8f62fc74a336606d71674d6de8">  836</a></span>&#160;<span class="preprocessor">#define CBREF11_H              (0x0002)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3737fd0ad648ee252d2b2bd8ec816925">  837</a></span>&#160;<span class="preprocessor">#define CBREF12_H              (0x0004)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0f2c28fb0ad9d843db96111a9abe17da">  838</a></span>&#160;<span class="preprocessor">#define CBREF13_H              (0x0008)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8a8c7e2b1072c5c99540b3175dc33796">  839</a></span>&#160;<span class="preprocessor">#define CBREF14_H              (0x0010)       </span><span class="comment">/* Comp. B Reference 1 Resistor Select Bit : 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0d74fa63d9c13993425f514eddbbceb8">  840</a></span>&#160;<span class="preprocessor">#define CBREFL0_H              (0x0020)       </span><span class="comment">/* Comp. B Reference voltage level Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab1ae444c7631ed9554afbec3a006851e">  841</a></span>&#160;<span class="preprocessor">#define CBREFL1_H              (0x0040)       </span><span class="comment">/* Comp. B Reference voltage level Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4736a1e09efefca93f4a284e31c3b1e6">  842</a></span>&#160;<span class="preprocessor">#define CBREFACC_H             (0x0080)       </span><span class="comment">/* Comp. B Reference Accuracy */</span><span class="preprocessor"></span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad36a983245ac3404757b80cb82ca6ea0">  844</a></span>&#160;<span class="preprocessor">#define CBREF0_0               (0x0000)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 0 : 1/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa48bb5357e334e545223bec8a4edae87">  845</a></span>&#160;<span class="preprocessor">#define CBREF0_1               (0x0001)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 1 : 2/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2061b6543326fbdf19af627c5eacc3d8">  846</a></span>&#160;<span class="preprocessor">#define CBREF0_2               (0x0002)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 2 : 3/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9bb04c6368c8fbb58790dad19a277843">  847</a></span>&#160;<span class="preprocessor">#define CBREF0_3               (0x0003)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 3 : 4/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3d3c473b1fcb26b69d7dc9d2f81d0ba2">  848</a></span>&#160;<span class="preprocessor">#define CBREF0_4               (0x0004)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 4 : 5/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1264255db0633bfc8fd66a0068af54b6">  849</a></span>&#160;<span class="preprocessor">#define CBREF0_5               (0x0005)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 5 : 6/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3f1558c29ebfd12b8b184ea3448d0fb8">  850</a></span>&#160;<span class="preprocessor">#define CBREF0_6               (0x0006)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 6 : 7/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf2a064f84bbc584296a093acc16ecae">  851</a></span>&#160;<span class="preprocessor">#define CBREF0_7               (0x0007)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 7 : 8/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6bbc48d2ac24cab890d9a5ab43653db3">  852</a></span>&#160;<span class="preprocessor">#define CBREF0_8               (0x0008)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 0 : 9/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad223b48f8542d235282dffd5794bab4d">  853</a></span>&#160;<span class="preprocessor">#define CBREF0_9               (0x0009)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 1 : 10/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7fb30e3bd8a63fa887d121172cdde91c">  854</a></span>&#160;<span class="preprocessor">#define CBREF0_10              (0x000A)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 2 : 11/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad2b0a339eff43fa92aa3548e25f142e2">  855</a></span>&#160;<span class="preprocessor">#define CBREF0_11              (0x000B)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 3 : 12/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3c220f6d139c4584870a458fd6f660b6">  856</a></span>&#160;<span class="preprocessor">#define CBREF0_12              (0x000C)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 4 : 13/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a94b53dfa03c0b6a9df94b613596f0ef6">  857</a></span>&#160;<span class="preprocessor">#define CBREF0_13              (0x000D)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 5 : 14/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1a9eca60897e7e11b63243be94ce6bae">  858</a></span>&#160;<span class="preprocessor">#define CBREF0_14              (0x000E)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 6 : 15/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a27d91a2da467354c1582ca4c7257d101">  859</a></span>&#160;<span class="preprocessor">#define CBREF0_15              (0x000F)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 7 : 16/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6fd9d40b71dfe7f713aacd1f3c15ff6c">  860</a></span>&#160;<span class="preprocessor">#define CBREF0_16              (0x0010)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 0 : 17/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad165068c5b3b2dad551da963999fac3e">  861</a></span>&#160;<span class="preprocessor">#define CBREF0_17              (0x0011)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 1 : 18/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a860bcd23a18e0d667fb3cc72116ff29d">  862</a></span>&#160;<span class="preprocessor">#define CBREF0_18              (0x0012)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 2 : 19/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8acea0165db38ece6cb622d9b67c01ec">  863</a></span>&#160;<span class="preprocessor">#define CBREF0_19              (0x0013)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 3 : 20/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6f8ac94ac683de689f7423ba8e7d9570">  864</a></span>&#160;<span class="preprocessor">#define CBREF0_20              (0x0014)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 4 : 21/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae5b2d5201cbd1955708d148e696c93ae">  865</a></span>&#160;<span class="preprocessor">#define CBREF0_21              (0x0015)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 5 : 22/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9eba83e79ab632e3262b5e8117e56e66">  866</a></span>&#160;<span class="preprocessor">#define CBREF0_22              (0x0016)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 6 : 23/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a24c68c7babe41bfc549f9c89ec635eac">  867</a></span>&#160;<span class="preprocessor">#define CBREF0_23              (0x0017)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 7 : 24/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2104c7d7adadc3cc315e75675f55bfb6">  868</a></span>&#160;<span class="preprocessor">#define CBREF0_24              (0x0018)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 0 : 25/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad09d0ea2a3801f9f5bc32d86009a8312">  869</a></span>&#160;<span class="preprocessor">#define CBREF0_25              (0x0019)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 1 : 26/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af36f214ccdd79b436a8b39f35a974cb0">  870</a></span>&#160;<span class="preprocessor">#define CBREF0_26              (0x001A)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 2 : 27/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1161083203bad9fbfc3a6ea880aac8e2">  871</a></span>&#160;<span class="preprocessor">#define CBREF0_27              (0x001B)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 3 : 28/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2d147a98e5d964935a0a88a6838d96e9">  872</a></span>&#160;<span class="preprocessor">#define CBREF0_28              (0x001C)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 4 : 29/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad65603331f821e65d84bcc6d481d7448">  873</a></span>&#160;<span class="preprocessor">#define CBREF0_29              (0x001D)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 5 : 30/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af23b1b09cc468910f27a97892fe0d2c2">  874</a></span>&#160;<span class="preprocessor">#define CBREF0_30              (0x001E)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 6 : 31/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a69e67028c6f8c71d2a6d97e4100f579a">  875</a></span>&#160;<span class="preprocessor">#define CBREF0_31              (0x001F)       </span><span class="comment">/* Comp. B Int. Ref.0 Select 7 : 32/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab63294a781d1a14921e77b6e8d368915">  877</a></span>&#160;<span class="preprocessor">#define CBRS_0                 (0x0000)       </span><span class="comment">/* Comp. B Reference Source 0 : Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab990051be426a79e35d7c7cd9a017c8b">  878</a></span>&#160;<span class="preprocessor">#define CBRS_1                 (0x0040)       </span><span class="comment">/* Comp. B Reference Source 1 : Vcc */</span><span class="preprocessor"></span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7175b39e92782a76ab281955dc1f3555">  879</a></span>&#160;<span class="preprocessor">#define CBRS_2                 (0x0080)       </span><span class="comment">/* Comp. B Reference Source 2 : Shared Ref. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2924d62af9c6eb1e1c6d1c0ffee54486">  880</a></span>&#160;<span class="preprocessor">#define CBRS_3                 (0x00C0)       </span><span class="comment">/* Comp. B Reference Source 3 : Shared Ref. / Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa63b0055fbc9df7798e4516ef7bf589f">  882</a></span>&#160;<span class="preprocessor">#define CBREF1_0               (0x0000)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 0 : 1/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6dd7eee071b6beb6c800128a3d085267">  883</a></span>&#160;<span class="preprocessor">#define CBREF1_1               (0x0100)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 1 : 2/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a30565400364908d323d47bda89790c5f">  884</a></span>&#160;<span class="preprocessor">#define CBREF1_2               (0x0200)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 2 : 3/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad1e47dfefe7d62cfd0cbb9a1b2884e33">  885</a></span>&#160;<span class="preprocessor">#define CBREF1_3               (0x0300)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 3 : 4/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8094ecb2ea21502e7ac35af0aa7eab47">  886</a></span>&#160;<span class="preprocessor">#define CBREF1_4               (0x0400)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 4 : 5/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61fc6a979ec4523ccce7fff74690c874">  887</a></span>&#160;<span class="preprocessor">#define CBREF1_5               (0x0500)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 5 : 6/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af8ab2bea1199e29a3b1ef08586de3c0f">  888</a></span>&#160;<span class="preprocessor">#define CBREF1_6               (0x0600)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 6 : 7/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adc69b2c61c1d879619a6a566ef9c30a1">  889</a></span>&#160;<span class="preprocessor">#define CBREF1_7               (0x0700)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 7 : 8/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7a2ff3aa92c89416fd53c319aec69a0c">  890</a></span>&#160;<span class="preprocessor">#define CBREF1_8               (0x0800)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 0 : 9/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abb99801ff6448bf6ac71ca01cdc57863">  891</a></span>&#160;<span class="preprocessor">#define CBREF1_9               (0x0900)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 1 : 10/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a30eaeadf07d3c36fb0ac9719544b619d">  892</a></span>&#160;<span class="preprocessor">#define CBREF1_10              (0x0A00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 2 : 11/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae32e7253da0b5d9f0535b5fa1ec5082e">  893</a></span>&#160;<span class="preprocessor">#define CBREF1_11              (0x0B00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 3 : 12/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae35266e9bae2356532d5c4df0ca347c0">  894</a></span>&#160;<span class="preprocessor">#define CBREF1_12              (0x0C00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 4 : 13/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af81aa98938bdd1453875013161df003d">  895</a></span>&#160;<span class="preprocessor">#define CBREF1_13              (0x0D00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 5 : 14/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9a8750b0e724a4dfc50b00864a885f38">  896</a></span>&#160;<span class="preprocessor">#define CBREF1_14              (0x0E00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 6 : 15/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#add218273ee2b08ab8327780657336e67">  897</a></span>&#160;<span class="preprocessor">#define CBREF1_15              (0x0F00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 7 : 16/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a724bed6a643091d7e419cef9c53c3eb3">  898</a></span>&#160;<span class="preprocessor">#define CBREF1_16              (0x1000)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 0 : 17/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab3b74ba02c6f5d221d85101033e48025">  899</a></span>&#160;<span class="preprocessor">#define CBREF1_17              (0x1100)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 1 : 18/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a67a3553eeca27b0ba1b7912ad36a54b8">  900</a></span>&#160;<span class="preprocessor">#define CBREF1_18              (0x1200)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 2 : 19/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abfc9e01ffd7348604c14ce6d287525f1">  901</a></span>&#160;<span class="preprocessor">#define CBREF1_19              (0x1300)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 3 : 20/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeba63ca23b0ada8558cf01e697c6ce94">  902</a></span>&#160;<span class="preprocessor">#define CBREF1_20              (0x1400)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 4 : 21/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad59a18b8737784f2805ca3fb602c7cf0">  903</a></span>&#160;<span class="preprocessor">#define CBREF1_21              (0x1500)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 5 : 22/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a086d51bf229b95fd40dbfb0765ddb61d">  904</a></span>&#160;<span class="preprocessor">#define CBREF1_22              (0x1600)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 6 : 23/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a49b4589ab2d89876c830e56fba19f994">  905</a></span>&#160;<span class="preprocessor">#define CBREF1_23              (0x1700)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 7 : 24/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a531c6c69bf25a344d9dd4737bc4b942a">  906</a></span>&#160;<span class="preprocessor">#define CBREF1_24              (0x1800)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 0 : 25/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac0b2909e27d055ee7532db1ee52642c0">  907</a></span>&#160;<span class="preprocessor">#define CBREF1_25              (0x1900)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 1 : 26/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6c4df642c63cdf6c368d16cd74c95436">  908</a></span>&#160;<span class="preprocessor">#define CBREF1_26              (0x1A00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 2 : 27/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae84f2c3bca0fc27bf3dc67d814135aab">  909</a></span>&#160;<span class="preprocessor">#define CBREF1_27              (0x1B00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 3 : 28/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a215ca7a50eeb5b4f934f841ce313a004">  910</a></span>&#160;<span class="preprocessor">#define CBREF1_28              (0x1C00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 4 : 29/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb84a28b87fe185b0bf9d10176050a6d">  911</a></span>&#160;<span class="preprocessor">#define CBREF1_29              (0x1D00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 5 : 30/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a44a88c2b79a96ddb061590c1df72c300">  912</a></span>&#160;<span class="preprocessor">#define CBREF1_30              (0x1E00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 6 : 31/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa8e37d5242c24da07bbc58e8ec9ac14e">  913</a></span>&#160;<span class="preprocessor">#define CBREF1_31              (0x1F00)       </span><span class="comment">/* Comp. B Int. Ref.1 Select 7 : 32/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a030043cc35a0036f415ae603121d0763">  915</a></span>&#160;<span class="preprocessor">#define CBREFL_0               (0x0000)       </span><span class="comment">/* Comp. B Reference voltage level 0 : None */</span><span class="preprocessor"></span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a47782ea34f18995b44342cc797c7c361">  916</a></span>&#160;<span class="preprocessor">#define CBREFL_1               (0x2000)       </span><span class="comment">/* Comp. B Reference voltage level 1 : 1.5V */</span><span class="preprocessor"></span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3424f7f7e914d2b063a0d2f2bb88a433">  917</a></span>&#160;<span class="preprocessor">#define CBREFL_2               (0x4000)       </span><span class="comment">/* Comp. B Reference voltage level 2 : 2.0V  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad0a163b659b690220e1e4150346338da">  918</a></span>&#160;<span class="preprocessor">#define CBREFL_3               (0x6000)       </span><span class="comment">/* Comp. B Reference voltage level 3 : 2.5V  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a65d4db0d3e9ea53c5639962e2e70b4d1">  920</a></span>&#160;<span class="preprocessor">#define CBPD0                  (0x0001)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae7898038b44402274a52de0d9cacd10a">  921</a></span>&#160;<span class="preprocessor">#define CBPD1                  (0x0002)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8c39045e4c610aadef9e29db1fb71bf2">  922</a></span>&#160;<span class="preprocessor">#define CBPD2                  (0x0004)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9a92796d3a8a87085d1b06f5a0f4dea2">  923</a></span>&#160;<span class="preprocessor">#define CBPD3                  (0x0008)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab5a5253c0a5f8d3c4b4d6b1f257cace0">  924</a></span>&#160;<span class="preprocessor">#define CBPD4                  (0x0010)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a82f737cbe4c4c880c4f74fb4384d0294">  925</a></span>&#160;<span class="preprocessor">#define CBPD5                  (0x0020)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5cc57f93570848c2f13bfb43401839b6">  926</a></span>&#160;<span class="preprocessor">#define CBPD6                  (0x0040)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2fda95b383d3d65ea9e37bd17cb8ce4d">  927</a></span>&#160;<span class="preprocessor">#define CBPD7                  (0x0080)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a34fa971ff0f2bcc8c560409e87dc9fb1">  928</a></span>&#160;<span class="preprocessor">#define CBPD8                  (0x0100)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1d59ce6a21e559a6eb136d9f03a60c59">  929</a></span>&#160;<span class="preprocessor">#define CBPD9                  (0x0200)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af20a54dd8a72c4dedb02ef7bba7a0b61">  930</a></span>&#160;<span class="preprocessor">#define CBPD10                 (0x0400)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a703d0551829108f4c07894d34c66fc29">  931</a></span>&#160;<span class="preprocessor">#define CBPD11                 (0x0800)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a216a5a53dfdcb347ccf18ef67b84b799">  932</a></span>&#160;<span class="preprocessor">#define CBPD12                 (0x1000)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af7fdc3d94ae7d15e0243770b5e9675e8">  933</a></span>&#160;<span class="preprocessor">#define CBPD13                 (0x2000)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab8e04eb27a882af4ab1c7d1d178fb3d7">  934</a></span>&#160;<span class="preprocessor">#define CBPD14                 (0x4000)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adc519afac292a3a96d81d32a1fa2ea40">  935</a></span>&#160;<span class="preprocessor">#define CBPD15                 (0x8000)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a38d5fb093c83b80d25d823f8716165bc">  937</a></span>&#160;<span class="preprocessor">#define CBPD0_L                (0x0001)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afdb60eca30d9988be98a590ba59dd2d5">  938</a></span>&#160;<span class="preprocessor">#define CBPD1_L                (0x0002)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acbfeddbe1daea334b1fb8fc9e2bec003">  939</a></span>&#160;<span class="preprocessor">#define CBPD2_L                (0x0004)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a814098a0405f6f0646b305d668d3dd03">  940</a></span>&#160;<span class="preprocessor">#define CBPD3_L                (0x0008)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0770eb8b6f425a540d1ec713ddb232ba">  941</a></span>&#160;<span class="preprocessor">#define CBPD4_L                (0x0010)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a89b59caeff628fc2bcf32841a6bc64ce">  942</a></span>&#160;<span class="preprocessor">#define CBPD5_L                (0x0020)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6f4be28f7d7883813df65eaf97ef582a">  943</a></span>&#160;<span class="preprocessor">#define CBPD6_L                (0x0040)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a42379481629e7459f8ca11d930a4837c">  944</a></span>&#160;<span class="preprocessor">#define CBPD7_L                (0x0080)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad79d2b16dd93d44f6900c80d0c855c80">  946</a></span>&#160;<span class="preprocessor">#define CBPD8_H                (0x0001)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7fe754c53783b940b62de8b2f0099685">  947</a></span>&#160;<span class="preprocessor">#define CBPD9_H                (0x0002)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a74ff9db9c4129cd94ff9c8542353f569">  948</a></span>&#160;<span class="preprocessor">#define CBPD10_H               (0x0004)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad5b21878b0409c45e7f35ca34f7f5c3d">  949</a></span>&#160;<span class="preprocessor">#define CBPD11_H               (0x0008)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a38e94470352f91b1d9a8e970d7a51b5c">  950</a></span>&#160;<span class="preprocessor">#define CBPD12_H               (0x0010)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab51baf79c9c8db7f309b93de0e47f933">  951</a></span>&#160;<span class="preprocessor">#define CBPD13_H               (0x0020)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aad982f7f6363c20f46de7b06c3e39a96">  952</a></span>&#160;<span class="preprocessor">#define CBPD14_H               (0x0040)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7c8d927a6a9dd61529d3f446973aebba">  953</a></span>&#160;<span class="preprocessor">#define CBPD15_H               (0x0080)       </span><span class="comment">/* Comp. B Disable Input Buffer of Port Register .15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">/* CBINT Control Bits */</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af7630196e9c3ac213d51683fdaf70e1c">  956</a></span>&#160;<span class="preprocessor">#define CBIFG                  (0x0001)       </span><span class="comment">/* Comp. B Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab9043e8cfc146921efb4e69fbe85d185">  957</a></span>&#160;<span class="preprocessor">#define CBIIFG                 (0x0002)       </span><span class="comment">/* Comp. B Interrupt Flag Inverted Polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">//#define RESERVED             (0x0004)  /* Comp. B */</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">//#define RESERVED             (0x0008)  /* Comp. B */</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">//#define RESERVED             (0x0010)  /* Comp. B */</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">//#define RESERVED             (0x0020)  /* Comp. B */</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">//#define RESERVED             (0x0040)  /* Comp. B */</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">//#define RESERVED             (0x0080)  /* Comp. B */</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aad09f9ca18887c1e8653b2f8c146daa4">  964</a></span>&#160;<span class="preprocessor">#define CBIE                   (0x0100)       </span><span class="comment">/* Comp. B Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61c06442a4e219ad386c02563dcec8ea">  965</a></span>&#160;<span class="preprocessor">#define CBIIE                  (0x0200)       </span><span class="comment">/* Comp. B Interrupt Enable Inverted Polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">//#define RESERVED             (0x0400)  /* Comp. B */</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">//#define RESERVED             (0x0800)  /* Comp. B */</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">//#define RESERVED             (0x1000)  /* Comp. B */</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">//#define RESERVED             (0x2000)  /* Comp. B */</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">//#define RESERVED             (0x4000)  /* Comp. B */</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">//#define RESERVED             (0x8000)  /* Comp. B */</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">/* CBINT Control Bits */</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2c72d5f94b4ac2dc01cfa60ad69a7870">  974</a></span>&#160;<span class="preprocessor">#define CBIFG_L                (0x0001)       </span><span class="comment">/* Comp. B Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aab2c313de5905b530e492a4331dee649">  975</a></span>&#160;<span class="preprocessor">#define CBIIFG_L               (0x0002)       </span><span class="comment">/* Comp. B Interrupt Flag Inverted Polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">//#define RESERVED             (0x0004)  /* Comp. B */</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">//#define RESERVED             (0x0008)  /* Comp. B */</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">//#define RESERVED             (0x0010)  /* Comp. B */</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">//#define RESERVED             (0x0020)  /* Comp. B */</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">//#define RESERVED             (0x0040)  /* Comp. B */</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">//#define RESERVED             (0x0080)  /* Comp. B */</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">//#define RESERVED             (0x0400)  /* Comp. B */</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">//#define RESERVED             (0x0800)  /* Comp. B */</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">//#define RESERVED             (0x1000)  /* Comp. B */</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">//#define RESERVED             (0x2000)  /* Comp. B */</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">//#define RESERVED             (0x4000)  /* Comp. B */</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">//#define RESERVED             (0x8000)  /* Comp. B */</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">/* CBINT Control Bits */</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">//#define RESERVED             (0x0004)  /* Comp. B */</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">//#define RESERVED             (0x0008)  /* Comp. B */</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">//#define RESERVED             (0x0010)  /* Comp. B */</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">//#define RESERVED             (0x0020)  /* Comp. B */</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">//#define RESERVED             (0x0040)  /* Comp. B */</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">//#define RESERVED             (0x0080)  /* Comp. B */</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3defb2269a45d30d3f9c560322ed4f41">  996</a></span>&#160;<span class="preprocessor">#define CBIE_H                 (0x0001)       </span><span class="comment">/* Comp. B Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a90be9a28d27dbd5d39f0de8d1f4832a9">  997</a></span>&#160;<span class="preprocessor">#define CBIIE_H                (0x0002)       </span><span class="comment">/* Comp. B Interrupt Enable Inverted Polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">//#define RESERVED             (0x0400)  /* Comp. B */</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">//#define RESERVED             (0x0800)  /* Comp. B */</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">//#define RESERVED             (0x1000)  /* Comp. B */</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//#define RESERVED             (0x2000)  /* Comp. B */</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">//#define RESERVED             (0x4000)  /* Comp. B */</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">//#define RESERVED             (0x8000)  /* Comp. B */</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">/* CBIV Definitions */</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acbcabc8effdde23a43c7dd6bf3f2ccc9"> 1006</a></span>&#160;<span class="preprocessor">#define CBIV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9dded9a055c34814acaf46c8b0f96c5c"> 1007</a></span>&#160;<span class="preprocessor">#define CBIV_CBIFG             (0x0002)       </span><span class="comment">/* CBIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a282a6e5a8103d4d7b33a89079949f07b"> 1008</a></span>&#160;<span class="preprocessor">#define CBIV_CBIIFG            (0x0004)       </span><span class="comment">/* CBIIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">* CC1101 Radio Interface</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a92206b3b78abaf9b7011bbabfe02b6a1"> 1013</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_CC1101__                 </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5ad2fb80158bf9593f1a396196a2da29"> 1014</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_CC1101__ 0x0F00</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6fe8d1756ac0bbd5cc31044f7a446c24"> 1015</a></span>&#160;<span class="preprocessor">#define RF1A_BASE              __MSP430_BASEADDRESS_CC1101__</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AIFCTL0);                        <span class="comment">/* Radio interface control register 0 */</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFCTL0_L);                       <span class="comment">/* Radio interface control register 0 */</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFCTL0_H);                       <span class="comment">/* Radio interface control register 0 */</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AIFCTL1);                        <span class="comment">/* Radio interface control register 1 */</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFCTL1_L);                       <span class="comment">/* Radio interface control register 1 */</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFCTL1_H);                       <span class="comment">/* Radio interface control register 1 */</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abff75c36ce42c86a9c88e29fc395a744"> 1023</a></span>&#160;<span class="preprocessor">#define  RF1AIFIFG             RF1AIFCTL1_L   </span><span class="comment">/* Radio interface interrupt flag register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaabf1471ab01d22c9e39e2c2353a567e"> 1024</a></span>&#160;<span class="preprocessor">#define  RF1AIFIE              RF1AIFCTL1_H   </span><span class="comment">/* Radio interface interrupt enable register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AIFCTL2);                        <span class="comment">/* (Radio interface control register 2) */</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFCTL2_L);                       <span class="comment">/* (Radio interface control register 2) */</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFCTL2_H);                       <span class="comment">/* (Radio interface control register 2) */</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AIFERR);                         <span class="comment">/* Radio interface error flag register */</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFERR_L);                        <span class="comment">/* Radio interface error flag register */</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFERR_H);                        <span class="comment">/* Radio interface error flag register */</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AIFERRV);                        <span class="comment">/* Radio interface error vector word register */</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFERRV_L);                       <span class="comment">/* Radio interface error vector word register */</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFERRV_H);                       <span class="comment">/* Radio interface error vector word register */</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AIFIV);                          <span class="comment">/* Radio interface interrupt vector word register */</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFIV_L);                         <span class="comment">/* Radio interface interrupt vector word register */</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFIV_H);                         <span class="comment">/* Radio interface interrupt vector word register */</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AINSTRW);                        <span class="comment">/* Radio instruction word register */</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AINSTRW_L);                       <span class="comment">/* Radio instruction word register */</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AINSTRW_H);                       <span class="comment">/* Radio instruction word register */</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6aea3558ad2aca3bc58f13419cea7140"> 1040</a></span>&#160;<span class="preprocessor">#define  RF1ADINB              RF1AINSTRW_L   </span><span class="comment">/* Radio instruction byte register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a16eeb4b22d33b9d146323bdfb22f9963"> 1041</a></span>&#160;<span class="preprocessor">#define  RF1AINSTRB            RF1AINSTRW_H   </span><span class="comment">/* Radio byte data in register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AINSTR1W);                       <span class="comment">/* Radio instruction 1-byte register with autoread */</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AINSTR1W_L);                      <span class="comment">/* Radio instruction 1-byte register with autoread */</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AINSTR1W_H);                      <span class="comment">/* Radio instruction 1-byte register with autoread */</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4005125b3fd216c3edd9c297eb06b1f9"> 1045</a></span>&#160;<span class="preprocessor">#define  RF1AINSTR1B           RF1AINSTR1W_H  </span><span class="comment">/* Radio instruction 1-byte register with autoread */</span><span class="preprocessor"></span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AINSTR2W);                       <span class="comment">/* Radio instruction 2-byte register with autoread */</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AINSTR2W_L);                      <span class="comment">/* Radio instruction 2-byte register with autoread */</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AINSTR2W_H);                      <span class="comment">/* Radio instruction 2-byte register with autoread */</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a181cbf0397f25700264e9d2f48e5c087"> 1049</a></span>&#160;<span class="preprocessor">#define  RF1AINSTR2B           RF1AINSTR1W_H  </span><span class="comment">/* Radio instruction 2-byte register with autoread */</span><span class="preprocessor"></span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1ADINW);                          <span class="comment">/* Radio word data in register */</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ADINW_L);                         <span class="comment">/* Radio word data in register */</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ADINW_H);                         <span class="comment">/* Radio word data in register */</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1ASTAT0W);                        <span class="comment">/* Radio status word register without auto-read */</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ASTAT0W_L);                       <span class="comment">/* Radio status word register without auto-read */</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ASTAT0W_H);                       <span class="comment">/* Radio status word register without auto-read */</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a33969f78e7f07e8b160405936fe97307"> 1057</a></span>&#160;<span class="preprocessor">#define  RF1ADOUT0B            RF1ASTAT0W_L   </span><span class="comment">/* Radio byte data out register without auto-read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af6d33d96d7cf112caf3677dae71c1267"> 1058</a></span>&#160;<span class="preprocessor">#define  RF1ASTAT0B            RF1ASTAT0W_H   </span><span class="comment">/* Radio status byte register without auto-read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4b5d79cacb30a53d6dbb78e7357b2abc"> 1059</a></span>&#160;<span class="preprocessor">#define  RF1ASTATW             RF1ASTAT0W     </span><span class="comment">/* Radio status word register without auto-read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0fde82ce10f3c029df90271ddafc4f82"> 1060</a></span>&#160;<span class="preprocessor">#define  RF1ADOUTB             RF1ASTAT0W_L   </span><span class="comment">/* Radio byte data out register without auto-read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1dd326cff57f920b06851c078a651991"> 1061</a></span>&#160;<span class="preprocessor">#define  RF1ASTATB             RF1ASTAT0W_H   </span><span class="comment">/* Radio status byte register without auto-read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1ASTAT1W);                        <span class="comment">/* Radio status word register with 1-byte auto-read */</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ASTAT1W_L);                       <span class="comment">/* Radio status word register with 1-byte auto-read */</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ASTAT1W_H);                       <span class="comment">/* Radio status word register with 1-byte auto-read */</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3aa441aa32ec0925487a32b9161a27b5"> 1065</a></span>&#160;<span class="preprocessor">#define  RF1ADOUT1B            RF1ASTAT1W_L   </span><span class="comment">/* Radio byte data out register with 1-byte auto-read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac746a6d636504df84e5b127b2e45f077"> 1066</a></span>&#160;<span class="preprocessor">#define  RF1ASTAT1B            RF1ASTAT1W_H   </span><span class="comment">/* Radio status byte register with 1-byte auto-read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1ASTAT2W);                        <span class="comment">/* Radio status word register with 2-byte auto-read */</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ASTAT2W_L);                       <span class="comment">/* Radio status word register with 2-byte auto-read */</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ASTAT2W_H);                       <span class="comment">/* Radio status word register with 2-byte auto-read */</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad6180366934bfb167dbd9df273aa80c4"> 1070</a></span>&#160;<span class="preprocessor">#define  RF1ADOUT2B            RF1ASTAT2W_L   </span><span class="comment">/* Radio byte data out register with 2-byte auto-read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0d56c4277c1b9336cc5c78c3e6a15130"> 1071</a></span>&#160;<span class="preprocessor">#define  RF1ASTAT2B            RF1ASTAT2W_H   </span><span class="comment">/* Radio status byte register with 2-byte auto-read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1ADOUT0W);                        <span class="comment">/* Radio core word data out register without auto-read */</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ADOUT0W_L);                       <span class="comment">/* Radio core word data out register without auto-read */</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ADOUT0W_H);                       <span class="comment">/* Radio core word data out register without auto-read */</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab009a96328d7a3134f70cae711f519f1"> 1075</a></span>&#160;<span class="preprocessor">#define  RF1ADOUTW             RF1ADOUT0W     </span><span class="comment">/* Radio core word data out register without auto-read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a550b202cf1894ab9be2c3c420a30e278"> 1076</a></span>&#160;<span class="preprocessor">#define  RF1ADOUTW_L           RF1ADOUT0W_L   </span><span class="comment">/* Radio core word data out register without auto-read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9f218a7e6c5b7aa2cb6a602e9a4aab95"> 1077</a></span>&#160;<span class="preprocessor">#define  RF1ADOUTW_H           RF1ADOUT0W_H   </span><span class="comment">/* Radio core word data out register without auto-read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1ADOUT1W);                        <span class="comment">/* Radio core word data out register with 1-byte auto-read */</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ADOUT1W_L);                       <span class="comment">/* Radio core word data out register with 1-byte auto-read */</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ADOUT1W_H);                       <span class="comment">/* Radio core word data out register with 1-byte auto-read */</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1ADOUT2W);                        <span class="comment">/* Radio core word data out register with 2-byte auto-read */</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ADOUT2W_L);                       <span class="comment">/* Radio core word data out register with 2-byte auto-read */</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ADOUT2W_H);                       <span class="comment">/* Radio core word data out register with 2-byte auto-read */</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AIN);                            <span class="comment">/* Radio core signal input register */</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIN_L);                           <span class="comment">/* Radio core signal input register */</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIN_H);                           <span class="comment">/* Radio core signal input register */</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AIFG);                           <span class="comment">/* Radio core interrupt flag register */</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFG_L);                          <span class="comment">/* Radio core interrupt flag register */</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIFG_H);                          <span class="comment">/* Radio core interrupt flag register */</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AIES);                           <span class="comment">/* Radio core interrupt edge select register */</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIES_L);                          <span class="comment">/* Radio core interrupt edge select register */</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIES_H);                          <span class="comment">/* Radio core interrupt edge select register */</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AIE);                            <span class="comment">/* Radio core interrupt enable register */</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIE_L);                           <span class="comment">/* Radio core interrupt enable register */</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIE_H);                           <span class="comment">/* Radio core interrupt enable register */</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1AIV);                            <span class="comment">/* Radio core interrupt vector word register */</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIV_L);                           <span class="comment">/* Radio core interrupt vector word register */</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1AIV_H);                           <span class="comment">/* Radio core interrupt vector word register */</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1ARXFIFO);                        <span class="comment">/* Direct receive FIFO access register */</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ARXFIFO_L);                       <span class="comment">/* Direct receive FIFO access register */</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ARXFIFO_H);                       <span class="comment">/* Direct receive FIFO access register */</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RF1ATXFIFO);                        <span class="comment">/* Direct transmit FIFO access register */</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ATXFIFO_L);                       <span class="comment">/* Direct transmit FIFO access register */</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RF1ATXFIFO_H);                       <span class="comment">/* Direct transmit FIFO access register */</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">/* RF1AIFCTL0 Control Bits */</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4a85bd8a59dd9ea6b012e4cbbf80c3ef"> 1107</a></span>&#160;<span class="preprocessor">#define RFFIFOEN               (0x0001)       </span><span class="comment">/* CC1101 Direct FIFO access enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a90be128267bc3938b5414f28cf5215ec"> 1108</a></span>&#160;<span class="preprocessor">#define RFENDIAN               (0x0002)       </span><span class="comment">/* CC1101 Disable endianness conversion */</span><span class="preprocessor"></span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">/* RF1AIFCTL0 Control Bits */</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a25009fa9c56ea5a26c196757e8ba192b"> 1111</a></span>&#160;<span class="preprocessor">#define RFFIFOEN_L             (0x0001)       </span><span class="comment">/* CC1101 Direct FIFO access enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61d69d27e426dd2696245d73f9a7e8a4"> 1112</a></span>&#160;<span class="preprocessor">#define RFENDIAN_L             (0x0002)       </span><span class="comment">/* CC1101 Disable endianness conversion */</span><span class="preprocessor"></span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">/* RF1AIFCTL1 Control Bits */</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aee6f60811c711d646986a58b739e0676"> 1115</a></span>&#160;<span class="preprocessor">#define RFRXIFG                (0x0001)       </span><span class="comment">/* Radio interface direct FIFO access receive interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac23bb91cba35badf5c672bd4b2d2a18d"> 1116</a></span>&#160;<span class="preprocessor">#define RFTXIFG                (0x0002)       </span><span class="comment">/* Radio interface direct FIFO access transmit interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a97e6e5fa115e82220cb6d062ea90e81e"> 1117</a></span>&#160;<span class="preprocessor">#define RFERRIFG               (0x0004)       </span><span class="comment">/* Radio interface error interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8173d79db010df1b3f0658f3cbb2304e"> 1118</a></span>&#160;<span class="preprocessor">#define RFINSTRIFG             (0x0010)       </span><span class="comment">/* Radio interface instruction interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aad4b77280ada2b7d38f6e69704ff5db7"> 1119</a></span>&#160;<span class="preprocessor">#define RFDINIFG               (0x0020)       </span><span class="comment">/* Radio interface data in interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad1dbb2da25940b6327237fdb01d9a8a7"> 1120</a></span>&#160;<span class="preprocessor">#define RFSTATIFG              (0x0040)       </span><span class="comment">/* Radio interface status interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a18da5f926f1eb0449dd29d6348cc6dd3"> 1121</a></span>&#160;<span class="preprocessor">#define RFDOUTIFG              (0x0080)       </span><span class="comment">/* Radio interface data out interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abb25b71171202d4876b5876f11821a1b"> 1122</a></span>&#160;<span class="preprocessor">#define RFRXIE                 (0x0100)       </span><span class="comment">/* Radio interface direct FIFO access receive interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a29b5133a9417cc3da82fa1294295bba5"> 1123</a></span>&#160;<span class="preprocessor">#define RFTXIE                 (0x0200)       </span><span class="comment">/* Radio interface direct FIFO access transmit interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a20eb7e242964cfe4594f5eaf456aca6a"> 1124</a></span>&#160;<span class="preprocessor">#define RFERRIE                (0x0400)       </span><span class="comment">/* Radio interface error interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae8fab725b4c8c59f2c492a4b5bda2e5e"> 1125</a></span>&#160;<span class="preprocessor">#define RFINSTRIE              (0x1000)       </span><span class="comment">/* Radio interface instruction interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab167f15cde51c1c499c514a457ad8e78"> 1126</a></span>&#160;<span class="preprocessor">#define RFDINIE                (0x2000)       </span><span class="comment">/* Radio interface data in interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a50e74e5ae9e88c9980dfa346832a2779"> 1127</a></span>&#160;<span class="preprocessor">#define RFSTATIE               (0x4000)       </span><span class="comment">/* Radio interface status interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a840c4805dbe41631fedc54c41ac5446f"> 1128</a></span>&#160;<span class="preprocessor">#define RFDOUTIE               (0x8000)       </span><span class="comment">/* Radio interface data out interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">/* RF1AIFCTL1 Control Bits */</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0455b89d1f1409cae63112b376c46e6f"> 1131</a></span>&#160;<span class="preprocessor">#define RFRXIFG_L              (0x0001)       </span><span class="comment">/* Radio interface direct FIFO access receive interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac389ee77d54f10cb7a50e8501a0918af"> 1132</a></span>&#160;<span class="preprocessor">#define RFTXIFG_L              (0x0002)       </span><span class="comment">/* Radio interface direct FIFO access transmit interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a74505957c1215239e33d85565b758211"> 1133</a></span>&#160;<span class="preprocessor">#define RFERRIFG_L             (0x0004)       </span><span class="comment">/* Radio interface error interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae1c9ccd29ffb237999157622ba8eb7ab"> 1134</a></span>&#160;<span class="preprocessor">#define RFINSTRIFG_L           (0x0010)       </span><span class="comment">/* Radio interface instruction interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8e8c2fdbfd71cde1821ba956715fd184"> 1135</a></span>&#160;<span class="preprocessor">#define RFDINIFG_L             (0x0020)       </span><span class="comment">/* Radio interface data in interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa6739f97ad0bc8b992fce334ddb4ceb2"> 1136</a></span>&#160;<span class="preprocessor">#define RFSTATIFG_L            (0x0040)       </span><span class="comment">/* Radio interface status interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adb58d73b1e8c19906599a81bb0e63ad3"> 1137</a></span>&#160;<span class="preprocessor">#define RFDOUTIFG_L            (0x0080)       </span><span class="comment">/* Radio interface data out interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">/* RF1AIFCTL1 Control Bits */</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa9ad9247bd2fa7f1b0d1cda80c4567e8"> 1140</a></span>&#160;<span class="preprocessor">#define RFRXIE_H               (0x0001)       </span><span class="comment">/* Radio interface direct FIFO access receive interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acb97e8fcf91aacd710db438479d49c3b"> 1141</a></span>&#160;<span class="preprocessor">#define RFTXIE_H               (0x0002)       </span><span class="comment">/* Radio interface direct FIFO access transmit interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab65262bf89514127ac575676d85b279a"> 1142</a></span>&#160;<span class="preprocessor">#define RFERRIE_H              (0x0004)       </span><span class="comment">/* Radio interface error interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a96485647e7a61423e2eb2dcc27b159aa"> 1143</a></span>&#160;<span class="preprocessor">#define RFINSTRIE_H            (0x0010)       </span><span class="comment">/* Radio interface instruction interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad51670460a21c072bbc085e34de2409e"> 1144</a></span>&#160;<span class="preprocessor">#define RFDINIE_H              (0x0020)       </span><span class="comment">/* Radio interface data in interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a485d3bfa534e6434a5e43097163a70ac"> 1145</a></span>&#160;<span class="preprocessor">#define RFSTATIE_H             (0x0040)       </span><span class="comment">/* Radio interface status interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc82127198366cb5fda75aa149feb5e2"> 1146</a></span>&#160;<span class="preprocessor">#define RFDOUTIE_H             (0x0080)       </span><span class="comment">/* Radio interface data out interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">/* RF1AIFERR Control Bits */</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a433ddc806e75ccd93c3319660a675ce4"> 1149</a></span>&#160;<span class="preprocessor">#define LVERR                  (0x0001)       </span><span class="comment">/* Low Core Voltage Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9d300692e77f7fe6fac9ef27720814e3"> 1150</a></span>&#160;<span class="preprocessor">#define OPERR                  (0x0002)       </span><span class="comment">/* Operand Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7acd05993f001ce64575f2742dd023ae"> 1151</a></span>&#160;<span class="preprocessor">#define OUTERR                 (0x0004)       </span><span class="comment">/* Output data not available Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a753e5fc4d21e762d7dbb621f42555a0e"> 1152</a></span>&#160;<span class="preprocessor">#define OPOVERR                (0x0008)       </span><span class="comment">/* Operand Overwrite Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">/* RF1AIFERR Control Bits */</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a80921d61f27699626c7ceba86a2413eb"> 1155</a></span>&#160;<span class="preprocessor">#define LVERR_L                (0x0001)       </span><span class="comment">/* Low Core Voltage Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afaff1f3c5f03f561b86203a534a9d6d7"> 1156</a></span>&#160;<span class="preprocessor">#define OPERR_L                (0x0002)       </span><span class="comment">/* Operand Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8a141aaa3c4ea9aeed01b9a39ab93c5d"> 1157</a></span>&#160;<span class="preprocessor">#define OUTERR_L               (0x0004)       </span><span class="comment">/* Output data not available Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a263aa0542f47c690ff58461a0b89509d"> 1158</a></span>&#160;<span class="preprocessor">#define OPOVERR_L              (0x0008)       </span><span class="comment">/* Operand Overwrite Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">/* RF1AIFERRV Definitions */</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a88ce0a5193ecb82b12cbbd080390b079"> 1161</a></span>&#160;<span class="preprocessor">#define RF1AIFERRV_NONE        (0x0000)       </span><span class="comment">/* No Error pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a813b65e7fd0f06176c7c70fe6e06a468"> 1162</a></span>&#160;<span class="preprocessor">#define RF1AIFERRV_LVERR       (0x0002)       </span><span class="comment">/* Low core voltage error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeb76e42c15fba2291501006a007e3086"> 1163</a></span>&#160;<span class="preprocessor">#define RF1AIFERRV_OPERR       (0x0004)       </span><span class="comment">/* Operand Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aab86ce6593d5b4d012c7031f639719b1"> 1164</a></span>&#160;<span class="preprocessor">#define RF1AIFERRV_OUTERR      (0x0006)       </span><span class="comment">/* Output data not available Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aab7fa6e946dca18105054d594c150a37"> 1165</a></span>&#160;<span class="preprocessor">#define RF1AIFERRV_OPOVERR     (0x0008)       </span><span class="comment">/* Operand Overwrite Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/* RF1AIFIV Definitions */</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af41d35282e688e8d0992cf6cff103456"> 1168</a></span>&#160;<span class="preprocessor">#define RF1AIFIV_NONE          (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3d36d5bfafbc6a35ab8cce6799db4925"> 1169</a></span>&#160;<span class="preprocessor">#define RF1AIFIV_RFERRIFG      (0x0002)       </span><span class="comment">/* Radio interface error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac2b4ad3425e52aaee4e45e9345cb581c"> 1170</a></span>&#160;<span class="preprocessor">#define RF1AIFIV_RFDOUTIFG     (0x0004)       </span><span class="comment">/* Radio i/f data out */</span><span class="preprocessor"></span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa7982367824d7b23817000851de5f2a1"> 1171</a></span>&#160;<span class="preprocessor">#define RF1AIFIV_RFSTATIFG     (0x0006)       </span><span class="comment">/* Radio i/f status out */</span><span class="preprocessor"></span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9ffbed35cf153ec069dfad8301f07128"> 1172</a></span>&#160;<span class="preprocessor">#define RF1AIFIV_RFDINIFG      (0x0008)       </span><span class="comment">/* Radio i/f data in */</span><span class="preprocessor"></span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1d1bb16d0a9521ebae91811ed82016db"> 1173</a></span>&#160;<span class="preprocessor">#define RF1AIFIV_RFINSTRIFG    (0x000A)       </span><span class="comment">/* Radio i/f instruction in */</span><span class="preprocessor"></span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">/* RF1AIV Definitions */</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a08165df8ad9b999909c25c602611e9ec"> 1176</a></span>&#160;<span class="preprocessor">#define RF1AIV_NONE            (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a87162431a7243923a8ed68191329056f"> 1177</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG0          (0x0002)       </span><span class="comment">/* RFIFG0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0570a562bbe89ae1842f345de8ed95e4"> 1178</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG1          (0x0004)       </span><span class="comment">/* RFIFG1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab09dc75c335ca371998c8a1e2a87ed26"> 1179</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG2          (0x0006)       </span><span class="comment">/* RFIFG2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae2550603b7b1109458bcbc55a4c22aec"> 1180</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG3          (0x0008)       </span><span class="comment">/* RFIFG3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac07a118256de2a40b8e1a1cf1e4bc470"> 1181</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG4          (0x000A)       </span><span class="comment">/* RFIFG4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3b071ee2a17aac2b57ee4679ef0f376a"> 1182</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG5          (0x000C)       </span><span class="comment">/* RFIFG5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a652b8caeeddfcca2ce4762f9fcdabeb5"> 1183</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG6          (0x000E)       </span><span class="comment">/* RFIFG6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a77aa224943f23b682214836ab00ffbd3"> 1184</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG7          (0x0010)       </span><span class="comment">/* RFIFG7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a97d1248f125f6068232305f34ee3744f"> 1185</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG8          (0x0012)       </span><span class="comment">/* RFIFG8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3690f0c895e407bdc3a06f6d052cc5fe"> 1186</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG9          (0x0014)       </span><span class="comment">/* RFIFG9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7b5cafd9855cec8d0a8d4f51fe2e51ae"> 1187</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG10         (0x0016)       </span><span class="comment">/* RFIFG10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aee62e655c8c1a48a5cf08d8794188f66"> 1188</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG11         (0x0018)       </span><span class="comment">/* RFIFG11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7d9d62e76c984d3a6c5ad30483b0de21"> 1189</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG12         (0x001A)       </span><span class="comment">/* RFIFG12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a51ed1471c7e9defe2bbb46342d2a94a2"> 1190</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG13         (0x001C)       </span><span class="comment">/* RFIFG13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acef838e92374b52b40a236b440e05e27"> 1191</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG14         (0x001E)       </span><span class="comment">/* RFIFG14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a900061deac2661633f224f6d88eb4d84"> 1192</a></span>&#160;<span class="preprocessor">#define RF1AIV_RFIFG15         (0x0020)       </span><span class="comment">/* RFIFG15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">// Radio Core Registers</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9da836dbbf177b6f1912355cf62cb73d"> 1195</a></span>&#160;<span class="preprocessor">#define IOCFG2                 0x00           </span><span class="comment">/*  IOCFG2   - GDO2 output pin configuration  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a53a1d054e4f61a08fce122ac0fbd520e"> 1196</a></span>&#160;<span class="preprocessor">#define IOCFG1                 0x01           </span><span class="comment">/*  IOCFG1   - GDO1 output pin configuration  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa05cfcf3fc75713dc691d1ead9e05736"> 1197</a></span>&#160;<span class="preprocessor">#define IOCFG0                 0x02           </span><span class="comment">/*  IOCFG1   - GDO0 output pin configuration  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a33642600de6c703bb5122234d4a8dec6"> 1198</a></span>&#160;<span class="preprocessor">#define FIFOTHR                0x03           </span><span class="comment">/*  FIFOTHR  - RX FIFO and TX FIFO thresholds */</span><span class="preprocessor"></span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad41ec329474c8e0c7d2c9f7bbc729c83"> 1199</a></span>&#160;<span class="preprocessor">#define SYNC1                  0x04           </span><span class="comment">/*  SYNC1    - Sync word, high byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a15ee00f2e8b514a2f2dd3be3ba2cf00d"> 1200</a></span>&#160;<span class="preprocessor">#define SYNC0                  0x05           </span><span class="comment">/*  SYNC0    - Sync word, low byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeb4aac5f7c9599c10c864d0353cf6bce"> 1201</a></span>&#160;<span class="preprocessor">#define PKTLEN                 0x06           </span><span class="comment">/*  PKTLEN   - Packet length */</span><span class="preprocessor"></span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a677bd90f5ee6fe7cf9e1388785b6b1bc"> 1202</a></span>&#160;<span class="preprocessor">#define PKTCTRL1               0x07           </span><span class="comment">/*  PKTCTRL1 - Packet automation control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a47cb7d5d48dd0e71781409815d4fbbfa"> 1203</a></span>&#160;<span class="preprocessor">#define PKTCTRL0               0x08           </span><span class="comment">/*  PKTCTRL0 - Packet automation control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac9f31f726d2933782e2efda7136a25fd"> 1204</a></span>&#160;<span class="preprocessor">#define ADDR                   0x09           </span><span class="comment">/*  ADDR     - Device address */</span><span class="preprocessor"></span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a27cd13ed559b193e4a35fc9a6005b1ae"> 1205</a></span>&#160;<span class="preprocessor">#define CHANNR                 0x0A           </span><span class="comment">/*  CHANNR   - Channel number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8ff86e3979c5f096719c1aaacedd2a82"> 1206</a></span>&#160;<span class="preprocessor">#define FSCTRL1                0x0B           </span><span class="comment">/*  FSCTRL1  - Frequency synthesizer control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af50bd30a5ae1be32bf83c054552cbc8a"> 1207</a></span>&#160;<span class="preprocessor">#define FSCTRL0                0x0C           </span><span class="comment">/*  FSCTRL0  - Frequency synthesizer control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1c7beac2b32c50b9c86877e146c442c3"> 1208</a></span>&#160;<span class="preprocessor">#define FREQ2                  0x0D           </span><span class="comment">/*  FREQ2    - Frequency control word, high byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a80cabcfa28f947501898b1cdc2ffa5df"> 1209</a></span>&#160;<span class="preprocessor">#define FREQ1                  0x0E           </span><span class="comment">/*  FREQ1    - Frequency control word, middle byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adf6c435c455a2f169dd8b0361cdcbb1c"> 1210</a></span>&#160;<span class="preprocessor">#define FREQ0                  0x0F           </span><span class="comment">/*  FREQ0    - Frequency control word, low byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a38cf085a5cfeb29e4b1b90ae764047b2"> 1211</a></span>&#160;<span class="preprocessor">#define MDMCFG4                0x10           </span><span class="comment">/*  MDMCFG4  - Modem configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a589e4d4ef33f73e8b2db027147ba7be4"> 1212</a></span>&#160;<span class="preprocessor">#define MDMCFG3                0x11           </span><span class="comment">/*  MDMCFG3  - Modem configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac5750cb986d051c6489f85a9051f1038"> 1213</a></span>&#160;<span class="preprocessor">#define MDMCFG2                0x12           </span><span class="comment">/*  MDMCFG2  - Modem configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3caad8c7db9e2a843da62486ba20a5bc"> 1214</a></span>&#160;<span class="preprocessor">#define MDMCFG1                0x13           </span><span class="comment">/*  MDMCFG1  - Modem configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6ad36a2fd474d8b4c094b6a68ebe36a2"> 1215</a></span>&#160;<span class="preprocessor">#define MDMCFG0                0x14           </span><span class="comment">/*  MDMCFG0  - Modem configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afda7e6f9fb7386c73859497a6bfcf12c"> 1216</a></span>&#160;<span class="preprocessor">#define DEVIATN                0x15           </span><span class="comment">/*  DEVIATN  - Modem deviation setting */</span><span class="preprocessor"></span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa049f54d36d36cd25df7fb1a80913fc1"> 1217</a></span>&#160;<span class="preprocessor">#define MCSM2                  0x16           </span><span class="comment">/*  MCSM2    - Main Radio Control State Machine configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af9d17a0852a5dc803395aa5a5e9998f0"> 1218</a></span>&#160;<span class="preprocessor">#define MCSM1                  0x17           </span><span class="comment">/*  MCSM1    - Main Radio Control State Machine configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8b544cfc24a995246f2a973e327b48e1"> 1219</a></span>&#160;<span class="preprocessor">#define MCSM0                  0x18           </span><span class="comment">/*  MCSM0    - Main Radio Control State Machine configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae24810e04beb0d2178a92e0673499496"> 1220</a></span>&#160;<span class="preprocessor">#define FOCCFG                 0x19           </span><span class="comment">/*  FOCCFG   - Frequency Offset Compensation configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9ad1a221b397cdae7cebcf1c248b2b30"> 1221</a></span>&#160;<span class="preprocessor">#define BSCFG                  0x1A           </span><span class="comment">/*  BSCFG    - Bit Synchronization configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a617370d4b4b2a1a1368739ee172ecf19"> 1222</a></span>&#160;<span class="preprocessor">#define AGCCTRL2               0x1B           </span><span class="comment">/*  AGCCTRL2 - AGC control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2620a8b1c9a344fb7989502946689848"> 1223</a></span>&#160;<span class="preprocessor">#define AGCCTRL1               0x1C           </span><span class="comment">/*  AGCCTRL1 - AGC control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2b146a11145e2370da8db5044aba0afc"> 1224</a></span>&#160;<span class="preprocessor">#define AGCCTRL0               0x1D           </span><span class="comment">/*  AGCCTRL0 - AGC control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7553c7d007023e8c870cb949480a46e8"> 1225</a></span>&#160;<span class="preprocessor">#define WOREVT1                0x1E           </span><span class="comment">/*  WOREVT1  - High byte Event0 timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2c80b405ab8435d969d16663085a35d1"> 1226</a></span>&#160;<span class="preprocessor">#define WOREVT0                0x1F           </span><span class="comment">/*  WOREVT0  - Low byte Event0 timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a186156bc9caf0835e59d796d768834f7"> 1227</a></span>&#160;<span class="preprocessor">#define WORCTRL                0x20           </span><span class="comment">/*  WORCTRL  - Wake On Radio control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a07c63bb610a23f75a0b3ebfef8ae65e7"> 1228</a></span>&#160;<span class="preprocessor">#define FREND1                 0x21           </span><span class="comment">/*  FREND1   - Front end RX configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a779f4559a0136208a2c990ee0ba5124f"> 1229</a></span>&#160;<span class="preprocessor">#define FREND0                 0x22           </span><span class="comment">/*  FREDN0   - Front end TX configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac86903ecd6b7d9921060ec81cb3a8ab3"> 1230</a></span>&#160;<span class="preprocessor">#define FSCAL3                 0x23           </span><span class="comment">/*  FSCAL3   - Frequency synthesizer calibration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a85adcb436e62701a8a35af467e70e16b"> 1231</a></span>&#160;<span class="preprocessor">#define FSCAL2                 0x24           </span><span class="comment">/*  FSCAL2   - Frequency synthesizer calibration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a88d4df9c7bb9e0e8f5bc0ab2266de1f3"> 1232</a></span>&#160;<span class="preprocessor">#define FSCAL1                 0x25           </span><span class="comment">/*  FSCAL1   - Frequency synthesizer calibration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a335ebafae859135220b54e93e8deeec5"> 1233</a></span>&#160;<span class="preprocessor">#define FSCAL0                 0x26           </span><span class="comment">/*  FSCAL0   - Frequency synthesizer calibration */</span><span class="preprocessor"></span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//#define RCCTRL1             0x27      /*  RCCTRL1  - RC oscillator configuration */</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">//#define RCCTRL0             0x28      /*  RCCTRL0  - RC oscillator configuration */</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a778654dd7a32e2e6c25dc0c1de5e072f"> 1236</a></span>&#160;<span class="preprocessor">#define FSTEST                 0x29           </span><span class="comment">/*  FSTEST   - Frequency synthesizer calibration control */</span><span class="preprocessor"></span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a64646998088bad22debf7f6529bc9164"> 1237</a></span>&#160;<span class="preprocessor">#define PTEST                  0x2A           </span><span class="comment">/*  PTEST    - Production test */</span><span class="preprocessor"></span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac3aaf5c3eec5b58c5be975b8b842d8e9"> 1238</a></span>&#160;<span class="preprocessor">#define AGCTEST                0x2B           </span><span class="comment">/*  AGCTEST  - AGC test */</span><span class="preprocessor"></span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1b5997c11166c594b80d44bfde1cfa9c"> 1239</a></span>&#160;<span class="preprocessor">#define TEST2                  0x2C           </span><span class="comment">/*  TEST2    - Various test settings */</span><span class="preprocessor"></span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aef8471770769d5643c8d0e9d49de0678"> 1240</a></span>&#160;<span class="preprocessor">#define TEST1                  0x2D           </span><span class="comment">/*  TEST1    - Various test settings */</span><span class="preprocessor"></span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae898d2284301fc88393371e470f8db52"> 1241</a></span>&#160;<span class="preprocessor">#define TEST0                  0x2E           </span><span class="comment">/*  TEST0    - Various test settings */</span><span class="preprocessor"></span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">/* status registers */</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf47da671d641e6da1802fd95e52e23b"> 1244</a></span>&#160;<span class="preprocessor">#define PARTNUM                0x30           </span><span class="comment">/*  PARTNUM    - Chip ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1c6d5de492ac61ad29aec7aa9a436bbf"> 1245</a></span>&#160;<span class="preprocessor">#define VERSION                0x31           </span><span class="comment">/*  VERSION    - Chip ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a34d16356d5a3448a2aacd8c80ff25270"> 1246</a></span>&#160;<span class="preprocessor">#define FREQEST                0x32           </span><span class="comment">/*  FREQEST     Frequency Offset Estimate from demodulator */</span><span class="preprocessor"></span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a78336b0d46d50c8312a6b29044554ab3"> 1247</a></span>&#160;<span class="preprocessor">#define LQI                    0x33           </span><span class="comment">/*  LQI         Demodulator estimate for Link Quality */</span><span class="preprocessor"></span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a91888bdc573835ec5a22972f6c7d69ba"> 1248</a></span>&#160;<span class="preprocessor">#define RSSI                   0x34           </span><span class="comment">/*  RSSI        Received signal strength indication */</span><span class="preprocessor"></span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa469366522b44a259354ca58ccde0f93"> 1249</a></span>&#160;<span class="preprocessor">#define MARCSTATE              0x35           </span><span class="comment">/*  MARCSTATE   Main Radio Control State Machine state */</span><span class="preprocessor"></span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afceafb2c4cfe329e00aca3170cef8b55"> 1250</a></span>&#160;<span class="preprocessor">#define WORTIME1               0x36           </span><span class="comment">/*  WORTIME1    High byte of WOR time */</span><span class="preprocessor"></span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1da1e27efc55ce042befbac710370731"> 1251</a></span>&#160;<span class="preprocessor">#define WORTIME0               0x37           </span><span class="comment">/*  WORTIME0    Low byte of WOR time */</span><span class="preprocessor"></span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a92460c1fb268e0f30a23bb7163ffb465"> 1252</a></span>&#160;<span class="preprocessor">#define PKTSTATUS              0x38           </span><span class="comment">/*  PKTSTATUS   Current GDOx status and packet status */</span><span class="preprocessor"></span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a548602f9bb60705a5af3978d93786e41"> 1253</a></span>&#160;<span class="preprocessor">#define VCO_VC_DAC             0x39           </span><span class="comment">/*  VCO_VC_DAC  Current setting from PLL calibration module */</span><span class="preprocessor"></span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9f180f03f3cd38aadc9e61001ba8d872"> 1254</a></span>&#160;<span class="preprocessor">#define TXBYTES                0x3A           </span><span class="comment">/*  TXBYTES     Underflow and number of bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8eca6a8fbb83bb59880f98786169519a"> 1255</a></span>&#160;<span class="preprocessor">#define RXBYTES                0x3B           </span><span class="comment">/*  RXBYTES     Overflow and number of bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">/* burst write registers */</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a107f2eeb5b18f9e0b6f63050ef435445"> 1258</a></span>&#160;<span class="preprocessor">#define PATABLE                0x3E           </span><span class="comment">/*  PATABLE - PA control settings table */</span><span class="preprocessor"></span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1daa02e093ccc73ccaf55cddf7cb3732"> 1259</a></span>&#160;<span class="preprocessor">#define TXFIFO                 0x3F           </span><span class="comment">/*  TXFIFO  - Transmit FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8fa3f54307dbb4e9d5390197899393a5"> 1260</a></span>&#160;<span class="preprocessor">#define RXFIFO                 0x3F           </span><span class="comment">/*  RXFIFO  - Receive FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="comment">/* Radio Core Instructions */</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="comment">/* command strobes               */</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa3f291c41bb5d0206b09325ca7f1b55d"> 1264</a></span>&#160;<span class="preprocessor">#define RF_SRES                0x30           </span><span class="comment">/*  SRES    - Reset chip. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a835e4155253e6709b638059d49b4754f"> 1265</a></span>&#160;<span class="preprocessor">#define RF_SFSTXON             0x31           </span><span class="comment">/*  SFSTXON - Enable and calibrate frequency synthesizer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a01da873a89a1c11991fa64805b5dbd7f"> 1266</a></span>&#160;<span class="preprocessor">#define RF_SXOFF               0x32           </span><span class="comment">/*  SXOFF   - Turn off crystal oscillator. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adbfba203a65d2c158a5719a34534b472"> 1267</a></span>&#160;<span class="preprocessor">#define RF_SCAL                0x33           </span><span class="comment">/*  SCAL    - Calibrate frequency synthesizer and turn it off. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9292d9ebfb8f431c47ebbad31fab0b6c"> 1268</a></span>&#160;<span class="preprocessor">#define RF_SRX                 0x34           </span><span class="comment">/*  SRX     - Enable RX. Perform calibration if enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ababaf8dc11051ad4df0b54ff417f9b07"> 1269</a></span>&#160;<span class="preprocessor">#define RF_STX                 0x35           </span><span class="comment">/*  STX     - Enable TX. If in RX state, only enable TX if CCA passes. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5a8d9b52c83083f66a43a51bf19f01de"> 1270</a></span>&#160;<span class="preprocessor">#define RF_SIDLE               0x36           </span><span class="comment">/*  SIDLE   - Exit RX / TX, turn off frequency synthesizer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">//#define RF_SRSVD            0x37      /*  SRVSD   - Reserved.  Do not use. */</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6ca968b8aabae1ea992f78c378b60e6f"> 1272</a></span>&#160;<span class="preprocessor">#define RF_SWOR                0x38           </span><span class="comment">/*  SWOR    - Start automatic RX polling sequence (Wake-on-Radio) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb2ccbfb8a910306bfedcc12f08d4df5"> 1273</a></span>&#160;<span class="preprocessor">#define RF_SPWD                0x39           </span><span class="comment">/*  SPWD    - Enter power down mode when CSn goes high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8a0b9afbb8d954ffa83f4e76664a4573"> 1274</a></span>&#160;<span class="preprocessor">#define RF_SFRX                0x3A           </span><span class="comment">/*  SFRX    - Flush the RX FIFO buffer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a89cf85f4ab317f2a00e7b502e41cfc47"> 1275</a></span>&#160;<span class="preprocessor">#define RF_SFTX                0x3B           </span><span class="comment">/*  SFTX    - Flush the TX FIFO buffer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeeadc8d18f55f7f0b979079f56325a2a"> 1276</a></span>&#160;<span class="preprocessor">#define RF_SWORRST             0x3C           </span><span class="comment">/*  SWORRST - Reset real time clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad0a616fc7899e3154a4f12eb6d8102f3"> 1277</a></span>&#160;<span class="preprocessor">#define RF_SNOP                0x3D           </span><span class="comment">/*  SNOP    - No operation. Returns status byte. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ada9d9815fd864414e2b77f08676b8a6f"> 1279</a></span>&#160;<span class="preprocessor">#define RF_RXSTAT              0x80           </span><span class="comment">/* Used in combination with strobe commands delivers number of availabe bytes in RX FIFO with return status */</span><span class="preprocessor"></span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9fa797125742be293adda795bf3265d9"> 1280</a></span>&#160;<span class="preprocessor">#define RF_TXSTAT              0x00           </span><span class="comment">/* Used in combination with strobe commands delivers number of availabe bytes in TX FIFO with return status */</span><span class="preprocessor"></span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/* other radio instr */</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a41315d3c575d4e17d94c79ded5ad1144"> 1283</a></span>&#160;<span class="preprocessor">#define RF_SNGLREGRD           0x80</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9547e04848a4d04efa2e837575c3c722"> 1284</a></span>&#160;<span class="preprocessor">#define RF_SNGLREGWR           0x00</span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaf96e090a87ee44da14db2778027053f"> 1285</a></span>&#160;<span class="preprocessor">#define RF_REGRD               0xC0</span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6416a8605ddf955d6c45329dfd24768a"> 1286</a></span>&#160;<span class="preprocessor">#define RF_REGWR               0x40</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9875a6db12e7cfcdff63fc78be1c5023"> 1287</a></span>&#160;<span class="preprocessor">#define RF_STATREGRD           0xC0           </span><span class="comment">/* Read single radio core status register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab4ce4e146ddce284a4220fb6a1771862"> 1288</a></span>&#160;<span class="preprocessor">#define RF_SNGLPATABRD         (RF_SNGLREGRD+PATABLE)</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abc9b6f77c479552e2aa3826cd42d2b1d"> 1289</a></span>&#160;<span class="preprocessor">#define RF_SNGLPATABWR         (RF_SNGLREGWR+PATABLE)</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad3cc2a129a2a71bddedc104eec93cc85"> 1290</a></span>&#160;<span class="preprocessor">#define RF_PATABRD             (RF_REGRD+PATABLE)</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa4fd9fea53fb69691d622b287ca51937"> 1291</a></span>&#160;<span class="preprocessor">#define RF_PATABWR             (RF_REGWR+PATABLE)</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa84f37d690f1abf04fd2871a63908962"> 1292</a></span>&#160;<span class="preprocessor">#define RF_SNGLRXRD            (RF_SNGLREGRD+RXFIFO)</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6456be9de459b2b53ecab9f01b5e39a8"> 1293</a></span>&#160;<span class="preprocessor">#define RF_SNGLTXWR            (RF_SNGLREGWR+TXFIFO)</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3283716c16f5ba11b2de21be77e3e8c1"> 1294</a></span>&#160;<span class="preprocessor">#define RF_RXFIFORD            (RF_REGRD+RXFIFO)</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae802f13ff456d138c9429e2928fbf44b"> 1295</a></span>&#160;<span class="preprocessor">#define RF_TXFIFOWR            (RF_REGWR+TXFIFO)</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">/*************************************************************</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">* CRC Module</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">*************************************************************/</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a58dea79407d8050fdc52f3f62e506efd"> 1300</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_CRC__                    </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af8e5b2b14836887f6dad9d0d6eccc822"> 1301</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_CRC__ 0x0150</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a656a447589e785594cbf2f45c835ad7e"> 1302</a></span>&#160;<span class="preprocessor">#define CRC_BASE               __MSP430_BASEADDRESS_CRC__</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(CRCDI);                             <span class="comment">/* CRC Data In Register */</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CRCDI_L);                            <span class="comment">/* CRC Data In Register */</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CRCDI_H);                            <span class="comment">/* CRC Data In Register */</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(CRCINIRES);                         <span class="comment">/* CRC Initialisation Register and Result Register*/</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CRCINIRES_L);                        <span class="comment">/* CRC Initialisation Register and Result Register*/</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(CRCINIRES_H);                        <span class="comment">/* CRC Initialisation Register and Result Register*/</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">* DMA_X</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a715e1654b0f9da95f648405cf72c4a35"> 1314</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_DMAX_3__                 </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a90233588fe1707e251c3f3088a054e9f"> 1315</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_DMAX_3__ 0x0500</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab04dd812f37907dc8bd6ed82e346b563"> 1316</a></span>&#160;<span class="preprocessor">#define DMA_BASE               __MSP430_BASEADDRESS_DMAX_3__</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMACTL0);                           <span class="comment">/* DMA Module Control 0 */</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMACTL0_L);                          <span class="comment">/* DMA Module Control 0 */</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMACTL0_H);                          <span class="comment">/* DMA Module Control 0 */</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMACTL1);                           <span class="comment">/* DMA Module Control 1 */</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMACTL1_L);                          <span class="comment">/* DMA Module Control 1 */</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMACTL1_H);                          <span class="comment">/* DMA Module Control 1 */</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMACTL2);                           <span class="comment">/* DMA Module Control 2 */</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMACTL2_L);                          <span class="comment">/* DMA Module Control 2 */</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMACTL2_H);                          <span class="comment">/* DMA Module Control 2 */</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMACTL3);                           <span class="comment">/* DMA Module Control 3 */</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMACTL3_L);                          <span class="comment">/* DMA Module Control 3 */</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMACTL3_H);                          <span class="comment">/* DMA Module Control 3 */</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMACTL4);                           <span class="comment">/* DMA Module Control 4 */</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMACTL4_L);                          <span class="comment">/* DMA Module Control 4 */</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMACTL4_H);                          <span class="comment">/* DMA Module Control 4 */</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMAIV);                             <span class="comment">/* DMA Interrupt Vector Word */</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMAIV_L);                            <span class="comment">/* DMA Interrupt Vector Word */</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMAIV_H);                            <span class="comment">/* DMA Interrupt Vector Word */</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA0CTL);                           <span class="comment">/* DMA Channel 0 Control */</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMA0CTL_L);                          <span class="comment">/* DMA Channel 0 Control */</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMA0CTL_H);                          <span class="comment">/* DMA Channel 0 Control */</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<a class="code" href="cc430f6137_8h.html#afe3e4a9a37574b45e8946150a84e4f11">SFR_20BIT</a>(DMA0SA);                            <span class="comment">/* DMA Channel 0 Source Address */</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA0SAL);                           <span class="comment">/* DMA Channel 0 Source Address */</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA0SAH);                           <span class="comment">/* DMA Channel 0 Source Address */</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<a class="code" href="cc430f6137_8h.html#afe3e4a9a37574b45e8946150a84e4f11">SFR_20BIT</a>(DMA0DA);                            <span class="comment">/* DMA Channel 0 Destination Address */</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA0DAL);                           <span class="comment">/* DMA Channel 0 Destination Address */</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA0DAH);                           <span class="comment">/* DMA Channel 0 Destination Address */</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA0SZ);                            <span class="comment">/* DMA Channel 0 Transfer Size */</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA1CTL);                           <span class="comment">/* DMA Channel 1 Control */</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMA1CTL_L);                          <span class="comment">/* DMA Channel 1 Control */</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMA1CTL_H);                          <span class="comment">/* DMA Channel 1 Control */</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<a class="code" href="cc430f6137_8h.html#afe3e4a9a37574b45e8946150a84e4f11">SFR_20BIT</a>(DMA1SA);                            <span class="comment">/* DMA Channel 1 Source Address */</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA1SAL);                           <span class="comment">/* DMA Channel 1 Source Address */</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA1SAH);                           <span class="comment">/* DMA Channel 1 Source Address */</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<a class="code" href="cc430f6137_8h.html#afe3e4a9a37574b45e8946150a84e4f11">SFR_20BIT</a>(DMA1DA);                            <span class="comment">/* DMA Channel 1 Destination Address */</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA1DAL);                           <span class="comment">/* DMA Channel 1 Destination Address */</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA1DAH);                           <span class="comment">/* DMA Channel 1 Destination Address */</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA1SZ);                            <span class="comment">/* DMA Channel 1 Transfer Size */</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA2CTL);                           <span class="comment">/* DMA Channel 2 Control */</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMA2CTL_L);                          <span class="comment">/* DMA Channel 2 Control */</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(DMA2CTL_H);                          <span class="comment">/* DMA Channel 2 Control */</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<a class="code" href="cc430f6137_8h.html#afe3e4a9a37574b45e8946150a84e4f11">SFR_20BIT</a>(DMA2SA);                            <span class="comment">/* DMA Channel 2 Source Address */</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA2SAL);                           <span class="comment">/* DMA Channel 2 Source Address */</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA2SAH);                           <span class="comment">/* DMA Channel 2 Source Address */</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<a class="code" href="cc430f6137_8h.html#afe3e4a9a37574b45e8946150a84e4f11">SFR_20BIT</a>(DMA2DA);                            <span class="comment">/* DMA Channel 2 Destination Address */</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA2DAL);                           <span class="comment">/* DMA Channel 2 Destination Address */</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA2DAH);                           <span class="comment">/* DMA Channel 2 Destination Address */</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(DMA2SZ);                            <span class="comment">/* DMA Channel 2 Transfer Size */</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a11a53574274272f5d85fd964c57dd3e4"> 1371</a></span>&#160;<span class="preprocessor">#define DMA0TSEL0              (0x0001)       </span><span class="comment">/* DMA channel 0 transfer select bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8eb004e38060a4292dc846e8376aabb5"> 1372</a></span>&#160;<span class="preprocessor">#define DMA0TSEL1              (0x0002)       </span><span class="comment">/* DMA channel 0 transfer select bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adeedc84a2c9f625ca9cf321138a080f0"> 1373</a></span>&#160;<span class="preprocessor">#define DMA0TSEL2              (0x0004)       </span><span class="comment">/* DMA channel 0 transfer select bit 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a59624e59ee2dc0017112f33482b7a18a"> 1374</a></span>&#160;<span class="preprocessor">#define DMA0TSEL3              (0x0008)       </span><span class="comment">/* DMA channel 0 transfer select bit 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0e6bd7a4de9c079ed417d2e47d62a8aa"> 1375</a></span>&#160;<span class="preprocessor">#define DMA0TSEL4              (0x0010)       </span><span class="comment">/* DMA channel 0 transfer select bit 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a244a44bcb6b780ecacbef9d6ce0159e2"> 1376</a></span>&#160;<span class="preprocessor">#define DMA1TSEL0              (0x0100)       </span><span class="comment">/* DMA channel 1 transfer select bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9d882b4e435f492eb3452d3280517cab"> 1377</a></span>&#160;<span class="preprocessor">#define DMA1TSEL1              (0x0200)       </span><span class="comment">/* DMA channel 1 transfer select bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac6626c80e5e333f9d09c1d1e9af71d3f"> 1378</a></span>&#160;<span class="preprocessor">#define DMA1TSEL2              (0x0400)       </span><span class="comment">/* DMA channel 1 transfer select bit 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aabe5b6e8c309497826998c9360a836d0"> 1379</a></span>&#160;<span class="preprocessor">#define DMA1TSEL3              (0x0800)       </span><span class="comment">/* DMA channel 1 transfer select bit 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa540040d35576af9554bc5cf8adebbf1"> 1380</a></span>&#160;<span class="preprocessor">#define DMA1TSEL4              (0x1000)       </span><span class="comment">/* DMA channel 1 transfer select bit 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab552d5f50c10d291557a608e3e1af503"> 1383</a></span>&#160;<span class="preprocessor">#define DMA0TSEL0_L            (0x0001)       </span><span class="comment">/* DMA channel 0 transfer select bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5c7fbdb50d9f408daacb22729f50f64d"> 1384</a></span>&#160;<span class="preprocessor">#define DMA0TSEL1_L            (0x0002)       </span><span class="comment">/* DMA channel 0 transfer select bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61221a29542bfdf2114c68d28ab8e7dd"> 1385</a></span>&#160;<span class="preprocessor">#define DMA0TSEL2_L            (0x0004)       </span><span class="comment">/* DMA channel 0 transfer select bit 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af34033eb23bea55165c906e760b3fb96"> 1386</a></span>&#160;<span class="preprocessor">#define DMA0TSEL3_L            (0x0008)       </span><span class="comment">/* DMA channel 0 transfer select bit 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6dd6cb8cf22cbfb26e52cc41141c805b"> 1387</a></span>&#160;<span class="preprocessor">#define DMA0TSEL4_L            (0x0010)       </span><span class="comment">/* DMA channel 0 transfer select bit 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">/* DMACTL0 Control Bits */</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aac5325e5219ce199fcb99380901358d3"> 1390</a></span>&#160;<span class="preprocessor">#define DMA1TSEL0_H            (0x0001)       </span><span class="comment">/* DMA channel 1 transfer select bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2392e914cba01600d1a1812aa34d064d"> 1391</a></span>&#160;<span class="preprocessor">#define DMA1TSEL1_H            (0x0002)       </span><span class="comment">/* DMA channel 1 transfer select bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7a36d9d62d5ea53021751986cac89158"> 1392</a></span>&#160;<span class="preprocessor">#define DMA1TSEL2_H            (0x0004)       </span><span class="comment">/* DMA channel 1 transfer select bit 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f588b8311a7bb20efc89fcc02add6d5"> 1393</a></span>&#160;<span class="preprocessor">#define DMA1TSEL3_H            (0x0008)       </span><span class="comment">/* DMA channel 1 transfer select bit 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae386932adcaa1c338e78fd072f7bbfe3"> 1394</a></span>&#160;<span class="preprocessor">#define DMA1TSEL4_H            (0x0010)       </span><span class="comment">/* DMA channel 1 transfer select bit 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">/* DMACTL01 Control Bits */</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aadcfd83dda08a991aed772f3643024a5"> 1397</a></span>&#160;<span class="preprocessor">#define DMA2TSEL0              (0x0001)       </span><span class="comment">/* DMA channel 2 transfer select bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8586ac7d752caff2c0983c6dbc1704cb"> 1398</a></span>&#160;<span class="preprocessor">#define DMA2TSEL1              (0x0002)       </span><span class="comment">/* DMA channel 2 transfer select bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a041e71f735b7a89b889bb47a6c6600da"> 1399</a></span>&#160;<span class="preprocessor">#define DMA2TSEL2              (0x0004)       </span><span class="comment">/* DMA channel 2 transfer select bit 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2420c2a665f441a76f34b158c1eeba19"> 1400</a></span>&#160;<span class="preprocessor">#define DMA2TSEL3              (0x0008)       </span><span class="comment">/* DMA channel 2 transfer select bit 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a77e8d21c836e0455659938acadcc0ed8"> 1401</a></span>&#160;<span class="preprocessor">#define DMA2TSEL4              (0x0010)       </span><span class="comment">/* DMA channel 2 transfer select bit 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">/* DMACTL01 Control Bits */</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad9cf7ffdceb41e31e69a17b4d6940432"> 1404</a></span>&#160;<span class="preprocessor">#define DMA2TSEL0_L            (0x0001)       </span><span class="comment">/* DMA channel 2 transfer select bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aae175c19da5cc03babc7b43ca1249e3b"> 1405</a></span>&#160;<span class="preprocessor">#define DMA2TSEL1_L            (0x0002)       </span><span class="comment">/* DMA channel 2 transfer select bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa0f328886ee91426628414bf29e3d03b"> 1406</a></span>&#160;<span class="preprocessor">#define DMA2TSEL2_L            (0x0004)       </span><span class="comment">/* DMA channel 2 transfer select bit 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a29dda2e25ed5d29b8dbd5801dd918668"> 1407</a></span>&#160;<span class="preprocessor">#define DMA2TSEL3_L            (0x0008)       </span><span class="comment">/* DMA channel 2 transfer select bit 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a10d440fb5c66d6c1311a80b64a5441e4"> 1408</a></span>&#160;<span class="preprocessor">#define DMA2TSEL4_L            (0x0010)       </span><span class="comment">/* DMA channel 2 transfer select bit 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">/* DMACTL4 Control Bits */</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a02bcb3f230648344ddef03d2ccea19eb"> 1411</a></span>&#160;<span class="preprocessor">#define ENNMI                  (0x0001)       </span><span class="comment">/* Enable NMI interruption of DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af1d48ecc012cc80477ac9fe804e3775c"> 1412</a></span>&#160;<span class="preprocessor">#define ROUNDROBIN             (0x0002)       </span><span class="comment">/* Round-Robin DMA channel priorities */</span><span class="preprocessor"></span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a504d3ba8de42fb739343b5a2230adcb9"> 1413</a></span>&#160;<span class="preprocessor">#define DMARMWDIS              (0x0004)       </span><span class="comment">/* Inhibited DMA transfers during read-modify-write CPU operations */</span><span class="preprocessor"></span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">/* DMACTL4 Control Bits */</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a29ffbf51a7d80bf56d2f730ebd589806"> 1416</a></span>&#160;<span class="preprocessor">#define ENNMI_L                (0x0001)       </span><span class="comment">/* Enable NMI interruption of DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abae9f75a7d05ddf6bc76e8ed982027c0"> 1417</a></span>&#160;<span class="preprocessor">#define ROUNDROBIN_L           (0x0002)       </span><span class="comment">/* Round-Robin DMA channel priorities */</span><span class="preprocessor"></span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af7b65913a3f6470fe8297b222c7ebcb2"> 1418</a></span>&#160;<span class="preprocessor">#define DMARMWDIS_L            (0x0004)       </span><span class="comment">/* Inhibited DMA transfers during read-modify-write CPU operations */</span><span class="preprocessor"></span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e90d17e1521f4f83da649b3bc79b3ef"> 1421</a></span>&#160;<span class="preprocessor">#define DMAREQ                 (0x0001)       </span><span class="comment">/* Initiate DMA transfer with DMATSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a20d7c9f02bb7e738557accb071509e1c"> 1422</a></span>&#160;<span class="preprocessor">#define DMAABORT               (0x0002)       </span><span class="comment">/* DMA transfer aborted by NMI */</span><span class="preprocessor"></span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6b8293f220c6dcf823b6d8220562b81e"> 1423</a></span>&#160;<span class="preprocessor">#define DMAIE                  (0x0004)       </span><span class="comment">/* DMA interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a39d2154df69c8c9daee7da94496b9325"> 1424</a></span>&#160;<span class="preprocessor">#define DMAIFG                 (0x0008)       </span><span class="comment">/* DMA interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1c55cb8ff888a37e6a2811ef35e1dc8a"> 1425</a></span>&#160;<span class="preprocessor">#define DMAEN                  (0x0010)       </span><span class="comment">/* DMA enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e45390385e7407c81e332b50484dd8c"> 1426</a></span>&#160;<span class="preprocessor">#define DMALEVEL               (0x0020)       </span><span class="comment">/* DMA level sensitive trigger select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a86d3fa5c1c9e2369f56580a663815d1b"> 1427</a></span>&#160;<span class="preprocessor">#define DMASRCBYTE             (0x0040)       </span><span class="comment">/* DMA source byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e8ca78dcd79dfb743c5db01787a1161"> 1428</a></span>&#160;<span class="preprocessor">#define DMADSTBYTE             (0x0080)       </span><span class="comment">/* DMA destination byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abc971c59cde15e31ff2aaa132639c5ee"> 1429</a></span>&#160;<span class="preprocessor">#define DMASRCINCR0            (0x0100)       </span><span class="comment">/* DMA source increment bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a11e46c245e4e27f382294cbc283036ca"> 1430</a></span>&#160;<span class="preprocessor">#define DMASRCINCR1            (0x0200)       </span><span class="comment">/* DMA source increment bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1ff9870252b55e2c594cfa8cd6bfaf15"> 1431</a></span>&#160;<span class="preprocessor">#define DMADSTINCR0            (0x0400)       </span><span class="comment">/* DMA destination increment bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7be5b1994e7affbefa6eb9f6a7a13abc"> 1432</a></span>&#160;<span class="preprocessor">#define DMADSTINCR1            (0x0800)       </span><span class="comment">/* DMA destination increment bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a000241ed8b078422d87ba5aed5166c2a"> 1433</a></span>&#160;<span class="preprocessor">#define DMADT0                 (0x1000)       </span><span class="comment">/* DMA transfer mode bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8e841538e65196c12d326395425472b2"> 1434</a></span>&#160;<span class="preprocessor">#define DMADT1                 (0x2000)       </span><span class="comment">/* DMA transfer mode bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1945111adb1cf4dc33a079580fe6cef9"> 1435</a></span>&#160;<span class="preprocessor">#define DMADT2                 (0x4000)       </span><span class="comment">/* DMA transfer mode bit 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adbe46c7a6f5ccfbd8c421bf4f7003495"> 1438</a></span>&#160;<span class="preprocessor">#define DMAREQ_L               (0x0001)       </span><span class="comment">/* Initiate DMA transfer with DMATSEL */</span><span class="preprocessor"></span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad6241e2286b73f536ac61b417c77a753"> 1439</a></span>&#160;<span class="preprocessor">#define DMAABORT_L             (0x0002)       </span><span class="comment">/* DMA transfer aborted by NMI */</span><span class="preprocessor"></span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae03cdd2e4921b4ac80f2875b2053ea71"> 1440</a></span>&#160;<span class="preprocessor">#define DMAIE_L                (0x0004)       </span><span class="comment">/* DMA interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af35ff0ce6b47f8d71db18f278af43b38"> 1441</a></span>&#160;<span class="preprocessor">#define DMAIFG_L               (0x0008)       </span><span class="comment">/* DMA interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2607a06512c3db1df1f17958e2e5a2dd"> 1442</a></span>&#160;<span class="preprocessor">#define DMAEN_L                (0x0010)       </span><span class="comment">/* DMA enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6eb697be63c7513dcb96ddc2e7d75e6a"> 1443</a></span>&#160;<span class="preprocessor">#define DMALEVEL_L             (0x0020)       </span><span class="comment">/* DMA level sensitive trigger select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abe386e7773b9dd71790a72d793481c69"> 1444</a></span>&#160;<span class="preprocessor">#define DMASRCBYTE_L           (0x0040)       </span><span class="comment">/* DMA source byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9edda73d37a2216d098727f992a27384"> 1445</a></span>&#160;<span class="preprocessor">#define DMADSTBYTE_L           (0x0080)       </span><span class="comment">/* DMA destination byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">/* DMAxCTL Control Bits */</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a75834c893b7d65d1038e70fa7e28aaa8"> 1448</a></span>&#160;<span class="preprocessor">#define DMASRCINCR0_H          (0x0001)       </span><span class="comment">/* DMA source increment bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a77d4ca27c0f6a526f1b9622c150c7137"> 1449</a></span>&#160;<span class="preprocessor">#define DMASRCINCR1_H          (0x0002)       </span><span class="comment">/* DMA source increment bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac3f377cd79cdf2467f168c1d32cb7a1a"> 1450</a></span>&#160;<span class="preprocessor">#define DMADSTINCR0_H          (0x0004)       </span><span class="comment">/* DMA destination increment bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a197364ebabf15f9165cb04e07187ef3d"> 1451</a></span>&#160;<span class="preprocessor">#define DMADSTINCR1_H          (0x0008)       </span><span class="comment">/* DMA destination increment bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5b4a4cacaa7896da9f54946c268bff62"> 1452</a></span>&#160;<span class="preprocessor">#define DMADT0_H               (0x0010)       </span><span class="comment">/* DMA transfer mode bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9abcd3388068fd5d84acc7d22400ce25"> 1453</a></span>&#160;<span class="preprocessor">#define DMADT1_H               (0x0020)       </span><span class="comment">/* DMA transfer mode bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5063451bae4f5d134ce7295949308c64"> 1454</a></span>&#160;<span class="preprocessor">#define DMADT2_H               (0x0040)       </span><span class="comment">/* DMA transfer mode bit 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a44c123d946f198a3e8c1fa002f165b06"> 1456</a></span>&#160;<span class="preprocessor">#define DMASWDW                (0*0x0040u)    </span><span class="comment">/* DMA transfer: source word to destination word */</span><span class="preprocessor"></span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ace456b70b0ba64865983fd1ac3825fc6"> 1457</a></span>&#160;<span class="preprocessor">#define DMASBDW                (1*0x0040u)    </span><span class="comment">/* DMA transfer: source byte to destination word */</span><span class="preprocessor"></span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeaff8f448ef539e7ca001b301fd41ddd"> 1458</a></span>&#160;<span class="preprocessor">#define DMASWDB                (2*0x0040u)    </span><span class="comment">/* DMA transfer: source word to destination byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaf13bbafd38741617f3a28c33b33c22a"> 1459</a></span>&#160;<span class="preprocessor">#define DMASBDB                (3*0x0040u)    </span><span class="comment">/* DMA transfer: source byte to destination byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af3615b03d97e13408d88e3dc08eb713a"> 1461</a></span>&#160;<span class="preprocessor">#define DMASRCINCR_0           (0*0x0100u)    </span><span class="comment">/* DMA source increment 0: source address unchanged */</span><span class="preprocessor"></span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af29d85bbbad141b96d0fa6c7a82bd3f4"> 1462</a></span>&#160;<span class="preprocessor">#define DMASRCINCR_1           (1*0x0100u)    </span><span class="comment">/* DMA source increment 1: source address unchanged */</span><span class="preprocessor"></span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf4d43af6e8c95d79c90c42f5c0286df"> 1463</a></span>&#160;<span class="preprocessor">#define DMASRCINCR_2           (2*0x0100u)    </span><span class="comment">/* DMA source increment 2: source address decremented */</span><span class="preprocessor"></span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a476f284c870177714d57c3346af18bac"> 1464</a></span>&#160;<span class="preprocessor">#define DMASRCINCR_3           (3*0x0100u)    </span><span class="comment">/* DMA source increment 3: source address incremented */</span><span class="preprocessor"></span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2d9a3b6986422feebe24a354ec801845"> 1466</a></span>&#160;<span class="preprocessor">#define DMADSTINCR_0           (0*0x0400u)    </span><span class="comment">/* DMA destination increment 0: destination address unchanged */</span><span class="preprocessor"></span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4184302beb53c9269bd3c57cb4be8fdb"> 1467</a></span>&#160;<span class="preprocessor">#define DMADSTINCR_1           (1*0x0400u)    </span><span class="comment">/* DMA destination increment 1: destination address unchanged */</span><span class="preprocessor"></span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab09e844d001a06c6c1a5338d4fea9c48"> 1468</a></span>&#160;<span class="preprocessor">#define DMADSTINCR_2           (2*0x0400u)    </span><span class="comment">/* DMA destination increment 2: destination address decremented */</span><span class="preprocessor"></span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a58e552c300474e317ab173257e53ec9f"> 1469</a></span>&#160;<span class="preprocessor">#define DMADSTINCR_3           (3*0x0400u)    </span><span class="comment">/* DMA destination increment 3: destination address incremented */</span><span class="preprocessor"></span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a22edf5e5c811f780f7c0d53e62ca2a6b"> 1471</a></span>&#160;<span class="preprocessor">#define DMADT_0                (0*0x1000u)    </span><span class="comment">/* DMA transfer mode 0: Single transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9859eed4e74637063084d8ade54efe6a"> 1472</a></span>&#160;<span class="preprocessor">#define DMADT_1                (1*0x1000u)    </span><span class="comment">/* DMA transfer mode 1: Block transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5c928cf9f8536af2e9939aa52ce1879c"> 1473</a></span>&#160;<span class="preprocessor">#define DMADT_2                (2*0x1000u)    </span><span class="comment">/* DMA transfer mode 2: Burst-Block transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7fb2cf0764b84da1b7bd75b6cdfcfcf4"> 1474</a></span>&#160;<span class="preprocessor">#define DMADT_3                (3*0x1000u)    </span><span class="comment">/* DMA transfer mode 3: Burst-Block transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae1b03abbfdb6d46263aacf64fbdb9d1e"> 1475</a></span>&#160;<span class="preprocessor">#define DMADT_4                (4*0x1000u)    </span><span class="comment">/* DMA transfer mode 4: Repeated Single transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a688e7bbae5f9758f0089b10bc600e825"> 1476</a></span>&#160;<span class="preprocessor">#define DMADT_5                (5*0x1000u)    </span><span class="comment">/* DMA transfer mode 5: Repeated Block transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac5224cb938a85a09b46ca2aafe113f07"> 1477</a></span>&#160;<span class="preprocessor">#define DMADT_6                (6*0x1000u)    </span><span class="comment">/* DMA transfer mode 6: Repeated Burst-Block transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a446e703940355b829e111540fe740a89"> 1478</a></span>&#160;<span class="preprocessor">#define DMADT_7                (7*0x1000u)    </span><span class="comment">/* DMA transfer mode 7: Repeated Burst-Block transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">/* DMAIV Definitions */</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa9a87a40076e4709a2fc39dc6c5d4761"> 1481</a></span>&#160;<span class="preprocessor">#define DMAIV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a98095068d988fda7c7470bdd6d97903f"> 1482</a></span>&#160;<span class="preprocessor">#define DMAIV_DMA0IFG          (0x0002)       </span><span class="comment">/* DMA0IFG*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a92412944ab558f33b87ed1b4ce207502"> 1483</a></span>&#160;<span class="preprocessor">#define DMAIV_DMA1IFG          (0x0004)       </span><span class="comment">/* DMA1IFG*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5571863dea999b098698e60f8e3eedb7"> 1484</a></span>&#160;<span class="preprocessor">#define DMAIV_DMA2IFG          (0x0006)       </span><span class="comment">/* DMA2IFG*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac066c70fba6cb76f824176305546a808"> 1486</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_0             (0*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 0:  DMA_REQ (sw) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3a1c67f04a73914d418e8f7de34bd6a6"> 1487</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_1             (1*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 1:  Timer0_A (TA0CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ace639d8c35fa757021dfb04f3ba867ff"> 1488</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_2             (2*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 2:  Timer0_A (TA0CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abcc15ca6fc3576e511ebbdb9af7c4d76"> 1489</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_3             (3*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 3:  Timer1_A (TA1CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a94cdc2efdcd7e05148457921845c1460"> 1490</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_4             (4*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 4:  Timer1_A (TA1CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae93b61371fad3408c313f6549375814c"> 1491</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_5             (5*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 5:  TimerB (TB0CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae1d05971a4216eb2b6cb765b611e22c7"> 1492</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_6             (6*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 6:  TimerB (TB0CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5046beef9e4a839b25b77340767b84ee"> 1493</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_7             (7*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 7:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6fb1406865fe0a8e36477d09f825ae3c"> 1494</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_8             (8*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 8:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7f6e8622258d0a5b266be81f8ad358df"> 1495</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_9             (9*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 9:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0a7b788fd4a900b66acab2b16444c68a"> 1496</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_10            (10*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 10: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8213c6246805ee416f073e2e6072c660"> 1497</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_11            (11*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 11: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5405db98a09d7a40ea4b3ba9783fc4ac"> 1498</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_12            (12*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 12: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab2d84bc629b86a629210652b71a40a8d"> 1499</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_13            (13*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 13: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2f6434f2a33d5cb933d1802e84414de1"> 1500</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_14            (14*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 14: RFRXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a708aabc931dbe0d8a4b7b3c25e1bbc96"> 1501</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_15            (15*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 15: RFTXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5d2e8277d79e72dc32d7b81501b63220"> 1502</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_16            (16*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 16: USCIA0 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf8e4f13e1fb237ead92f22846b5e5fd"> 1503</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_17            (17*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 17: USCIA0 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af7bfe76e6832bfce45450e7dfc7a786e"> 1504</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_18            (18*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 18: USCIB0 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6be5b5481e214de9060367aab850034f"> 1505</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_19            (19*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 19: USCIB0 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adaa8b969c177d237f0f3094b836db5d4"> 1506</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_20            (20*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 20: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a40188e40ec2320b5562acf819e680afe"> 1507</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_21            (21*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 21: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac024686a890e5514a3620f67f6ca9196"> 1508</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_22            (22*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 22: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab93de599cdb44df0d9470deb87d1b3a9"> 1509</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_23            (23*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 23: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4378b57685f4f377c07688586e230805"> 1510</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_24            (24*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 24: ADC12IFGx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1ced9fd9cf1b5c3d47671c2857267660"> 1511</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_25            (25*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 25: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6f589ca161593007cbe74c3d7b4de54f"> 1512</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_26            (26*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 26: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a42d53960b96ab27c8fbeb0bc3469c730"> 1513</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_27            (27*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 27: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad922c19ab163a61d783fc186996deb96"> 1514</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_28            (28*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 28: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab18001d35b6f840c63e5fe18e109e5b9"> 1515</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_29            (29*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 29: Multiplier ready */</span><span class="preprocessor"></span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9edac19562a8015a1bea6e2b477fc93b"> 1516</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_30            (30*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 30: previous DMA channel DMA2IFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7b8beb6d48ccbf342c3a33a2e9ea7409"> 1517</a></span>&#160;<span class="preprocessor">#define DMA0TSEL_31            (31*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 31: ext. Trigger (DMAE0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a64c7a772e5973f4cb0372d3724255ff2"> 1519</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_0             (0*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 0:  DMA_REQ (sw) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a274f53d68620943fd2108be16f1576be"> 1520</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_1             (1*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 1:  Timer0_A (TA0CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad60636cb23396903de223401b10995e0"> 1521</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_2             (2*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 2:  Timer0_A (TA0CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad0be177370abc6cf698ff14f0b1bc5bf"> 1522</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_3             (3*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 3:  Timer1_A (TA1CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4cbec4552e0ae61238e990cf7552244d"> 1523</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_4             (4*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 4:  Timer1_A (TA1CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a22ccfdbf26a2d9bdd1fefbb63a95a86c"> 1524</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_5             (5*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 5:  TimerB (TB0CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a993df708d49108d2516c16a1802d52fa"> 1525</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_6             (6*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 6:  TimerB (TB0CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a469df28dccdac5c4cf52294777ba8fc5"> 1526</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_7             (7*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 7:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3ef349a9a72044210b6aa4e1d4afb769"> 1527</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_8             (8*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 8:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adaf8843b5c51334bd552eb66afe944ef"> 1528</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_9             (9*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 9:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2eae2fbda6566a01aa08e293df8a4453"> 1529</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_10            (10*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 10: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a69c10bd0e1b013895d7838afdea3a1b5"> 1530</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_11            (11*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 11: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a20687786f438a9e4867cc70cebcd44dc"> 1531</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_12            (12*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 12: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af7e425893f0a53e8f51c38cb617658bf"> 1532</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_13            (13*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 13: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aec5bc152434878683e9cc8c36aa828e8"> 1533</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_14            (14*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 14: RFRXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a55618b567380d7c0e302fd5cebb62850"> 1534</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_15            (15*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 15: RFTXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a94312de91de01eb1ff6768bce4d4d399"> 1535</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_16            (16*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 16: USCIA0 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a127305f3bfb2809d6ad2ca33f6f9eb5d"> 1536</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_17            (17*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 17: USCIA0 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aed530e1811a8f5d3b62dcc681552c2e7"> 1537</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_18            (18*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 18: USCIB0 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9bf484ed0674439b24795ee2ece8eef5"> 1538</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_19            (19*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 19: USCIB0 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8ffd23e1959501f70fcedb9b1df3e116"> 1539</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_20            (20*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 20: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4b93540a4fc3b8fcc5db15ebf58f91bf"> 1540</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_21            (21*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 21: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad783c36fe7da130d8ea1a03a06869fca"> 1541</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_22            (22*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 22: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aec476f557f945e697c542bd1f045387e"> 1542</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_23            (23*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 23: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab726af9b5507e8b0911ee54a80452d87"> 1543</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_24            (24*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 24: ADC12IFGx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a011e74239ad440ff9c964ea6294a38c3"> 1544</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_25            (25*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 25: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa404d80313b055aec2ab779af4e448a4"> 1545</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_26            (26*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 26: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a30a7c845dc6b4a2e1ce5a6922ef73c24"> 1546</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_27            (27*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 27: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae26354850aca3f95899a50eede1eaf04"> 1547</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_28            (28*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 28: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa73e9d0353dd5481cabdabceef27b49c"> 1548</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_29            (29*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 29: Multiplier ready */</span><span class="preprocessor"></span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3f12b7ff32cc1206e163b24905420f52"> 1549</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_30            (30*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 30: previous DMA channel DMA0IFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afbae20586e2734746e0feb912971f893"> 1550</a></span>&#160;<span class="preprocessor">#define DMA1TSEL_31            (31*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 31: ext. Trigger (DMAE0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;</div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a72d6a6483dcd040e5cc66a1c9ffdb18b"> 1552</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_0             (0*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 0:  DMA_REQ (sw) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a18163bd8b037c8d8b68cd6eccb533806"> 1553</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_1             (1*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 1:  Timer0_A (TA0CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2b2b2cae5dda65d47ff9adaf4505528d"> 1554</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_2             (2*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 2:  Timer0_A (TA0CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac230b2fd3620c4ee0dce29fc0526c9ad"> 1555</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_3             (3*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 3:  Timer1_A (TA1CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1c337c032213be9a88501f970f3388b4"> 1556</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_4             (4*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 4:  Timer1_A (TA1CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a974727546cdaf6b6b7d0688a4bf97313"> 1557</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_5             (5*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 5:  TimerB (TB0CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a06193ac35288f25fdbd36b78f1b91c7a"> 1558</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_6             (6*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 6:  TimerB (TB0CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a76a24005a065b6db8d95ae671ae9a796"> 1559</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_7             (7*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 7:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae879899e0012014181976c9fb0576d20"> 1560</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_8             (8*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 8:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0ba1e6a05cd53fea5a8c812429669a8a"> 1561</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_9             (9*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 9:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7c84e30c2864b04d24f329401e615956"> 1562</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_10            (10*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 10: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9ad875f39962d54492d84bd7bd797481"> 1563</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_11            (11*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 11: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab98f4bc9c65b5929f89c0d81a35029aa"> 1564</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_12            (12*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 12: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac76a87156844a371dbd3fa47c7f72015"> 1565</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_13            (13*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 13: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4c08ae93f51248a4a181ef5b7a5aad54"> 1566</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_14            (14*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 14: RFRXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e74aea4f46ddcc85c653b817bcb2c96"> 1567</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_15            (15*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 15: RFTXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac37884f6bb839e5573cba8edd59a0789"> 1568</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_16            (16*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 16: USCIA0 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afbe2850d8da4cc479c4d6a2d8ab03fa4"> 1569</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_17            (17*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 17: USCIA0 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af24def0e874cdba9ca517f2c9d7d2596"> 1570</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_18            (18*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 18: USCIB0 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0167f956df8c9df78a352e59277684c8"> 1571</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_19            (19*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 19: USCIB0 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4156f0686283290f8b8dd9952df7e538"> 1572</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_20            (20*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 20: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a32651d0a2ddc3416898255aebf738030"> 1573</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_21            (21*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 21: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0c3e4e1f2f1528166bf660ef03d45ab6"> 1574</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_22            (22*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 22: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a21026c9f3b0ea17f3cbe3c9674b39d7a"> 1575</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_23            (23*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 23: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a563f939e16edaf6fb8af336dfc54a1cc"> 1576</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_24            (24*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 24: ADC12IFGx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6c3e86ca89674db45e6e72cca80274c3"> 1577</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_25            (25*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 25: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a21a32f2b7a68281f18ad14c870edf889"> 1578</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_26            (26*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 26: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a18f2d6b7593372ca381ecb1251ed58b6"> 1579</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_27            (27*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 27: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#add82d28ac8cec03f3fe7e9b832f0a441"> 1580</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_28            (28*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 28: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a27c4e73dc88e6af5614297cfcddfca18"> 1581</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_29            (29*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 29: Multiplier ready */</span><span class="preprocessor"></span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a84ac7f9c44e75b59c900357aad5df9b3"> 1582</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_30            (30*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 30: previous DMA channel DMA1IFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aafed7147eca2877ada9ac70910e5fae9"> 1583</a></span>&#160;<span class="preprocessor">#define DMA2TSEL_31            (31*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 31: ext. Trigger (DMAE0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a87c22745a7ecefe57c8957f9a1f84ebc"> 1585</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__DMA_REQ      (0*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 0:  DMA_REQ (sw) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af13861e5b8216a463e5a9061aed8f1b9"> 1586</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__TA0CCR0      (1*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 1:  Timer0_A (TA0CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a04cb46c9435d12929588140ab953333c"> 1587</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__TA0CCR2      (2*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 2:  Timer0_A (TA0CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad40cf289354883aa41f04d268ac5436d"> 1588</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__TA1CCR0      (3*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 3:  Timer1_A (TA1CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa91c2cf7741541254f97d75dc8517f33"> 1589</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__TA1CCR2      (4*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 4:  Timer1_A (TA1CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a52d4d67ac23968d30e8dff52debb8d26"> 1590</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__TB0CCR0      (5*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 5:  TimerB (TB0CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a52ee64d717ec071be7622df1f8e04078"> 1591</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__TB0CCR2      (6*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 6:  TimerB (TB0CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aea3aa90efadf996766a9cb978b058894"> 1592</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES7         (7*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 7:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a33b6a67830ddf475dbcb30527d0e748b"> 1593</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES8         (8*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 8:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaa529ab257b256c6527ef0fa858014ea"> 1594</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES9         (9*0x0001u)    </span><span class="comment">/* DMA channel 0 transfer select 9:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0a4ac147e74640d5b8568f86618e6e14"> 1595</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES10        (10*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 10: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a441e7a69f73fbf3835a3635a1fcd3e2c"> 1596</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES11        (11*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 11: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a88a6a018d8a52430963d7bccbe574265"> 1597</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES12        (12*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 12: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afe9fc53924ea0413a170a5a2ddb22384"> 1598</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES13        (13*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 13: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac67b25d8d4e17f42e56788c22e9cdf55"> 1599</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RFRXIFG      (14*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 14: RFRXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1e526112ef8f8ff4d20a05abd154fab9"> 1600</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RFTXIFG      (15*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 15: RFTXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afd78ec039e8388b7db150f04ec72aae2"> 1601</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__USCIA0RX     (16*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 16: USCIA0 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#addc42171117da90ac2d667ea6c4d91dd"> 1602</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__USCIA0TX     (17*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 17: USCIA0 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3b56586b653a9657bef26c6b79d15a2b"> 1603</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__USCIB0RX     (18*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 18: USCIB0 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a60633ae34a1feb54bc76b1d88d632c01"> 1604</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__USCIB0TX     (19*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 19: USCIB0 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a087a0ba50ac6789ddd3faa1ad4597dcd"> 1605</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES20        (20*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 20: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3879b0d836046191cba8b29e81e6364d"> 1606</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES21        (21*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 21: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9fad72cf114c729e0c7bf927230ce54e"> 1607</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES22        (22*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 22: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acfb6cc7335f4e0f8005e63784e8c145d"> 1608</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES23        (23*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 23: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa2636fb0685148067768fbb9b5c21080"> 1609</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__ADC12IFG     (24*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 24: ADC12IFGx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7ce73edae2183001e08e12a91bcbe6a0"> 1610</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES25        (25*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 25: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0cc07634d255a38e4ac31ab9b9681559"> 1611</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES26        (26*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 26: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6620fa09904a64ae33cc78e6425fa103"> 1612</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES27        (27*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 27: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af757254a18585246ffd1c5dbd63d3bd5"> 1613</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__RES28        (28*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 28: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2e09fd2e908147674fc249260ce4961a"> 1614</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__MPY          (29*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 29: Multiplier ready */</span><span class="preprocessor"></span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af9616f997611be794a4b2d84cde3dd48"> 1615</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__DMA2IFG      (30*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 30: previous DMA channel DMA2IFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5762a0cb7bec8817520bf55040319bc6"> 1616</a></span>&#160;<span class="preprocessor">#define DMA0TSEL__DMAE0        (31*0x0001u)   </span><span class="comment">/* DMA channel 0 transfer select 31: ext. Trigger (DMAE0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6b16196e74da98e73ed08917c281a32e"> 1618</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__DMA_REQ      (0*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 0:  DMA_REQ (sw) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a37639577b0a7c91fbd7c1589cdad8697"> 1619</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__TA0CCR0      (1*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 1:  Timer0_A (TA0CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af51a996b85e73d044f77ab7867cdb1a3"> 1620</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__TA0CCR2      (2*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 2:  Timer0_A (TA0CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a95dbbdaac8ed9480cca54c9a843d80aa"> 1621</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__TA1CCR0      (3*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 3:  Timer1_A (TA1CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0f4e80114adc9165d4e502f2e1ea652f"> 1622</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__TA1CCR2      (4*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 4:  Timer1_A (TA1CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab4e847e494599eff652e92801106ab2e"> 1623</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__TB0CCR0      (5*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 5:  TimerB (TB0CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac36183d6ffb2c9d4f11f6ab835c195ac"> 1624</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__TB0CCR2      (6*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 6:  TimerB (TB0CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e1fa8878991e7415254d48668a8e1e5"> 1625</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES7         (7*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 7:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab0acc9b98e712f35072a47e505e909d2"> 1626</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES8         (8*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 8:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4bb424dd684339a49774e219fbaeb84f"> 1627</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES9         (9*0x0100u)    </span><span class="comment">/* DMA channel 1 transfer select 9:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2657690099820a3bd475539d66d6d9b9"> 1628</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES10        (10*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 10: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae41fc9fd45fa30bf0ac0a25c58cf35c2"> 1629</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES11        (11*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 11: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4c26c428c94eca906f079dc9564b3819"> 1630</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES12        (12*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 12: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1e4047d30d96892790dad19e46c01860"> 1631</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES13        (13*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 13: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a58156b2a5db2183292faa0e0bb007f68"> 1632</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RFRXIFG      (14*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 14: RFRXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adbf39f5f9d2619b51e50314ad38f33a9"> 1633</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RFTXIFG      (15*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 15: RFTXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afda1421ca6773dacd39ff63de0f78a51"> 1634</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__USCIA0RX     (16*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 16: USCIA0 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a978b8b3993d5f11f76b59f693e1009fd"> 1635</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__USCIA0TX     (17*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 17: USCIA0 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a059b30c378186c0e000c4ff29297eb3a"> 1636</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__USCIB0RX     (18*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 18: USCIB0 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae22488710acbb1c4e2ddfd70aae76118"> 1637</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__USCIB0TX     (19*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 19: USCIB0 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a15e521186d2f9f44a2f7d979441adfe6"> 1638</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES20        (20*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 20: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4cf2f027c77ef0503a15b401da84b68e"> 1639</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES21        (21*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 21: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae52c599a0c64442fdb2605859097fee7"> 1640</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES22        (22*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 22: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a94d3f9ee7e8be7aeb65b0191dd972fe6"> 1641</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES23        (23*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 23: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8f9e003f9db9f0238cd1f426f3f5d878"> 1642</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__ADC12IFG     (24*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 24: ADC12IFGx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5898b0ff6957e0518398c3977a00f9b3"> 1643</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES25        (25*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 25: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a75b5262ec09a07ddcd1d84c3d6b81f51"> 1644</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES26        (26*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 26: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a284d11b506c12f6f222429a2a3c2a896"> 1645</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES27        (27*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 27: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae416253fa288edd78a24e3e12caae7e0"> 1646</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__RES28        (28*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 28: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a10a7d02a0dc75834bc67202c24ad10cc"> 1647</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__MPY          (29*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 29: Multiplier ready */</span><span class="preprocessor"></span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abb67956c49440f050e3c89c43d31fe90"> 1648</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__DMA0IFG      (30*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 30: previous DMA channel DMA0IFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac25de765325c68c983204d764e6e6184"> 1649</a></span>&#160;<span class="preprocessor">#define DMA1TSEL__DMAE0        (31*0x0100u)   </span><span class="comment">/* DMA channel 1 transfer select 31: ext. Trigger (DMAE0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;</div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a03cbf53fab9e6cbeb907bac22b4c0967"> 1651</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__DMA_REQ      (0*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 0:  DMA_REQ (sw) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6749eed3c90f66c71f64589c00845d7e"> 1652</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__TA0CCR0      (1*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 1:  Timer0_A (TA0CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8238377d16ef4e0a19d1160d349b522e"> 1653</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__TA0CCR2      (2*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 2:  Timer0_A (TA0CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aae16b3c976bf073102e43c785bd252d4"> 1654</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__TA1CCR0      (3*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 3:  Timer1_A (TA1CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac6d20f9c6b16a3d276b1f17d109bb5aa"> 1655</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__TA1CCR2      (4*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 4:  Timer1_A (TA1CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1677127b86813545fc6f88e36cef1826"> 1656</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__TB0CCR0      (5*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 5:  TimerB (TB0CCR0.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae985c605dff6ae915bb12b1d3ed25390"> 1657</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__TB0CCR2      (6*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 6:  TimerB (TB0CCR2.IFG) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5420eaee0f8adecfeaf4308b9d57f8a1"> 1658</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES7         (7*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 7:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a71a993378057fe0037dbdc2742ad9f82"> 1659</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES8         (8*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 8:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a93dc7a7f8e753ca322093f2e1d0eaf7d"> 1660</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES9         (9*0x0001u)    </span><span class="comment">/* DMA channel 2 transfer select 9:  Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aef60af3506c6f353c2bb017f4006cc9f"> 1661</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES10        (10*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 10: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a78af9b8cab8ce6d2594c46098029abd3"> 1662</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES11        (11*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 11: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a923216f819c495ab9b64f1fe5c87677f"> 1663</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES12        (12*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 12: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a32d039e3c4b8c751e80e218032fda9be"> 1664</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES13        (13*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 13: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4a4624daaf03c631ed5ab308b057b3df"> 1665</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RFRXIFG      (14*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 14: RFRXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a75c80a2ecd05e81084c19e3048611f0b"> 1666</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RFTXIFG      (15*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 15: RFTXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa1965ef9d9a22038cda1663e575bc487"> 1667</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__USCIA0RX     (16*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 16: USCIA0 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abe92be0574ec627aafcc76bfd8892891"> 1668</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__USCIA0TX     (17*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 17: USCIA0 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aef284315c47e9817b7329d4e4f2e1626"> 1669</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__USCIB0RX     (18*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 18: USCIB0 receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad8350db3b5a2f270c0d99eec98714b0a"> 1670</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__USCIB0TX     (19*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 19: USCIB0 transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a263ec88f8473a53f382ddd13a9c017a6"> 1671</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES20        (20*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 20: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a95d91633f765f2cf975ef871f01b8bb7"> 1672</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES21        (21*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 21: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a784e51ce4aed9f96df453791d6497c80"> 1673</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES22        (22*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 22: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a38148185659c8f22316eee4d8f3fc22c"> 1674</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES23        (23*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 23: Reserved  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a54ea6f81f7cab63c2eb2cac8ff70aae5"> 1675</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__ADC12IFG     (24*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 24: ADC12IFGx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a08049148f1bb093afb10d8fa1dbd43d4"> 1676</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES25        (25*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 25: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abfa0605a9969f9d97adade19b3499000"> 1677</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES26        (26*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 26: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acf4fe41edfbcf79cc5c223638cbadb21"> 1678</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES27        (27*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 27: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7ad1242a7fead47ad53ff7e4e5704eac"> 1679</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__RES28        (28*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 28: Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a01e6c040045cc0a1b0aea6042881dce5"> 1680</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__MPY          (29*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 29: Multiplier ready */</span><span class="preprocessor"></span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac978bcd2671d75555874c0e8aa137ac4"> 1681</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__DMA1IFG      (30*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 30: previous DMA channel DMA1IFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac130cc087c5dcf9533f917f0c7b18242"> 1682</a></span>&#160;<span class="preprocessor">#define DMA2TSEL__DMAE0        (31*0x0001u)   </span><span class="comment">/* DMA channel 2 transfer select 31: ext. Trigger (DMAE0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">/*************************************************************</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">* Flash Memory</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">*************************************************************/</span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aadea2b8a167f7af267e900556216bce9"> 1687</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_FLASH__                  </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4af4f24bdda11aad09f029a7ef84d0f9"> 1688</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_FLASH__ 0x0140</span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db"> 1689</a></span>&#160;<span class="preprocessor">#define FLASH_BASE             __MSP430_BASEADDRESS_FLASH__</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(FCTL1);                             <span class="comment">/* FLASH Control 1 */</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(FCTL1_L);                            <span class="comment">/* FLASH Control 1 */</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(FCTL1_H);                            <span class="comment">/* FLASH Control 1 */</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">//sfrbw    FCTL2                  (0x0142)  /* FLASH Control 2 */</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(FCTL3);                             <span class="comment">/* FLASH Control 3 */</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(FCTL3_L);                            <span class="comment">/* FLASH Control 3 */</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(FCTL3_H);                            <span class="comment">/* FLASH Control 3 */</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(FCTL4);                             <span class="comment">/* FLASH Control 4 */</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(FCTL4_L);                            <span class="comment">/* FLASH Control 4 */</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(FCTL4_H);                            <span class="comment">/* FLASH Control 4 */</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;</div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a406466f4e1407b96f79d2237a550357c"> 1702</a></span>&#160;<span class="preprocessor">#define FRPW                   (0x9600)       </span><span class="comment">/* Flash password returned by read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7738fa59caceee2fc5b93ca2b2edeb6c"> 1703</a></span>&#160;<span class="preprocessor">#define FWPW                   (0xA500)       </span><span class="comment">/* Flash password for write */</span><span class="preprocessor"></span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3cd86fedd463d9e1f724fcc772cbae56"> 1704</a></span>&#160;<span class="preprocessor">#define FXPW                   (0x3300)       </span><span class="comment">/* for use with XOR instruction */</span><span class="preprocessor"></span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5abe8436c479614b24991136c7f92bfe"> 1705</a></span>&#160;<span class="preprocessor">#define FRKEY                  (0x9600)       </span><span class="comment">/* (legacy definition) Flash key returned by read */</span><span class="preprocessor"></span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a60a63339a28732e5fed8086e52f95109"> 1706</a></span>&#160;<span class="preprocessor">#define FWKEY                  (0xA500)       </span><span class="comment">/* (legacy definition) Flash key for write */</span><span class="preprocessor"></span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a51372209f9642b083708830500da4f5a"> 1707</a></span>&#160;<span class="preprocessor">#define FXKEY                  (0x3300)       </span><span class="comment">/* (legacy definition) for use with XOR instruction */</span><span class="preprocessor"></span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/* FCTL1 Control Bits */</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">//#define RESERVED            (0x0001)  /* Reserved */</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0d4522ecaa66a6e2edacf9cd78b07f89"> 1711</a></span>&#160;<span class="preprocessor">#define ERASE                  (0x0002)       </span><span class="comment">/* Enable bit for Flash segment erase */</span><span class="preprocessor"></span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2fdaff334c72d44d597f0194f03576a6"> 1712</a></span>&#160;<span class="preprocessor">#define MERAS                  (0x0004)       </span><span class="comment">/* Enable bit for Flash mass erase */</span><span class="preprocessor"></span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment">//#define RESERVED            (0x0008)  /* Reserved */</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">//#define RESERVED            (0x0010)  /* Reserved */</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a97577c9b10c3185f4f523d6207b68182"> 1715</a></span>&#160;<span class="preprocessor">#define SWRT                   (0x0020)       </span><span class="comment">/* Smart Write enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6fd48723c10f35efb40bd1af6cfb1cd0"> 1716</a></span>&#160;<span class="preprocessor">#define WRT                    (0x0040)       </span><span class="comment">/* Enable bit for Flash write */</span><span class="preprocessor"></span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad25a8e3269e21dc8d5a140ed4d769276"> 1717</a></span>&#160;<span class="preprocessor">#define BLKWRT                 (0x0080)       </span><span class="comment">/* Enable bit for Flash segment write */</span><span class="preprocessor"></span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">/* FCTL1 Control Bits */</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment">//#define RESERVED            (0x0001)  /* Reserved */</span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae0804f866e3d01fd40bbdccd1dad83ba"> 1721</a></span>&#160;<span class="preprocessor">#define ERASE_L                (0x0002)       </span><span class="comment">/* Enable bit for Flash segment erase */</span><span class="preprocessor"></span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a169344fc8e2afeffac092bc9c3591b6a"> 1722</a></span>&#160;<span class="preprocessor">#define MERAS_L                (0x0004)       </span><span class="comment">/* Enable bit for Flash mass erase */</span><span class="preprocessor"></span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">//#define RESERVED            (0x0008)  /* Reserved */</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">//#define RESERVED            (0x0010)  /* Reserved */</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a38eeead6a6966cd2fdc53488290aefe9"> 1725</a></span>&#160;<span class="preprocessor">#define SWRT_L                 (0x0020)       </span><span class="comment">/* Smart Write enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8e0d30f087d6ebebe21b05021bc8c540"> 1726</a></span>&#160;<span class="preprocessor">#define WRT_L                  (0x0040)       </span><span class="comment">/* Enable bit for Flash write */</span><span class="preprocessor"></span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad6d0471d4c8d5f31d1e3b31dc92662d9"> 1727</a></span>&#160;<span class="preprocessor">#define BLKWRT_L               (0x0080)       </span><span class="comment">/* Enable bit for Flash segment write */</span><span class="preprocessor"></span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">/* FCTL3 Control Bits */</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab5be0aaddb58ffb9cb20c12530d66316"> 1730</a></span>&#160;<span class="preprocessor">#define BUSY                   (0x0001)       </span><span class="comment">/* Flash busy: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa05f7fb72110dd49fca81924e8e39366"> 1731</a></span>&#160;<span class="preprocessor">#define KEYV                   (0x0002)       </span><span class="comment">/* Flash Key violation flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af5bb57b173dd669993784a17417671f1"> 1732</a></span>&#160;<span class="preprocessor">#define ACCVIFG                (0x0004)       </span><span class="comment">/* Flash Access violation flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aef72fe86b7c60b1a86920496456edeac"> 1733</a></span>&#160;<span class="preprocessor">#define WAIT                   (0x0008)       </span><span class="comment">/* Wait flag for segment write */</span><span class="preprocessor"></span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0376b2ead2de10bb7ab6a4d21ec304e9"> 1734</a></span>&#160;<span class="preprocessor">#define LOCK                   (0x0010)       </span><span class="comment">/* Lock bit: 1 - Flash is locked (read only) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5b678cfc91a2260fb7ad94e2bac61a17"> 1735</a></span>&#160;<span class="preprocessor">#define EMEX                   (0x0020)       </span><span class="comment">/* Flash Emergency Exit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9f5c34e700abf075b1a6f7a0558b44aa"> 1736</a></span>&#160;<span class="preprocessor">#define LOCKA                  (0x0040)       </span><span class="comment">/* Segment A Lock bit: read = 1 - Segment is locked (read only) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">//#define RESERVED            (0x0080)  /* Reserved */</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">/* FCTL3 Control Bits */</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1d6e4f4f49068f137500c28f37de87a7"> 1740</a></span>&#160;<span class="preprocessor">#define BUSY_L                 (0x0001)       </span><span class="comment">/* Flash busy: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a56d2f84fc1187a8245e2eb3de0980c07"> 1741</a></span>&#160;<span class="preprocessor">#define KEYV_L                 (0x0002)       </span><span class="comment">/* Flash Key violation flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad8d8548da25ece9b496447a3961279e5"> 1742</a></span>&#160;<span class="preprocessor">#define ACCVIFG_L              (0x0004)       </span><span class="comment">/* Flash Access violation flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4edd8263e86afdbe8bf8e3aa690a9ca2"> 1743</a></span>&#160;<span class="preprocessor">#define WAIT_L                 (0x0008)       </span><span class="comment">/* Wait flag for segment write */</span><span class="preprocessor"></span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad29ad3d313a42999c80112c318aca998"> 1744</a></span>&#160;<span class="preprocessor">#define LOCK_L                 (0x0010)       </span><span class="comment">/* Lock bit: 1 - Flash is locked (read only) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1e8d34f59fa7330b9a89475eaeeff2b4"> 1745</a></span>&#160;<span class="preprocessor">#define EMEX_L                 (0x0020)       </span><span class="comment">/* Flash Emergency Exit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3be3bc76986271b1cb04c153f21784ab"> 1746</a></span>&#160;<span class="preprocessor">#define LOCKA_L                (0x0040)       </span><span class="comment">/* Segment A Lock bit: read = 1 - Segment is locked (read only) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">//#define RESERVED            (0x0080)  /* Reserved */</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">/* FCTL4 Control Bits */</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af46895fa519edd07c598d469643042ce"> 1750</a></span>&#160;<span class="preprocessor">#define VPE                    (0x0001)       </span><span class="comment">/* Voltage Changed during Program Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2a00a749d9089c70c44b038e1b4c50de"> 1751</a></span>&#160;<span class="preprocessor">#define MGR0                   (0x0010)       </span><span class="comment">/* Marginal read 0 mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1fb1ac8a88c3b6cf8af9a19a89e95f3b"> 1752</a></span>&#160;<span class="preprocessor">#define MGR1                   (0x0020)       </span><span class="comment">/* Marginal read 1 mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a63c1feb96e8e23b66c4b952415e64486"> 1753</a></span>&#160;<span class="preprocessor">#define LOCKINFO               (0x0080)       </span><span class="comment">/* Lock INFO Memory bit: read = 1 - Segment is locked (read only) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">/* FCTL4 Control Bits */</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad91a39aea5c64d71c35d864659e2a56a"> 1756</a></span>&#160;<span class="preprocessor">#define VPE_L                  (0x0001)       </span><span class="comment">/* Voltage Changed during Program Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac2f417c25db915734169144029f9e6f9"> 1757</a></span>&#160;<span class="preprocessor">#define MGR0_L                 (0x0010)       </span><span class="comment">/* Marginal read 0 mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a59a0d3b2a985ca95055dd0b2879bc60f"> 1758</a></span>&#160;<span class="preprocessor">#define MGR1_L                 (0x0020)       </span><span class="comment">/* Marginal read 1 mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a153d30d0ebd918601492fe89f1b0a93c"> 1759</a></span>&#160;<span class="preprocessor">#define LOCKINFO_L             (0x0080)       </span><span class="comment">/* Lock INFO Memory bit: read = 1 - Segment is locked (read only) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">* LCD_B</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7d42132f4428a4c1c22a702abcede71b"> 1764</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_LCD_B__                  </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a227b996a4f3888e8e030b669e9b3b3fb"> 1765</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_LCD_B__ 0x0A00</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a10f9794226c20c740477d72158832651"> 1766</a></span>&#160;<span class="preprocessor">#define LCD_B_BASE             __MSP430_BASEADDRESS_LCD_B__</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(LCDBCTL0);                          <span class="comment">/* LCD_B Control Register 0 */</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBCTL0_L);                         <span class="comment">/* LCD_B Control Register 0 */</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBCTL0_H);                         <span class="comment">/* LCD_B Control Register 0 */</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(LCDBCTL1);                          <span class="comment">/* LCD_B Control Register 1 */</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBCTL1_L);                         <span class="comment">/* LCD_B Control Register 1 */</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBCTL1_H);                         <span class="comment">/* LCD_B Control Register 1 */</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(LCDBBLKCTL);                        <span class="comment">/* LCD_B blinking control register */</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBBLKCTL_L);                       <span class="comment">/* LCD_B blinking control register */</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBBLKCTL_H);                       <span class="comment">/* LCD_B blinking control register */</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(LCDBMEMCTL);                        <span class="comment">/* LCD_B memory control register */</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBMEMCTL_L);                       <span class="comment">/* LCD_B memory control register */</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBMEMCTL_H);                       <span class="comment">/* LCD_B memory control register */</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(LCDBVCTL);                          <span class="comment">/* LCD_B Voltage Control Register */</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBVCTL_L);                         <span class="comment">/* LCD_B Voltage Control Register */</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBVCTL_H);                         <span class="comment">/* LCD_B Voltage Control Register */</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(LCDBPCTL0);                         <span class="comment">/* LCD_B Port Control Register 0 */</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBPCTL0_L);                        <span class="comment">/* LCD_B Port Control Register 0 */</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBPCTL0_H);                        <span class="comment">/* LCD_B Port Control Register 0 */</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(LCDBPCTL1);                         <span class="comment">/* LCD_B Port Control Register 1 */</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBPCTL1_L);                        <span class="comment">/* LCD_B Port Control Register 1 */</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBPCTL1_H);                        <span class="comment">/* LCD_B Port Control Register 1 */</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(LCDBPCTL2);                         <span class="comment">/* LCD_B Port Control Register 2 */</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBPCTL2_L);                        <span class="comment">/* LCD_B Port Control Register 2 */</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBPCTL2_H);                        <span class="comment">/* LCD_B Port Control Register 2 */</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(LCDBPCTL3);                         <span class="comment">/* LCD_B Port Control Register 3 */</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBPCTL3_L);                        <span class="comment">/* LCD_B Port Control Register 3 */</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBPCTL3_H);                        <span class="comment">/* LCD_B Port Control Register 3 */</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(LCDBCPCTL);                         <span class="comment">/* LCD_B Charge Pump Control Register 3 */</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBCPCTL_L);                        <span class="comment">/* LCD_B Charge Pump Control Register 3 */</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBCPCTL_H);                        <span class="comment">/* LCD_B Charge Pump Control Register 3 */</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(LCDBIV);                            <span class="comment">/* LCD_B Interrupt Vector Register */</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">// LCDBCTL0</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2b37d06ef24dd89ebd406503ac35e268"> 1801</a></span>&#160;<span class="preprocessor">#define LCDON                  (0x0001)       </span><span class="comment">/* LCD_B LCD On */</span><span class="preprocessor"></span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6b9ce19883a7dad7f0928d6012a95814"> 1802</a></span>&#160;<span class="preprocessor">#define LCDSON                 (0x0004)       </span><span class="comment">/* LCD_B LCD Segments On */</span><span class="preprocessor"></span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#affd8706fb84cfcebe0c9bbea9e30566a"> 1803</a></span>&#160;<span class="preprocessor">#define LCDMX0                 (0x0008)       </span><span class="comment">/* LCD_B Mux Rate Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae7ce6a65144805c4d9da08a09f5862d0"> 1804</a></span>&#160;<span class="preprocessor">#define LCDMX1                 (0x0010)       </span><span class="comment">/* LCD_B Mux Rate Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* LCD_B RESERVED */</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* LCD_B RESERVED */</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7c721d56fc085761dcaab4632f0e8a6e"> 1807</a></span>&#160;<span class="preprocessor">#define LCDSSEL                (0x0080)       </span><span class="comment">/* LCD_B Clock Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aca729bdb406bb727fb3ef6101c397785"> 1808</a></span>&#160;<span class="preprocessor">#define LCDPRE0                (0x0100)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3a215bf077810fa692da09a8fbcea489"> 1809</a></span>&#160;<span class="preprocessor">#define LCDPRE1                (0x0200)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac1a99cfb12cf54e35048f1302d780637"> 1810</a></span>&#160;<span class="preprocessor">#define LCDPRE2                (0x0400)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aee4d00da46b3953cff6098ed6c0ca1bc"> 1811</a></span>&#160;<span class="preprocessor">#define LCDDIV0                (0x0800)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a139f09926e6df76a8dc4f5d55d94d725"> 1812</a></span>&#160;<span class="preprocessor">#define LCDDIV1                (0x1000)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a016f60a5efd379f60518fe970a8eaf30"> 1813</a></span>&#160;<span class="preprocessor">#define LCDDIV2                (0x2000)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abdc925349126a988576c50604a844b1d"> 1814</a></span>&#160;<span class="preprocessor">#define LCDDIV3                (0x4000)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61d0918bbf343d8b9e32b59ea9bdb2f6"> 1815</a></span>&#160;<span class="preprocessor">#define LCDDIV4                (0x8000)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">// LCDBCTL0</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af53467bd3b99c0d4ec6931fab3617941"> 1818</a></span>&#160;<span class="preprocessor">#define LCDON_L                (0x0001)       </span><span class="comment">/* LCD_B LCD On */</span><span class="preprocessor"></span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a63a1bd4006d06f696a7b3cd218b371cd"> 1819</a></span>&#160;<span class="preprocessor">#define LCDSON_L               (0x0004)       </span><span class="comment">/* LCD_B LCD Segments On */</span><span class="preprocessor"></span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a722cd054d278363b046d50aa0c95a224"> 1820</a></span>&#160;<span class="preprocessor">#define LCDMX0_L               (0x0008)       </span><span class="comment">/* LCD_B Mux Rate Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1f00b2f680c9c78fd3413246dba09500"> 1821</a></span>&#160;<span class="preprocessor">#define LCDMX1_L               (0x0010)       </span><span class="comment">/* LCD_B Mux Rate Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* LCD_B RESERVED */</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* LCD_B RESERVED */</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afc2a6aed6f53604233f7cdb9b387495b"> 1824</a></span>&#160;<span class="preprocessor">#define LCDSSEL_L              (0x0080)       </span><span class="comment">/* LCD_B Clock Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">// LCDBCTL0</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* LCD_B RESERVED */</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* LCD_B RESERVED */</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acfe3731ddd6c91c6a87b57804f02d969"> 1829</a></span>&#160;<span class="preprocessor">#define LCDPRE0_H              (0x0001)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9dd77815114f72ef3dda0675701e9ace"> 1830</a></span>&#160;<span class="preprocessor">#define LCDPRE1_H              (0x0002)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a13e5738710f8c9298cee03d4384a6520"> 1831</a></span>&#160;<span class="preprocessor">#define LCDPRE2_H              (0x0004)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a315e28da51d31d638d9ba6218a28e382"> 1832</a></span>&#160;<span class="preprocessor">#define LCDDIV0_H              (0x0008)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a49f62b37715e2a87e970e6c42387d0cd"> 1833</a></span>&#160;<span class="preprocessor">#define LCDDIV1_H              (0x0010)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac3926eb2d5098aef3a150ba4b0e204ab"> 1834</a></span>&#160;<span class="preprocessor">#define LCDDIV2_H              (0x0020)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afbcaf1c38a23d96c9da1b6c95f9a4b2c"> 1835</a></span>&#160;<span class="preprocessor">#define LCDDIV3_H              (0x0040)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afeb4a0ea636263ff7f1b065bc3c743e6"> 1836</a></span>&#160;<span class="preprocessor">#define LCDDIV4_H              (0x0080)       </span><span class="comment">/* LCD_B LCD frequency divider Bit: 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac70201fa64d6c0c79baa4cf949a4ac06"> 1838</a></span>&#160;<span class="preprocessor">#define LCDPRE_0               (0x0000)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a06e08feb5bf7ea5185af83a3e36ac433"> 1839</a></span>&#160;<span class="preprocessor">#define LCDPRE_1               (0x0100)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaf00969598935063117408a709f1fb5c"> 1840</a></span>&#160;<span class="preprocessor">#define LCDPRE_2               (0x0200)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a82dc7d97b861f361a2382f6ce24dfb20"> 1841</a></span>&#160;<span class="preprocessor">#define LCDPRE_3               (0x0300)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a779ae66eecbddf2a8cebea754f04adab"> 1842</a></span>&#160;<span class="preprocessor">#define LCDPRE_4               (0x0400)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#add5c81666b6a4c227469afbb50374fae"> 1843</a></span>&#160;<span class="preprocessor">#define LCDPRE_5               (0x0500)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a295f1348ce3fb575b5139a277252f580"> 1844</a></span>&#160;<span class="preprocessor">#define LCDPRE__1              (0x0000)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4b5994e541ffb4b74cc8eb50bce58ebd"> 1845</a></span>&#160;<span class="preprocessor">#define LCDPRE__2              (0x0100)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a193b178a7a7be0e4dd9467dd71f5c62b"> 1846</a></span>&#160;<span class="preprocessor">#define LCDPRE__4              (0x0200)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2f70b680977f02ad6c08fa3c72958af1"> 1847</a></span>&#160;<span class="preprocessor">#define LCDPRE__8              (0x0300)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a86db635755a4e4e5a52432b18f54ea41"> 1848</a></span>&#160;<span class="preprocessor">#define LCDPRE__16             (0x0400)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a132b0c26200d5b2e8387ee1a2a508bc7"> 1849</a></span>&#160;<span class="preprocessor">#define LCDPRE__32             (0x0500)       </span><span class="comment">/* LCD_B LCD frequency pre-scaler: /32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a19348f18b1c7d0c7713b0365eaf64b0b"> 1851</a></span>&#160;<span class="preprocessor">#define LCDDIV_0               (0x0000)       </span><span class="comment">/* LCD_B LCD frequency divider: /1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0d7b096452f9fb40dc0ea2397bbc8be4"> 1852</a></span>&#160;<span class="preprocessor">#define LCDDIV_1               (0x0800)       </span><span class="comment">/* LCD_B LCD frequency divider: /2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a28ba95e274d2a1ae939e51978323c55f"> 1853</a></span>&#160;<span class="preprocessor">#define LCDDIV_2               (0x1000)       </span><span class="comment">/* LCD_B LCD frequency divider: /3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0fc48b8723290c30f85c764cf781cf66"> 1854</a></span>&#160;<span class="preprocessor">#define LCDDIV_3               (0x1800)       </span><span class="comment">/* LCD_B LCD frequency divider: /4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1aa319b0b11e2493f4386a372810843f"> 1855</a></span>&#160;<span class="preprocessor">#define LCDDIV_4               (0x2000)       </span><span class="comment">/* LCD_B LCD frequency divider: /5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6e64a26657b357de2cccd5a29484d68a"> 1856</a></span>&#160;<span class="preprocessor">#define LCDDIV_5               (0x2800)       </span><span class="comment">/* LCD_B LCD frequency divider: /6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1a1efa031304ac7e0742b830d2ace416"> 1857</a></span>&#160;<span class="preprocessor">#define LCDDIV_6               (0x3000)       </span><span class="comment">/* LCD_B LCD frequency divider: /7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3b0f8a46f4efa26867a0cd5ac21c863b"> 1858</a></span>&#160;<span class="preprocessor">#define LCDDIV_7               (0x3800)       </span><span class="comment">/* LCD_B LCD frequency divider: /8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa25162cc972c299931f392887032682c"> 1859</a></span>&#160;<span class="preprocessor">#define LCDDIV_8               (0x4000)       </span><span class="comment">/* LCD_B LCD frequency divider: /9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8ed89fa085484e2c126420ffcf86a26c"> 1860</a></span>&#160;<span class="preprocessor">#define LCDDIV_9               (0x4800)       </span><span class="comment">/* LCD_B LCD frequency divider: /10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#accb74790b629da74f4a8af18cb9fa4ba"> 1861</a></span>&#160;<span class="preprocessor">#define LCDDIV_10              (0x5000)       </span><span class="comment">/* LCD_B LCD frequency divider: /11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a25edcc74c595c3e33c3a06fb361ebb2e"> 1862</a></span>&#160;<span class="preprocessor">#define LCDDIV_11              (0x5800)       </span><span class="comment">/* LCD_B LCD frequency divider: /12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8f337e1aceb3db17f72d0cebd9a6d98f"> 1863</a></span>&#160;<span class="preprocessor">#define LCDDIV_12              (0x6000)       </span><span class="comment">/* LCD_B LCD frequency divider: /13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab5de0b563c40323c83dbf46396f7d775"> 1864</a></span>&#160;<span class="preprocessor">#define LCDDIV_13              (0x6800)       </span><span class="comment">/* LCD_B LCD frequency divider: /14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8cd20ac8bfd6a4d7c22730c6f0356e58"> 1865</a></span>&#160;<span class="preprocessor">#define LCDDIV_14              (0x7000)       </span><span class="comment">/* LCD_B LCD frequency divider: /15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aff4954a40ae1ad2ff38217676870ed2f"> 1866</a></span>&#160;<span class="preprocessor">#define LCDDIV_15              (0x7800)       </span><span class="comment">/* LCD_B LCD frequency divider: /16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3b36017d980729946e0ece15cfe58986"> 1867</a></span>&#160;<span class="preprocessor">#define LCDDIV_16              (0x8000)       </span><span class="comment">/* LCD_B LCD frequency divider: /17 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a699b43e705570885c0bab0ae3ae9e730"> 1868</a></span>&#160;<span class="preprocessor">#define LCDDIV_17              (0x8800)       </span><span class="comment">/* LCD_B LCD frequency divider: /18 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4d8fd11b6aa6deb245e830d6e75f45f4"> 1869</a></span>&#160;<span class="preprocessor">#define LCDDIV_18              (0x9000)       </span><span class="comment">/* LCD_B LCD frequency divider: /19 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a532aaa0996790079273e093850ba506e"> 1870</a></span>&#160;<span class="preprocessor">#define LCDDIV_19              (0x9800)       </span><span class="comment">/* LCD_B LCD frequency divider: /20 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a68b5b08b9ed191d0b32a0aade13b1381"> 1871</a></span>&#160;<span class="preprocessor">#define LCDDIV_20              (0xA000)       </span><span class="comment">/* LCD_B LCD frequency divider: /21 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aed97949dbbc71cbe3434b85063a67cc3"> 1872</a></span>&#160;<span class="preprocessor">#define LCDDIV_21              (0xA800)       </span><span class="comment">/* LCD_B LCD frequency divider: /22 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ade373aeed7cf3716ee2a198226fd7b1f"> 1873</a></span>&#160;<span class="preprocessor">#define LCDDIV_22              (0xB000)       </span><span class="comment">/* LCD_B LCD frequency divider: /23 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4fec8a8d3696dc4b7e82b3922457f444"> 1874</a></span>&#160;<span class="preprocessor">#define LCDDIV_23              (0xB800)       </span><span class="comment">/* LCD_B LCD frequency divider: /24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac40c2dc3391cb4fe642edd200d2d6f43"> 1875</a></span>&#160;<span class="preprocessor">#define LCDDIV_24              (0xC000)       </span><span class="comment">/* LCD_B LCD frequency divider: /25 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af4c89a3bb95758ad51587989c52c588c"> 1876</a></span>&#160;<span class="preprocessor">#define LCDDIV_25              (0xC800)       </span><span class="comment">/* LCD_B LCD frequency divider: /26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af9a97a4309b762c31afbf13208c561cb"> 1877</a></span>&#160;<span class="preprocessor">#define LCDDIV_26              (0xD000)       </span><span class="comment">/* LCD_B LCD frequency divider: /27 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae5b70aa784bd04b891f1906619d20751"> 1878</a></span>&#160;<span class="preprocessor">#define LCDDIV_27              (0xD800)       </span><span class="comment">/* LCD_B LCD frequency divider: /28 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a07c05192a9d063f71a278e4b18652168"> 1879</a></span>&#160;<span class="preprocessor">#define LCDDIV_28              (0xE000)       </span><span class="comment">/* LCD_B LCD frequency divider: /29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a49de6dbecb5c4ff2cee19a8846b95354"> 1880</a></span>&#160;<span class="preprocessor">#define LCDDIV_29              (0xE800)       </span><span class="comment">/* LCD_B LCD frequency divider: /30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#add4f2f5821e4aab3cb9a89b0cacf56c7"> 1881</a></span>&#160;<span class="preprocessor">#define LCDDIV_30              (0xF000)       </span><span class="comment">/* LCD_B LCD frequency divider: /31 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad5de4fb441a5672a2cedc0b8620e98e7"> 1882</a></span>&#160;<span class="preprocessor">#define LCDDIV_31              (0xF800)       </span><span class="comment">/* LCD_B LCD frequency divider: /32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac9c0bf66c987f39d599454e8d6f5f7cc"> 1883</a></span>&#160;<span class="preprocessor">#define LCDDIV__1              (0x0000)       </span><span class="comment">/* LCD_B LCD frequency divider: /1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a37a30cbe3d47f79f7f1f15495770661e"> 1884</a></span>&#160;<span class="preprocessor">#define LCDDIV__2              (0x0800)       </span><span class="comment">/* LCD_B LCD frequency divider: /2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5bc8ed238f602bdef4692416b0b9b8fe"> 1885</a></span>&#160;<span class="preprocessor">#define LCDDIV__3              (0x1000)       </span><span class="comment">/* LCD_B LCD frequency divider: /3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc7975a85813899ba9cd6eb4d49ea25c"> 1886</a></span>&#160;<span class="preprocessor">#define LCDDIV__4              (0x1800)       </span><span class="comment">/* LCD_B LCD frequency divider: /4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a67abf867da5ce086d2690e93753eec3b"> 1887</a></span>&#160;<span class="preprocessor">#define LCDDIV__5              (0x2000)       </span><span class="comment">/* LCD_B LCD frequency divider: /5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa464e6125e86918dd79bbb80749bc293"> 1888</a></span>&#160;<span class="preprocessor">#define LCDDIV__6              (0x2800)       </span><span class="comment">/* LCD_B LCD frequency divider: /6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae09265f14c3929a66be19e774770eb1e"> 1889</a></span>&#160;<span class="preprocessor">#define LCDDIV__7              (0x3000)       </span><span class="comment">/* LCD_B LCD frequency divider: /7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa02532e2172052a49132e13131b2a8c6"> 1890</a></span>&#160;<span class="preprocessor">#define LCDDIV__8              (0x3800)       </span><span class="comment">/* LCD_B LCD frequency divider: /8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a27b168eff44a93db136a42f7e4f5b9ee"> 1891</a></span>&#160;<span class="preprocessor">#define LCDDIV__9              (0x4000)       </span><span class="comment">/* LCD_B LCD frequency divider: /9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5c3d32a128c97ecf0d3cc76aecc12450"> 1892</a></span>&#160;<span class="preprocessor">#define LCDDIV__10             (0x4800)       </span><span class="comment">/* LCD_B LCD frequency divider: /10 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a12d4be57562296b0f3ddc169211fda59"> 1893</a></span>&#160;<span class="preprocessor">#define LCDDIV__11             (0x5000)       </span><span class="comment">/* LCD_B LCD frequency divider: /11 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeb00f16625c7d3a6145a2bcd19a6ba17"> 1894</a></span>&#160;<span class="preprocessor">#define LCDDIV__12             (0x5800)       </span><span class="comment">/* LCD_B LCD frequency divider: /12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4a46698c8cce97b3afd615661cf342dc"> 1895</a></span>&#160;<span class="preprocessor">#define LCDDIV__13             (0x6000)       </span><span class="comment">/* LCD_B LCD frequency divider: /13 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8e9aa517227baeebb9485caea8ce8241"> 1896</a></span>&#160;<span class="preprocessor">#define LCDDIV__14             (0x6800)       </span><span class="comment">/* LCD_B LCD frequency divider: /14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af3dc02f656c4e01f9934559cc8f4d64b"> 1897</a></span>&#160;<span class="preprocessor">#define LCDDIV__15             (0x7000)       </span><span class="comment">/* LCD_B LCD frequency divider: /15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a072be19541a3cc07db5b5deac2672e26"> 1898</a></span>&#160;<span class="preprocessor">#define LCDDIV__16             (0x7800)       </span><span class="comment">/* LCD_B LCD frequency divider: /16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a183b46f722ffb0c8b264688f3fe91530"> 1899</a></span>&#160;<span class="preprocessor">#define LCDDIV__17             (0x8000)       </span><span class="comment">/* LCD_B LCD frequency divider: /17 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e3dd72852585d6780d5985ddc4273a0"> 1900</a></span>&#160;<span class="preprocessor">#define LCDDIV__18             (0x8800)       </span><span class="comment">/* LCD_B LCD frequency divider: /18 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a10762dab0a898a2d8b5dad998047cf78"> 1901</a></span>&#160;<span class="preprocessor">#define LCDDIV__19             (0x9000)       </span><span class="comment">/* LCD_B LCD frequency divider: /19 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd8828e19403c9b8c2c4335764b923b0"> 1902</a></span>&#160;<span class="preprocessor">#define LCDDIV__20             (0x9800)       </span><span class="comment">/* LCD_B LCD frequency divider: /20 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8dfa1b0c0940d2e9c0cf54f04a0655f0"> 1903</a></span>&#160;<span class="preprocessor">#define LCDDIV__21             (0xA000)       </span><span class="comment">/* LCD_B LCD frequency divider: /21 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa36ad23be0b4da0a41f52b442d2de6ef"> 1904</a></span>&#160;<span class="preprocessor">#define LCDDIV__22             (0xA800)       </span><span class="comment">/* LCD_B LCD frequency divider: /22 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1c2471ae5f2aff6b4deafe29f6ed5150"> 1905</a></span>&#160;<span class="preprocessor">#define LCDDIV__23             (0xB000)       </span><span class="comment">/* LCD_B LCD frequency divider: /23 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a552db929c7d51892db9adc29d5b11e11"> 1906</a></span>&#160;<span class="preprocessor">#define LCDDIV__24             (0xB800)       </span><span class="comment">/* LCD_B LCD frequency divider: /24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae37288ecfea0b6aee04037793387acb3"> 1907</a></span>&#160;<span class="preprocessor">#define LCDDIV__25             (0xC000)       </span><span class="comment">/* LCD_B LCD frequency divider: /25 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a261d21aebbfe90c0932efd43a3a44264"> 1908</a></span>&#160;<span class="preprocessor">#define LCDDIV__26             (0xC800)       </span><span class="comment">/* LCD_B LCD frequency divider: /26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a34c22612db1cbe75af41ccda77695bb3"> 1909</a></span>&#160;<span class="preprocessor">#define LCDDIV__27             (0xD000)       </span><span class="comment">/* LCD_B LCD frequency divider: /27 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5d5627d2847410936ae804f6152676d5"> 1910</a></span>&#160;<span class="preprocessor">#define LCDDIV__28             (0xD800)       </span><span class="comment">/* LCD_B LCD frequency divider: /28 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5a03ac10b38ef8638ffea256397d334a"> 1911</a></span>&#160;<span class="preprocessor">#define LCDDIV__29             (0xE000)       </span><span class="comment">/* LCD_B LCD frequency divider: /29 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a26aba39377c6e17a50320360fcc3ca7c"> 1912</a></span>&#160;<span class="preprocessor">#define LCDDIV__30             (0xE800)       </span><span class="comment">/* LCD_B LCD frequency divider: /30 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9c41f4ed2e5ec82b33fa512f259b9e00"> 1913</a></span>&#160;<span class="preprocessor">#define LCDDIV__31             (0xF000)       </span><span class="comment">/* LCD_B LCD frequency divider: /31 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a377e6c71c01e39db59462e0e52c4b932"> 1914</a></span>&#160;<span class="preprocessor">#define LCDDIV__32             (0xF800)       </span><span class="comment">/* LCD_B LCD frequency divider: /32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">/* Display modes coded with Bits 2-4 */</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4a85be28fd3aeba473fceb015bd59d6d"> 1917</a></span>&#160;<span class="preprocessor">#define LCDSTATIC              (LCDSON)</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2f2288aedf16d104794d349bb3cbba53"> 1918</a></span>&#160;<span class="preprocessor">#define LCD2MUX                (LCDMX0+LCDSON)</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a74693dbe549346ca17ed1c7b0c8dca68"> 1919</a></span>&#160;<span class="preprocessor">#define LCD3MUX                (LCDMX1+LCDSON)</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1c2f0c25660b250ff1184397884204c7"> 1920</a></span>&#160;<span class="preprocessor">#define LCD4MUX                (LCDMX1+LCDMX0+LCDSON)</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment">// LCDBCTL1</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a66a49c29b97e703023f99774ee6b1529"> 1923</a></span>&#160;<span class="preprocessor">#define LCDFRMIFG              (0x0001)       </span><span class="comment">/* LCD_B LCD frame interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8aa9f072129762443cdec7e345516b1d"> 1924</a></span>&#160;<span class="preprocessor">#define LCDBLKOFFIFG           (0x0002)       </span><span class="comment">/* LCD_B LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a71ef7811dbcec1ded022176e00102579"> 1925</a></span>&#160;<span class="preprocessor">#define LCDBLKONIFG            (0x0004)       </span><span class="comment">/* LCD_B LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aba6400f14015bd96143ce189e2f0de40"> 1926</a></span>&#160;<span class="preprocessor">#define LCDNOCAPIFG            (0x0008)       </span><span class="comment">/* LCD_B No cpacitance connected interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a46fec6e625cfb310734331b6df4d4fde"> 1927</a></span>&#160;<span class="preprocessor">#define LCDFRMIE               (0x0100)       </span><span class="comment">/* LCD_B LCD frame interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abdcc8adeb4ac763c507c01a6da89a33c"> 1928</a></span>&#160;<span class="preprocessor">#define LCDBLKOFFIE            (0x0200)       </span><span class="comment">/* LCD_B LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a54903bb8e1f7ac4b4e98a3e42e432a64"> 1929</a></span>&#160;<span class="preprocessor">#define LCDBLKONIE             (0x0400)       </span><span class="comment">/* LCD_B LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0f97a0d5e1e81275e450c0aaddda821b"> 1930</a></span>&#160;<span class="preprocessor">#define LCDNOCAPIE             (0x0800)       </span><span class="comment">/* LCD_B No cpacitance connected interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment">// LCDBCTL1</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adcbed77e65a9cacbc0aed3897aee37db"> 1933</a></span>&#160;<span class="preprocessor">#define LCDFRMIFG_L            (0x0001)       </span><span class="comment">/* LCD_B LCD frame interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac7509673ae20cb2deca599050103f109"> 1934</a></span>&#160;<span class="preprocessor">#define LCDBLKOFFIFG_L         (0x0002)       </span><span class="comment">/* LCD_B LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a06f5c6d8976a2b20b23e3f1c1863b07f"> 1935</a></span>&#160;<span class="preprocessor">#define LCDBLKONIFG_L          (0x0004)       </span><span class="comment">/* LCD_B LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1eea581617cb0e36ffb7d88dc42491ea"> 1936</a></span>&#160;<span class="preprocessor">#define LCDNOCAPIFG_L          (0x0008)       </span><span class="comment">/* LCD_B No cpacitance connected interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">// LCDBCTL1</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a17ebb863f86fdbdd73356e2a2bf7f04d"> 1939</a></span>&#160;<span class="preprocessor">#define LCDFRMIE_H             (0x0001)       </span><span class="comment">/* LCD_B LCD frame interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4051efcdf0e061ed0adc001df1213b6e"> 1940</a></span>&#160;<span class="preprocessor">#define LCDBLKOFFIE_H          (0x0002)       </span><span class="comment">/* LCD_B LCD blinking off interrupt flag, */</span><span class="preprocessor"></span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa26b694b147f289d18ee191a883c532e"> 1941</a></span>&#160;<span class="preprocessor">#define LCDBLKONIE_H           (0x0004)       </span><span class="comment">/* LCD_B LCD blinking on interrupt flag, */</span><span class="preprocessor"></span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2d6a9344ee73b21c8f3efef7e2289732"> 1942</a></span>&#160;<span class="preprocessor">#define LCDNOCAPIE_H           (0x0008)       </span><span class="comment">/* LCD_B No cpacitance connected interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment">// LCDBBLKCTL</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa2d7d0261cf1ca48a7c06be4c69fc968"> 1945</a></span>&#160;<span class="preprocessor">#define LCDBLKMOD0             (0x0001)       </span><span class="comment">/* LCD_B Blinking mode Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd6240cd3f922250465fc8f124382941"> 1946</a></span>&#160;<span class="preprocessor">#define LCDBLKMOD1             (0x0002)       </span><span class="comment">/* LCD_B Blinking mode Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae675e0494cea244fdebee008a708d03b"> 1947</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE0             (0x0004)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aefe2e30172d2555b2a1eb678a95cc04c"> 1948</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE1             (0x0008)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1666ef7f1682c40355cb3ad36b7899e5"> 1949</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE2             (0x0010)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a491e84a1a653454750cb5b96484f4a4d"> 1950</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV0             (0x0020)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7c81ca2bed9ce897ac60fa55eaa4a713"> 1951</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV1             (0x0040)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6801109491544b61d4f93db888c1d152"> 1952</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV2             (0x0080)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment">// LCDBBLKCTL</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a094805ee1a84577a5de5ebb28704e54a"> 1955</a></span>&#160;<span class="preprocessor">#define LCDBLKMOD0_L           (0x0001)       </span><span class="comment">/* LCD_B Blinking mode Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a508e184aefd337983acdafe3d2c893c8"> 1956</a></span>&#160;<span class="preprocessor">#define LCDBLKMOD1_L           (0x0002)       </span><span class="comment">/* LCD_B Blinking mode Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a97ab3a0c381e94ca9e27472b95bb1634"> 1957</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE0_L           (0x0004)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#addb619f8a5a731e705d4ca34887266f3"> 1958</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE1_L           (0x0008)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac98503de927c059abbb0bff05fe757f3"> 1959</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE2_L           (0x0010)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a391e28153efb66ce206472ad3294fd7d"> 1960</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV0_L           (0x0020)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae3d947df973e7fefa6a6cbd567ec1578"> 1961</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV1_L           (0x0040)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1b8bab49263079e54f61b69d1fa3961f"> 1962</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV2_L           (0x0080)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;</div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab24f72447aca4c0bd702a8ae4170363f"> 1964</a></span>&#160;<span class="preprocessor">#define LCDBLKMOD_0            (0x0000)       </span><span class="comment">/* LCD_B Blinking mode: Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8e3618d8aacf40c05e93db46592f8e24"> 1965</a></span>&#160;<span class="preprocessor">#define LCDBLKMOD_1            (0x0001)       </span><span class="comment">/* LCD_B Blinking mode: Individual */</span><span class="preprocessor"></span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0dabaf9cfeac10e59e4d2b8782575d0e"> 1966</a></span>&#160;<span class="preprocessor">#define LCDBLKMOD_2            (0x0002)       </span><span class="comment">/* LCD_B Blinking mode: All */</span><span class="preprocessor"></span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adac16f65061907a25b49992bb2a7bb1a"> 1967</a></span>&#160;<span class="preprocessor">#define LCDBLKMOD_3            (0x0003)       </span><span class="comment">/* LCD_B Blinking mode: Switching */</span><span class="preprocessor"></span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a81843153284411ee646b33afd78c99c5"> 1969</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE_0            (0x0000)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8744730b78107028993b41cdaf00892b"> 1970</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE_1            (0x0004)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0c174d7d7d8b1b831a60b5760b88bc57"> 1971</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE_2            (0x0008)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4fc5e6bb8cb26e4805e99d2445e54809"> 1972</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE_3            (0x000C)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa3fb2b7d687b25bcf10cfb9535d82bde"> 1973</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE_4            (0x0010)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeb332b8616d35093b32b31c055d3c8d7"> 1974</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE_5            (0x0014)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac6d75ba36cdeeb8a804aeed51dec2c43"> 1975</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE_6            (0x0018)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a928cf166fe9f115952e8e325e3606118"> 1976</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE_7            (0x001C)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad7256ae46995e35a229588666c7e8a9f"> 1978</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE__512         (0x0000)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 512   */</span><span class="preprocessor"></span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0ebf1edead791d347f9a8feb2f3addb8"> 1979</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE__1024        (0x0004)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 1024  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad59d8b8478fa2840f984c732cff5033c"> 1980</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE__2048        (0x0008)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 2048  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a08e12b5306d3ff4bcd84ba1c694e1cbc"> 1981</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE__4096        (0x000C)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 4096  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae64bc818dc1424f8a9e0a4282e46a97c"> 1982</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE__8192        (0x0010)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 8192  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a50bbafa0ba232d81840ff91b0372fd5a"> 1983</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE__16384       (0x0014)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 16384 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad41d7f87b43616598382b4738cb6cbf0"> 1984</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE__32768       (0x0018)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 32768 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1b429c4171faf4da7055d1e0c6a5e0ec"> 1985</a></span>&#160;<span class="preprocessor">#define LCDBLKPRE__65536       (0x001C)       </span><span class="comment">/* LCD_B Clock pre-scaler for blinking frequency: 65536 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;</div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a492921de42aaaaba146bec43a0ba592c"> 1987</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV_0            (0x0000)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a39d027fa90e3e7f787bf46a65093c718"> 1988</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV_1            (0x0020)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb43f9073257764773cc5fed280fc8aa"> 1989</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV_2            (0x0040)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a10673b05f256ff5fcb5563db78b9f719"> 1990</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV_3            (0x0060)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8543f53eaa123ac99c1e367df0bcbcda"> 1991</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV_4            (0x0080)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5fa60dce15d19255afba6a8d599bcece"> 1992</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV_5            (0x00A0)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a04aa7cb2fca2cd8db1aadd2f016e07c4"> 1993</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV_6            (0x00C0)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae7868fc869b737a5cafa23ff0c20fe45"> 1994</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV_7            (0x00E0)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;</div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9dc7543a5d625772966540f3c4feaaf8"> 1996</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV__1           (0x0000)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5582c28cbd99f8008383ed6b4e983c10"> 1997</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV__2           (0x0020)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab538b9cb79910409a370e9e057242ebe"> 1998</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV__3           (0x0040)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a45d5c4ecd6c9374e7e24121cb237f380"> 1999</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV__4           (0x0060)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae28d16cce7671f893526c81db459d22b"> 2000</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV__5           (0x0080)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a02d0b7724edb961f69a2bedaeb18600c"> 2001</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV__6           (0x00A0)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acf5808938b5d67c7c3502518f1bec5c1"> 2002</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV__7           (0x00C0)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a393ffe2757a4265019999af3f7a56fdb"> 2003</a></span>&#160;<span class="preprocessor">#define LCDBLKDIV__8           (0x00E0)       </span><span class="comment">/* LCD_B Clock divider for blinking frequency: /8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">// LCDBMEMCTL</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a926d460524127f597b1c283a6428d3b0"> 2006</a></span>&#160;<span class="preprocessor">#define LCDDISP                (0x0001)       </span><span class="comment">/* LCD_B LCD memory registers for display */</span><span class="preprocessor"></span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a35fb5e16cd10baaeb8fffde1e4579ed2"> 2007</a></span>&#160;<span class="preprocessor">#define LCDCLRM                (0x0002)       </span><span class="comment">/* LCD_B Clear LCD memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7164edf61c49f4e7c412d8f23d19f380"> 2008</a></span>&#160;<span class="preprocessor">#define LCDCLRBM               (0x0004)       </span><span class="comment">/* LCD_B Clear LCD blinking memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">// LCDBMEMCTL</span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0160834705ca3d5464e54386ae73eee9"> 2011</a></span>&#160;<span class="preprocessor">#define LCDDISP_L              (0x0001)       </span><span class="comment">/* LCD_B LCD memory registers for display */</span><span class="preprocessor"></span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2f66732f94b5e3be741940c2216cdb0f"> 2012</a></span>&#160;<span class="preprocessor">#define LCDCLRM_L              (0x0002)       </span><span class="comment">/* LCD_B Clear LCD memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61c0a61f5ed3a613e24d8eb4bc8401db"> 2013</a></span>&#160;<span class="preprocessor">#define LCDCLRBM_L             (0x0004)       </span><span class="comment">/* LCD_B Clear LCD blinking memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment">// LCDBVCTL</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8146cb842321f8a5cf647fb198506ec7"> 2016</a></span>&#160;<span class="preprocessor">#define LCD2B                  (0x0001)       </span><span class="comment">/* Selects 1/2 bias. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab10fce1f7492f61abcf686e7d6fc9824"> 2017</a></span>&#160;<span class="preprocessor">#define VLCDREF0               (0x0002)       </span><span class="comment">/* Selects reference voltage for regulated charge pump: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0912d101a922198fe697dfa02dbb5a83"> 2018</a></span>&#160;<span class="preprocessor">#define VLCDREF1               (0x0004)       </span><span class="comment">/* Selects reference voltage for regulated charge pump: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac8a470841d130af8d66f12c62750a7d1"> 2019</a></span>&#160;<span class="preprocessor">#define LCDCPEN                (0x0008)       </span><span class="comment">/* LCD Voltage Charge Pump Enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3148ec61ad1aa2b15706a17c8fc28617"> 2020</a></span>&#160;<span class="preprocessor">#define VLCDEXT                (0x0010)       </span><span class="comment">/* Select external source for VLCD. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af4b1404e7fcc84c9a499e7471e777111"> 2021</a></span>&#160;<span class="preprocessor">#define LCDEXTBIAS             (0x0020)       </span><span class="comment">/* V2 - V4 voltage select. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7439574aa8d615ae729803464dd122e6"> 2022</a></span>&#160;<span class="preprocessor">#define R03EXT                 (0x0040)       </span><span class="comment">/* Selects external connections for LCD mid voltages. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae6ba35e968e177e88fc016ec07dbaca8"> 2023</a></span>&#160;<span class="preprocessor">#define LCDREXT                (0x0080)       </span><span class="comment">/* Selects external connection for lowest LCD voltage. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa5f92fbbb6c8b55c15d800a669d99d86"> 2024</a></span>&#160;<span class="preprocessor">#define VLCD0                  (0x0200)       </span><span class="comment">/* VLCD select: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8fa442642c6bcd6deaabb02572413084"> 2025</a></span>&#160;<span class="preprocessor">#define VLCD1                  (0x0400)       </span><span class="comment">/* VLCD select: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a474253610eae153e48f00cbf8c551339"> 2026</a></span>&#160;<span class="preprocessor">#define VLCD2                  (0x0800)       </span><span class="comment">/* VLCD select: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a89ed4de90563a4bf146deb2626e7cbce"> 2027</a></span>&#160;<span class="preprocessor">#define VLCD3                  (0x1000)       </span><span class="comment">/* VLCD select: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">// LCDBVCTL</span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa8f719a6f9814ac8ba34ba317e1afcf6"> 2030</a></span>&#160;<span class="preprocessor">#define LCD2B_L                (0x0001)       </span><span class="comment">/* Selects 1/2 bias. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a32782e779d05ea0b7f0ce19842325f97"> 2031</a></span>&#160;<span class="preprocessor">#define VLCDREF0_L             (0x0002)       </span><span class="comment">/* Selects reference voltage for regulated charge pump: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1d06c68653364b5bb73942556cceb2dd"> 2032</a></span>&#160;<span class="preprocessor">#define VLCDREF1_L             (0x0004)       </span><span class="comment">/* Selects reference voltage for regulated charge pump: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9786475465e77b52dde70f5f1c3adb4d"> 2033</a></span>&#160;<span class="preprocessor">#define LCDCPEN_L              (0x0008)       </span><span class="comment">/* LCD Voltage Charge Pump Enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa5c1c766b1ae6faa95372b748351bfbe"> 2034</a></span>&#160;<span class="preprocessor">#define VLCDEXT_L              (0x0010)       </span><span class="comment">/* Select external source for VLCD. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd12c2f36ae6dd138529cce8ffa391a9"> 2035</a></span>&#160;<span class="preprocessor">#define LCDEXTBIAS_L           (0x0020)       </span><span class="comment">/* V2 - V4 voltage select. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7a8538ebcd94472573f5d57a5d0a511e"> 2036</a></span>&#160;<span class="preprocessor">#define R03EXT_L               (0x0040)       </span><span class="comment">/* Selects external connections for LCD mid voltages. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a52a0777feebb2e351104c884d6b9098d"> 2037</a></span>&#160;<span class="preprocessor">#define LCDREXT_L              (0x0080)       </span><span class="comment">/* Selects external connection for lowest LCD voltage. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">// LCDBVCTL</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2aaf9b723fbb12103b0b730848b12207"> 2040</a></span>&#160;<span class="preprocessor">#define VLCD0_H                (0x0002)       </span><span class="comment">/* VLCD select: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a584c64379bfea8f3a16a7c9cea1ffdff"> 2041</a></span>&#160;<span class="preprocessor">#define VLCD1_H                (0x0004)       </span><span class="comment">/* VLCD select: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8fc42824625f57c040ab2d37a3c2f57c"> 2042</a></span>&#160;<span class="preprocessor">#define VLCD2_H                (0x0008)       </span><span class="comment">/* VLCD select: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2a462a9d501b53f90170f7c12234fc5c"> 2043</a></span>&#160;<span class="preprocessor">#define VLCD3_H                (0x0010)       </span><span class="comment">/* VLCD select: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">/* Reference voltage source select for the regulated charge pump */</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61c0feda3a1c2559251a5118c58fe88c"> 2046</a></span>&#160;<span class="preprocessor">#define VLCDREF_0              (0&lt;&lt;1)         </span><span class="comment">/* Internal */</span><span class="preprocessor"></span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0f1212a62d8a7c10304c994562f1ee07"> 2047</a></span>&#160;<span class="preprocessor">#define VLCDREF_1              (1&lt;&lt;1)         </span><span class="comment">/* External */</span><span class="preprocessor"></span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af974677f34dca70e9a099da5ebd881e8"> 2048</a></span>&#160;<span class="preprocessor">#define VLCDREF_2              (2&lt;&lt;1)         </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6f3cfaa43a21d1b58dc47d933579ac48"> 2049</a></span>&#160;<span class="preprocessor">#define VLCDREF_3              (3&lt;&lt;1)         </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">/* Charge pump voltage selections */</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adb7bb17ac2ea4f99e02b66e0ccd94bca"> 2052</a></span>&#160;<span class="preprocessor">#define VLCD_0                 (0&lt;&lt;9)         </span><span class="comment">/* Charge pump disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9398bcdd314b1315c2e7da9ed7855309"> 2053</a></span>&#160;<span class="preprocessor">#define VLCD_1                 (1&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.60V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a890e6b99cff9df8a4fd8bdf5b8c2c27e"> 2054</a></span>&#160;<span class="preprocessor">#define VLCD_2                 (2&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.66V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a53df7c601867a94d88c4d2fd0ac8b8ff"> 2055</a></span>&#160;<span class="preprocessor">#define VLCD_3                 (3&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.72V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a68e8e57160f0b7b0dec3710839e2201e"> 2056</a></span>&#160;<span class="preprocessor">#define VLCD_4                 (4&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.78V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8318c9f9603ea2428c682861a038002c"> 2057</a></span>&#160;<span class="preprocessor">#define VLCD_5                 (5&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.84V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa6592741c6dd9a3e949a50b6f39a0f53"> 2058</a></span>&#160;<span class="preprocessor">#define VLCD_6                 (6&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.90V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4708d6dcd05685ede76bf94c40f753e4"> 2059</a></span>&#160;<span class="preprocessor">#define VLCD_7                 (7&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.96V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8091f09ad5d4cad618e25ddf023447b9"> 2060</a></span>&#160;<span class="preprocessor">#define VLCD_8                 (8&lt;&lt;9)         </span><span class="comment">/* VLCD = 3.02V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac5a2c2af8dd33e08045891cb6cda42e0"> 2061</a></span>&#160;<span class="preprocessor">#define VLCD_9                 (9&lt;&lt;9)         </span><span class="comment">/* VLCD = 3.08V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad77540c56d7533d571d4827124ccc891"> 2062</a></span>&#160;<span class="preprocessor">#define VLCD_10                (10&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.14V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af4127577047f954efb147b328886e3d1"> 2063</a></span>&#160;<span class="preprocessor">#define VLCD_11                (11&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.20V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9d7018c0817aecc40776b07b5909e225"> 2064</a></span>&#160;<span class="preprocessor">#define VLCD_12                (12&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.26V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7edaef9b383c9abef58529c4d4a29227"> 2065</a></span>&#160;<span class="preprocessor">#define VLCD_13                (13&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.32V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aecc76b8cd7018ccf403d3d28d9fe7ff2"> 2066</a></span>&#160;<span class="preprocessor">#define VLCD_14                (14&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.38V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9d3d9e74e22591f1595953259724297a"> 2067</a></span>&#160;<span class="preprocessor">#define VLCD_15                (15&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.44V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2701fb1f7da7e748eab117c2d395be43"> 2069</a></span>&#160;<span class="preprocessor">#define VLCD_DISABLED          (0&lt;&lt;9)         </span><span class="comment">/* Charge pump disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a01dcae5c82c29a195d1a1217b41f6780"> 2070</a></span>&#160;<span class="preprocessor">#define VLCD_2_60              (1&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.60V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a84192ce4060b57ec153cfd97123e5e63"> 2071</a></span>&#160;<span class="preprocessor">#define VLCD_2_66              (2&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.66V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adf98cc476e047520b4231227ba9e8f78"> 2072</a></span>&#160;<span class="preprocessor">#define VLCD_2_72              (3&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.72V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad709a8d69e890bc3016f203f42bdd289"> 2073</a></span>&#160;<span class="preprocessor">#define VLCD_2_78              (4&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.78V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a66ce6248deecf368d222054587e77233"> 2074</a></span>&#160;<span class="preprocessor">#define VLCD_2_84              (5&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.84V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acd8b1f97dbff96662e18fee6fc5ebdec"> 2075</a></span>&#160;<span class="preprocessor">#define VLCD_2_90              (6&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.90V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a298c2e476048643baff74d426e31907c"> 2076</a></span>&#160;<span class="preprocessor">#define VLCD_2_96              (7&lt;&lt;9)         </span><span class="comment">/* VLCD = 2.96V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af5becbe8e2d907c55c840926ada97aea"> 2077</a></span>&#160;<span class="preprocessor">#define VLCD_3_02              (8&lt;&lt;9)         </span><span class="comment">/* VLCD = 3.02V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2a60d8038a6d905d8c71e3890189536b"> 2078</a></span>&#160;<span class="preprocessor">#define VLCD_3_08              (9&lt;&lt;9)         </span><span class="comment">/* VLCD = 3.08V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5243ac2f67e9669c591fcd44442de106"> 2079</a></span>&#160;<span class="preprocessor">#define VLCD_3_14              (10&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.14V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a53843ce25337a863b9c88c53e0aa8be4"> 2080</a></span>&#160;<span class="preprocessor">#define VLCD_3_20              (11&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.20V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3aca81991b8db055cb771d1dd17714a2"> 2081</a></span>&#160;<span class="preprocessor">#define VLCD_3_26              (12&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.26V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a75f6c1823ae63d6d7f2643d8a1338609"> 2082</a></span>&#160;<span class="preprocessor">#define VLCD_3_32              (13&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.32V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac39d17eb6988ac2a2e067e3e801425c0"> 2083</a></span>&#160;<span class="preprocessor">#define VLCD_3_38              (14&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.38V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a06a559a801c162c1a50aa3bb598bb00b"> 2084</a></span>&#160;<span class="preprocessor">#define VLCD_3_44              (15&lt;&lt;9)        </span><span class="comment">/* VLCD = 3.44V */</span><span class="preprocessor"></span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment">// LCDBPCTL0</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad4839d7ce53c00447e11d6eb17c503fa"> 2087</a></span>&#160;<span class="preprocessor">#define LCDS0                  (0x0001)       </span><span class="comment">/* LCD Segment  0 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6af83e14de28dc8730dd7600cbf9f4bd"> 2088</a></span>&#160;<span class="preprocessor">#define LCDS1                  (0x0002)       </span><span class="comment">/* LCD Segment  1 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af530815488bb85a8b326ccbf16586a40"> 2089</a></span>&#160;<span class="preprocessor">#define LCDS2                  (0x0004)       </span><span class="comment">/* LCD Segment  2 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a31b1650c61ede90aef4f509a3b493322"> 2090</a></span>&#160;<span class="preprocessor">#define LCDS3                  (0x0008)       </span><span class="comment">/* LCD Segment  3 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa405cac2c0ad16df79f7e5183c9a4f5f"> 2091</a></span>&#160;<span class="preprocessor">#define LCDS4                  (0x0010)       </span><span class="comment">/* LCD Segment  4 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a851efe1e13ead71d612b8ffca66f90ac"> 2092</a></span>&#160;<span class="preprocessor">#define LCDS5                  (0x0020)       </span><span class="comment">/* LCD Segment  5 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7e08305a771a25e7cf7fd68410a79dec"> 2093</a></span>&#160;<span class="preprocessor">#define LCDS6                  (0x0040)       </span><span class="comment">/* LCD Segment  6 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2833f7a3f1d5c3719abb103c7a982082"> 2094</a></span>&#160;<span class="preprocessor">#define LCDS7                  (0x0080)       </span><span class="comment">/* LCD Segment  7 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa28304a668fc217a945425e1b2d59947"> 2095</a></span>&#160;<span class="preprocessor">#define LCDS8                  (0x0100)       </span><span class="comment">/* LCD Segment  8 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7c7fdf01a41b956cb6c3383e79fa84e4"> 2096</a></span>&#160;<span class="preprocessor">#define LCDS9                  (0x0200)       </span><span class="comment">/* LCD Segment  9 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac7bb737d3c448796089d94d8a87d190d"> 2097</a></span>&#160;<span class="preprocessor">#define LCDS10                 (0x0400)       </span><span class="comment">/* LCD Segment 10 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abac07b09ebb7de359374f80a891f1aea"> 2098</a></span>&#160;<span class="preprocessor">#define LCDS11                 (0x0800)       </span><span class="comment">/* LCD Segment 11 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac9b1210fd270e42d4ad9685346202eae"> 2099</a></span>&#160;<span class="preprocessor">#define LCDS12                 (0x1000)       </span><span class="comment">/* LCD Segment 12 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a39ab7c928f56595347413220ba4cdaa4"> 2100</a></span>&#160;<span class="preprocessor">#define LCDS13                 (0x2000)       </span><span class="comment">/* LCD Segment 13 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aadbf9f0fdea6d1ed9ea482852d041498"> 2101</a></span>&#160;<span class="preprocessor">#define LCDS14                 (0x4000)       </span><span class="comment">/* LCD Segment 14 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad383c9d9d08387186bd2c5e9cf90e61d"> 2102</a></span>&#160;<span class="preprocessor">#define LCDS15                 (0x8000)       </span><span class="comment">/* LCD Segment 15 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment">// LCDBPCTL0</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a05eca12b0b1375c13d72d3a5eabdc4d5"> 2105</a></span>&#160;<span class="preprocessor">#define LCDS0_L                (0x0001)       </span><span class="comment">/* LCD Segment  0 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a68acb68ff0f788488eec1fae82417552"> 2106</a></span>&#160;<span class="preprocessor">#define LCDS1_L                (0x0002)       </span><span class="comment">/* LCD Segment  1 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aac6b310c78f8d8d9c1d030a7350a3a9f"> 2107</a></span>&#160;<span class="preprocessor">#define LCDS2_L                (0x0004)       </span><span class="comment">/* LCD Segment  2 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad24caa442940f11e9e526af6e4e0504e"> 2108</a></span>&#160;<span class="preprocessor">#define LCDS3_L                (0x0008)       </span><span class="comment">/* LCD Segment  3 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acbc925e910bf48349143fc4e09ab505a"> 2109</a></span>&#160;<span class="preprocessor">#define LCDS4_L                (0x0010)       </span><span class="comment">/* LCD Segment  4 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac0f00d307d34f3c245dba8e854d64c1c"> 2110</a></span>&#160;<span class="preprocessor">#define LCDS5_L                (0x0020)       </span><span class="comment">/* LCD Segment  5 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab2ab63ac340aa4e863f8fa2651db73a2"> 2111</a></span>&#160;<span class="preprocessor">#define LCDS6_L                (0x0040)       </span><span class="comment">/* LCD Segment  6 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a70ce0158471aefa156daab5a4821bcd8"> 2112</a></span>&#160;<span class="preprocessor">#define LCDS7_L                (0x0080)       </span><span class="comment">/* LCD Segment  7 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">// LCDBPCTL0</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a70b7a9d0d2e9adb16bd4e59c2d21c435"> 2115</a></span>&#160;<span class="preprocessor">#define LCDS8_H                (0x0001)       </span><span class="comment">/* LCD Segment  8 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a669f63a20d1f59507301e78bc02744d9"> 2116</a></span>&#160;<span class="preprocessor">#define LCDS9_H                (0x0002)       </span><span class="comment">/* LCD Segment  9 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa9a752afc336ebdcfac574dcf6144a8f"> 2117</a></span>&#160;<span class="preprocessor">#define LCDS10_H               (0x0004)       </span><span class="comment">/* LCD Segment 10 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2e3318f515badd2ca2baad19c7ff2ddc"> 2118</a></span>&#160;<span class="preprocessor">#define LCDS11_H               (0x0008)       </span><span class="comment">/* LCD Segment 11 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7ec49b933b73a36945afe4a1ffe48bce"> 2119</a></span>&#160;<span class="preprocessor">#define LCDS12_H               (0x0010)       </span><span class="comment">/* LCD Segment 12 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa229bdb669bac99c9945547a32e76958"> 2120</a></span>&#160;<span class="preprocessor">#define LCDS13_H               (0x0020)       </span><span class="comment">/* LCD Segment 13 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2c22252c109a5c7bffb3f3d65ee4967d"> 2121</a></span>&#160;<span class="preprocessor">#define LCDS14_H               (0x0040)       </span><span class="comment">/* LCD Segment 14 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ade48e85882614d89dd60c65c8cc2c0d9"> 2122</a></span>&#160;<span class="preprocessor">#define LCDS15_H               (0x0080)       </span><span class="comment">/* LCD Segment 15 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment">// LCDBPCTL1</span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2d1cfe43d91089ce10084bd3fe48e38f"> 2125</a></span>&#160;<span class="preprocessor">#define LCDS16                 (0x0001)       </span><span class="comment">/* LCD Segment 16 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae44b3f9b8d9fa6ddcacf78a95e1d9bf5"> 2126</a></span>&#160;<span class="preprocessor">#define LCDS17                 (0x0002)       </span><span class="comment">/* LCD Segment 17 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a092ae63d0f2c439e887279a20178940a"> 2127</a></span>&#160;<span class="preprocessor">#define LCDS18                 (0x0004)       </span><span class="comment">/* LCD Segment 18 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa3572e178edab3714a3a2990a8f77687"> 2128</a></span>&#160;<span class="preprocessor">#define LCDS19                 (0x0008)       </span><span class="comment">/* LCD Segment 19 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acd4b298fa7c33f6dec474252f23bdcba"> 2129</a></span>&#160;<span class="preprocessor">#define LCDS20                 (0x0010)       </span><span class="comment">/* LCD Segment 20 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5c752f1838ea84463a0657408eb7d87a"> 2130</a></span>&#160;<span class="preprocessor">#define LCDS21                 (0x0020)       </span><span class="comment">/* LCD Segment 21 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5aad7e2b8be4fa1c27043eb24d50aeec"> 2131</a></span>&#160;<span class="preprocessor">#define LCDS22                 (0x0040)       </span><span class="comment">/* LCD Segment 22 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae88b4e0b7506f5762cc3b1d4e99a5396"> 2132</a></span>&#160;<span class="preprocessor">#define LCDS23                 (0x0080)       </span><span class="comment">/* LCD Segment 23 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acb05f80e5270158956bc90a5df6bffea"> 2133</a></span>&#160;<span class="preprocessor">#define LCDS24                 (0x0100)       </span><span class="comment">/* LCD Segment 24 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afeeae8b83a1c3917cdb8b5f9d6d0c723"> 2134</a></span>&#160;<span class="preprocessor">#define LCDS25                 (0x0200)       </span><span class="comment">/* LCD Segment 25 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7b047986cf8852bf5b124c54013b87f7"> 2135</a></span>&#160;<span class="preprocessor">#define LCDS26                 (0x0400)       </span><span class="comment">/* LCD Segment 26 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab24225380e7ffa77d7a3be3169173f63"> 2136</a></span>&#160;<span class="preprocessor">#define LCDS27                 (0x0800)       </span><span class="comment">/* LCD Segment 27 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a946ab2b063600aa5d50e7331baea211e"> 2137</a></span>&#160;<span class="preprocessor">#define LCDS28                 (0x1000)       </span><span class="comment">/* LCD Segment 28 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac3292c74dfca130aab4f86f010c91c93"> 2138</a></span>&#160;<span class="preprocessor">#define LCDS29                 (0x2000)       </span><span class="comment">/* LCD Segment 29 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9200a33c23dd34bf26ef0a12bb0134ed"> 2139</a></span>&#160;<span class="preprocessor">#define LCDS30                 (0x4000)       </span><span class="comment">/* LCD Segment 30 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adeec043dc7c1feb1453d856b938c3d81"> 2140</a></span>&#160;<span class="preprocessor">#define LCDS31                 (0x8000)       </span><span class="comment">/* LCD Segment 31 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment">// LCDBPCTL1</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3d5bb7b416cc67cef220bd8ce8a2a956"> 2143</a></span>&#160;<span class="preprocessor">#define LCDS16_L               (0x0001)       </span><span class="comment">/* LCD Segment 16 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0a0125b7b038c8d019456479f6f3ad66"> 2144</a></span>&#160;<span class="preprocessor">#define LCDS17_L               (0x0002)       </span><span class="comment">/* LCD Segment 17 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad241b28db1a8f03148c3548995d3d760"> 2145</a></span>&#160;<span class="preprocessor">#define LCDS18_L               (0x0004)       </span><span class="comment">/* LCD Segment 18 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9fd8db9ee9cd4267682b56a439b57ab0"> 2146</a></span>&#160;<span class="preprocessor">#define LCDS19_L               (0x0008)       </span><span class="comment">/* LCD Segment 19 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1772604ed43988e3040596d11f3960b2"> 2147</a></span>&#160;<span class="preprocessor">#define LCDS20_L               (0x0010)       </span><span class="comment">/* LCD Segment 20 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6c4c4303b6e2696438231064d5c07926"> 2148</a></span>&#160;<span class="preprocessor">#define LCDS21_L               (0x0020)       </span><span class="comment">/* LCD Segment 21 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a60acd267e49712c2cfce0f927eec8fb5"> 2149</a></span>&#160;<span class="preprocessor">#define LCDS22_L               (0x0040)       </span><span class="comment">/* LCD Segment 22 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa2a6eb3d4c971cb6f3b2be444b1151a7"> 2150</a></span>&#160;<span class="preprocessor">#define LCDS23_L               (0x0080)       </span><span class="comment">/* LCD Segment 23 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="comment">// LCDBPCTL1</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8d2bb2e10a001bd75666a3f02a3166c2"> 2153</a></span>&#160;<span class="preprocessor">#define LCDS24_H               (0x0001)       </span><span class="comment">/* LCD Segment 24 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a869e3ad1329eda2ee0cfa11cf875b37d"> 2154</a></span>&#160;<span class="preprocessor">#define LCDS25_H               (0x0002)       </span><span class="comment">/* LCD Segment 25 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a93184e68af22ae279dc49fe9dfe0f579"> 2155</a></span>&#160;<span class="preprocessor">#define LCDS26_H               (0x0004)       </span><span class="comment">/* LCD Segment 26 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8b9badd2814ac8817c69f4e3a55157d8"> 2156</a></span>&#160;<span class="preprocessor">#define LCDS27_H               (0x0008)       </span><span class="comment">/* LCD Segment 27 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af924c73b8404d775fbda933ffea0f4ce"> 2157</a></span>&#160;<span class="preprocessor">#define LCDS28_H               (0x0010)       </span><span class="comment">/* LCD Segment 28 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad4192c81bc40a5b5adde48e47b0874bd"> 2158</a></span>&#160;<span class="preprocessor">#define LCDS29_H               (0x0020)       </span><span class="comment">/* LCD Segment 29 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae8146338d7cee6dfb773339e6e421c0e"> 2159</a></span>&#160;<span class="preprocessor">#define LCDS30_H               (0x0040)       </span><span class="comment">/* LCD Segment 30 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a659dd5503646dfe7a2aaa27f9c9731b9"> 2160</a></span>&#160;<span class="preprocessor">#define LCDS31_H               (0x0080)       </span><span class="comment">/* LCD Segment 31 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">// LCDBPCTL2</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9094bb6eecf0af031f71144a4abfad87"> 2163</a></span>&#160;<span class="preprocessor">#define LCDS32                 (0x0001)       </span><span class="comment">/* LCD Segment 32 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaef4b4b1845bdd684fbfb8b1cc90a7d6"> 2164</a></span>&#160;<span class="preprocessor">#define LCDS33                 (0x0002)       </span><span class="comment">/* LCD Segment 33 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac7eab0b05592365e937d8f9a9b74a389"> 2165</a></span>&#160;<span class="preprocessor">#define LCDS34                 (0x0004)       </span><span class="comment">/* LCD Segment 34 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a038f4b3d970481cd7059d72fae167d82"> 2166</a></span>&#160;<span class="preprocessor">#define LCDS35                 (0x0008)       </span><span class="comment">/* LCD Segment 35 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2e8be6da409764e24e11e0fedf58077e"> 2167</a></span>&#160;<span class="preprocessor">#define LCDS36                 (0x0010)       </span><span class="comment">/* LCD Segment 36 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6c168bf474fc979ab30bedb6899dae86"> 2168</a></span>&#160;<span class="preprocessor">#define LCDS37                 (0x0020)       </span><span class="comment">/* LCD Segment 37 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a31812cfa212a3f6a4ec73dcade74a927"> 2169</a></span>&#160;<span class="preprocessor">#define LCDS38                 (0x0040)       </span><span class="comment">/* LCD Segment 38 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a527980aae196172f9c0fbc633966e35a"> 2170</a></span>&#160;<span class="preprocessor">#define LCDS39                 (0x0080)       </span><span class="comment">/* LCD Segment 39 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aea13a632a658669df239aa43bcb60401"> 2171</a></span>&#160;<span class="preprocessor">#define LCDS40                 (0x0100)       </span><span class="comment">/* LCD Segment 40 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e3c074f6ff6514cbea15dd0fcc65024"> 2172</a></span>&#160;<span class="preprocessor">#define LCDS41                 (0x0200)       </span><span class="comment">/* LCD Segment 41 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ada438688b5c6693a6fb13bcd53cbbe61"> 2173</a></span>&#160;<span class="preprocessor">#define LCDS42                 (0x0400)       </span><span class="comment">/* LCD Segment 42 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9bfbdee276bb883d4c3d818b87c270f0"> 2174</a></span>&#160;<span class="preprocessor">#define LCDS43                 (0x0800)       </span><span class="comment">/* LCD Segment 43 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a50f6bfd9f6bf782d195637af41d147ed"> 2175</a></span>&#160;<span class="preprocessor">#define LCDS44                 (0x1000)       </span><span class="comment">/* LCD Segment 44 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3cc2bf37e3795a6276be559ae75cf71f"> 2176</a></span>&#160;<span class="preprocessor">#define LCDS45                 (0x2000)       </span><span class="comment">/* LCD Segment 45 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a483ccd64c45a1c105220a5318d14881e"> 2177</a></span>&#160;<span class="preprocessor">#define LCDS46                 (0x4000)       </span><span class="comment">/* LCD Segment 46 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a43a3a4f52ba7b7578a2c6743b888aa3f"> 2178</a></span>&#160;<span class="preprocessor">#define LCDS47                 (0x8000)       </span><span class="comment">/* LCD Segment 47 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment">// LCDBPCTL2</span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac9ff1b60db4733ade2f38b3791ee3294"> 2181</a></span>&#160;<span class="preprocessor">#define LCDS32_L               (0x0001)       </span><span class="comment">/* LCD Segment 32 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8212e5cdacce8787ba87dbe7e2fbd279"> 2182</a></span>&#160;<span class="preprocessor">#define LCDS33_L               (0x0002)       </span><span class="comment">/* LCD Segment 33 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9aacf8ab7569290ed630eb04b69b04d4"> 2183</a></span>&#160;<span class="preprocessor">#define LCDS34_L               (0x0004)       </span><span class="comment">/* LCD Segment 34 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1265bfba2bc7993c00409797c1ea134d"> 2184</a></span>&#160;<span class="preprocessor">#define LCDS35_L               (0x0008)       </span><span class="comment">/* LCD Segment 35 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4a8dff95dac991aefc76c0a49532fc76"> 2185</a></span>&#160;<span class="preprocessor">#define LCDS36_L               (0x0010)       </span><span class="comment">/* LCD Segment 36 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f9582d7dfe950986f4e050b872ae734"> 2186</a></span>&#160;<span class="preprocessor">#define LCDS37_L               (0x0020)       </span><span class="comment">/* LCD Segment 37 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e82824d60515f68acb3c9af21544a2b"> 2187</a></span>&#160;<span class="preprocessor">#define LCDS38_L               (0x0040)       </span><span class="comment">/* LCD Segment 38 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a849f81e1b45df1cf43d3812a94d5384b"> 2188</a></span>&#160;<span class="preprocessor">#define LCDS39_L               (0x0080)       </span><span class="comment">/* LCD Segment 39 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment">// LCDBPCTL2</span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#affac00945e7601df7448603a43ddde61"> 2191</a></span>&#160;<span class="preprocessor">#define LCDS40_H               (0x0001)       </span><span class="comment">/* LCD Segment 40 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2edd4cb1b1c73ea38b3681d4018ce4a4"> 2192</a></span>&#160;<span class="preprocessor">#define LCDS41_H               (0x0002)       </span><span class="comment">/* LCD Segment 41 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9bf10dc2bdf0efbf696a285be15b0216"> 2193</a></span>&#160;<span class="preprocessor">#define LCDS42_H               (0x0004)       </span><span class="comment">/* LCD Segment 42 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aca29eee30469ee569796d70437c82f9e"> 2194</a></span>&#160;<span class="preprocessor">#define LCDS43_H               (0x0008)       </span><span class="comment">/* LCD Segment 43 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa9e22c7dd66cf30dff4c2322fd082fdc"> 2195</a></span>&#160;<span class="preprocessor">#define LCDS44_H               (0x0010)       </span><span class="comment">/* LCD Segment 44 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a00d11c7aa836db300c35e158ecc9a050"> 2196</a></span>&#160;<span class="preprocessor">#define LCDS45_H               (0x0020)       </span><span class="comment">/* LCD Segment 45 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac986a077f1243bf06e0adcaa32c219f6"> 2197</a></span>&#160;<span class="preprocessor">#define LCDS46_H               (0x0040)       </span><span class="comment">/* LCD Segment 46 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3d0159b4ba6732496ffe6067396e4663"> 2198</a></span>&#160;<span class="preprocessor">#define LCDS47_H               (0x0080)       </span><span class="comment">/* LCD Segment 47 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment">// LCDBPCTL3</span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5503b7fbebea95b1640d9fef98f4e499"> 2201</a></span>&#160;<span class="preprocessor">#define LCDS48                 (0x0001)       </span><span class="comment">/* LCD Segment 48 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa343883f567bb244603cd775749c917f"> 2202</a></span>&#160;<span class="preprocessor">#define LCDS49                 (0x0002)       </span><span class="comment">/* LCD Segment 49 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af5473f59c0f3898a7170e2fec8c44ec6"> 2203</a></span>&#160;<span class="preprocessor">#define LCDS50                 (0x0004)       </span><span class="comment">/* LCD Segment 50 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">// LCDBPCTL3</span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad81f2cf2c76ea64eaed94d9033a8e54b"> 2206</a></span>&#160;<span class="preprocessor">#define LCDS48_L               (0x0001)       </span><span class="comment">/* LCD Segment 48 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a34f9b779cd4b8467fd3bcb5c2da81bff"> 2207</a></span>&#160;<span class="preprocessor">#define LCDS49_L               (0x0002)       </span><span class="comment">/* LCD Segment 49 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7f662816b012a46d8e991543084327b3"> 2208</a></span>&#160;<span class="preprocessor">#define LCDS50_L               (0x0004)       </span><span class="comment">/* LCD Segment 50 enable. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">// LCDBCPCTL</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a359a7599998c4d31f8c0e796e0653014"> 2211</a></span>&#160;<span class="preprocessor">#define LCDCPDIS0              (0x0001)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab296cce186e86579ceec7dda11ace3f5"> 2212</a></span>&#160;<span class="preprocessor">#define LCDCPDIS1              (0x0002)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af117123be8992167e35fbf9df9c2382b"> 2213</a></span>&#160;<span class="preprocessor">#define LCDCPDIS2              (0x0004)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0d9ba0a81dfd5b138403d9d9b1d53496"> 2214</a></span>&#160;<span class="preprocessor">#define LCDCPDIS3              (0x0008)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa575f9f4d30b373ad273986ff7561871"> 2215</a></span>&#160;<span class="preprocessor">#define LCDCPDIS4              (0x0010)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae3f340d8a2741b7fa844208a9b1a847e"> 2216</a></span>&#160;<span class="preprocessor">#define LCDCPDIS5              (0x0020)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad5163e6cf8ecc5bfa160116443424395"> 2217</a></span>&#160;<span class="preprocessor">#define LCDCPDIS6              (0x0040)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7fbf2f6fc03f095025c7d2d2822a9668"> 2218</a></span>&#160;<span class="preprocessor">#define LCDCPDIS7              (0x0080)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac7bab103aa6f7dcb436ccea69387f3da"> 2219</a></span>&#160;<span class="preprocessor">#define LCDCPCLKSYNC           (0x8000)       </span><span class="comment">/* LCD charge pump clock synchronization */</span><span class="preprocessor"></span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">// LCDBCPCTL</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a19e219ce78bd0a0c0069d05114f27027"> 2222</a></span>&#160;<span class="preprocessor">#define LCDCPDIS0_L            (0x0001)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae9acd0804a4fcf172a4a6652e8dbb92e"> 2223</a></span>&#160;<span class="preprocessor">#define LCDCPDIS1_L            (0x0002)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb71893287850d046dd5bb96bc4b1764"> 2224</a></span>&#160;<span class="preprocessor">#define LCDCPDIS2_L            (0x0004)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae91b8511498070736b4cfd05371f0b28"> 2225</a></span>&#160;<span class="preprocessor">#define LCDCPDIS3_L            (0x0008)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a553498aa57a44144726b646e878cbbf7"> 2226</a></span>&#160;<span class="preprocessor">#define LCDCPDIS4_L            (0x0010)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa12b723e8d6273640b86a30e29e07f99"> 2227</a></span>&#160;<span class="preprocessor">#define LCDCPDIS5_L            (0x0020)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2e5bcc552c0949b9ee23f25be405d572"> 2228</a></span>&#160;<span class="preprocessor">#define LCDCPDIS6_L            (0x0040)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a81a1a462c42beaa2c731733a78bbddd3"> 2229</a></span>&#160;<span class="preprocessor">#define LCDCPDIS7_L            (0x0080)       </span><span class="comment">/* LCD charge pump disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="comment">// LCDBCPCTL</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7040ad780ea93e1cddedcf29cfc180f8"> 2232</a></span>&#160;<span class="preprocessor">#define LCDCPCLKSYNC_H         (0x0080)       </span><span class="comment">/* LCD charge pump clock synchronization */</span><span class="preprocessor"></span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM1);                              <span class="comment">/* LCD Memory 1 */</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aea8e743c849a87bad62d5a398e592413"> 2235</a></span>&#160;<span class="preprocessor">#define LCDMEM_                LCDM1          </span><span class="comment">/* LCD Memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define LCDMEM                 LCDM1          </span><span class="comment">/* LCD Memory (for assembler) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3f615f2c13d4414a5fc946edfae1f9d2"> 2239</a></span>&#160;<span class="preprocessor">#define LCDMEM                 ((char*)       &amp;LCDM1) </span><span class="comment">/* LCD Memory (for C) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM2);                              <span class="comment">/* LCD Memory 2 */</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM3);                              <span class="comment">/* LCD Memory 3 */</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM4);                              <span class="comment">/* LCD Memory 4 */</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM5);                              <span class="comment">/* LCD Memory 5 */</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM6);                              <span class="comment">/* LCD Memory 6 */</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM7);                              <span class="comment">/* LCD Memory 7 */</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM8);                              <span class="comment">/* LCD Memory 8 */</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM9);                              <span class="comment">/* LCD Memory 9 */</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM10);                             <span class="comment">/* LCD Memory 10 */</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM11);                             <span class="comment">/* LCD Memory 11 */</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM12);                             <span class="comment">/* LCD Memory 12 */</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM13);                             <span class="comment">/* LCD Memory 13 */</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM14);                             <span class="comment">/* LCD Memory 14 */</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM15);                             <span class="comment">/* LCD Memory 15 */</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM16);                             <span class="comment">/* LCD Memory 16 */</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM17);                             <span class="comment">/* LCD Memory 17 */</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM18);                             <span class="comment">/* LCD Memory 18 */</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM19);                             <span class="comment">/* LCD Memory 19 */</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM20);                             <span class="comment">/* LCD Memory 20 */</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM21);                             <span class="comment">/* LCD Memory 21 */</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM22);                             <span class="comment">/* LCD Memory 22 */</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM23);                             <span class="comment">/* LCD Memory 23 */</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDM24);                             <span class="comment">/* LCD Memory 24 */</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM1);                             <span class="comment">/* LCD Blinking Memory 1 */</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a683f1ad61abc5d6b4e3bbfcea8a64b82"> 2266</a></span>&#160;<span class="preprocessor">#define LCDBMEM_               LCDBM1         </span><span class="comment">/* LCD Blinking Memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define LCDBMEM                (LCDBM1)       </span><span class="comment">/* LCD Blinking Memory (for assembler) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2cadfcc0e8e5152fa3b18caf873d3359"> 2270</a></span>&#160;<span class="preprocessor">#define LCDBMEM                ((char*)       &amp;LCDBM1) </span><span class="comment">/* LCD Blinking Memory (for C) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM2);                             <span class="comment">/* LCD Blinking Memory 2 */</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM3);                             <span class="comment">/* LCD Blinking Memory 3 */</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM4);                             <span class="comment">/* LCD Blinking Memory 4 */</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM5);                             <span class="comment">/* LCD Blinking Memory 5 */</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM6);                             <span class="comment">/* LCD Blinking Memory 6 */</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM7);                             <span class="comment">/* LCD Blinking Memory 7 */</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM8);                             <span class="comment">/* LCD Blinking Memory 8 */</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM9);                             <span class="comment">/* LCD Blinking Memory 9 */</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM10);                            <span class="comment">/* LCD Blinking Memory 10 */</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM11);                            <span class="comment">/* LCD Blinking Memory 11 */</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM12);                            <span class="comment">/* LCD Blinking Memory 12 */</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM13);                            <span class="comment">/* LCD Blinking Memory 13 */</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM14);                            <span class="comment">/* LCD Blinking Memory 14 */</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM15);                            <span class="comment">/* LCD Blinking Memory 15 */</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM16);                            <span class="comment">/* LCD Blinking Memory 16 */</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM17);                            <span class="comment">/* LCD Blinking Memory 17 */</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM18);                            <span class="comment">/* LCD Blinking Memory 18 */</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM19);                            <span class="comment">/* LCD Blinking Memory 19 */</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM20);                            <span class="comment">/* LCD Blinking Memory 20 */</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM21);                            <span class="comment">/* LCD Blinking Memory 21 */</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM22);                            <span class="comment">/* LCD Blinking Memory 22 */</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM23);                            <span class="comment">/* LCD Blinking Memory 23 */</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(LCDBM24);                            <span class="comment">/* LCD Blinking Memory 24 */</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="comment">/* LCDBIV Definitions */</span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a534203d15b1131d1733e7af83a72de8d"> 2297</a></span>&#160;<span class="preprocessor">#define LCDBIV_NONE            (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad468f48965bd27604149b3f1736982b4"> 2298</a></span>&#160;<span class="preprocessor">#define LCDBIV_LCDNOCAPIFG     (0x0002)       </span><span class="comment">/* No capacitor connected */</span><span class="preprocessor"></span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a722ed34afa641778b8a8b651b765ccac"> 2299</a></span>&#160;<span class="preprocessor">#define LCDBIV_LCDBLKOFFIFG    (0x0004)       </span><span class="comment">/* Blink, segments off */</span><span class="preprocessor"></span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4b4b86ab68e3d0e6dd24716b70d8911d"> 2300</a></span>&#160;<span class="preprocessor">#define LCDBIV_LCDBLKONIFG     (0x0006)       </span><span class="comment">/* Blink, segments on */</span><span class="preprocessor"></span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0d35cc88694b2efe2a4c5ae1da1f7eac"> 2301</a></span>&#160;<span class="preprocessor">#define LCDBIV_LCDFRMIFG       (0x0008)       </span><span class="comment">/* Frame interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">* HARDWARE MULTIPLIER 32Bit</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4b84a44a3a66b9ba8c42ecb2f219dc11"> 2306</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_MPY32__                  </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0888accaadd37fb2f0022c165391d99e"> 2307</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_MPY32__ 0x04C0</span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0ac98a3ce3c4b25507692d94509808e9"> 2308</a></span>&#160;<span class="preprocessor">#define MPY32_BASE             __MSP430_BASEADDRESS_MPY32__</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MPY);                               <span class="comment">/* Multiply Unsigned/Operand 1 */</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPY_L);                              <span class="comment">/* Multiply Unsigned/Operand 1 */</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPY_H);                              <span class="comment">/* Multiply Unsigned/Operand 1 */</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MPYS);                              <span class="comment">/* Multiply Signed/Operand 1 */</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPYS_L);                             <span class="comment">/* Multiply Signed/Operand 1 */</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPYS_H);                             <span class="comment">/* Multiply Signed/Operand 1 */</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MAC);                               <span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 */</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MAC_L);                              <span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 */</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MAC_H);                              <span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 */</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MACS);                              <span class="comment">/* Multiply Signed and Accumulate/Operand 1 */</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MACS_L);                             <span class="comment">/* Multiply Signed and Accumulate/Operand 1 */</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MACS_H);                             <span class="comment">/* Multiply Signed and Accumulate/Operand 1 */</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(OP2);                               <span class="comment">/* Operand 2 */</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(OP2_L);                              <span class="comment">/* Operand 2 */</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(OP2_H);                              <span class="comment">/* Operand 2 */</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RESLO);                             <span class="comment">/* Result Low Word */</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RESLO_L);                            <span class="comment">/* Result Low Word */</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RESLO_H);                            <span class="comment">/* Result Low Word */</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RESHI);                             <span class="comment">/* Result High Word */</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RESHI_L);                            <span class="comment">/* Result High Word */</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RESHI_H);                            <span class="comment">/* Result High Word */</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SUMEXT);                            <span class="comment">/* Sum Extend */</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SUMEXT_L);                           <span class="comment">/* Sum Extend */</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SUMEXT_H);                           <span class="comment">/* Sum Extend */</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MPY32L);                            <span class="comment">/* 32-bit operand 1 - multiply - low word */</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPY32L_L);                           <span class="comment">/* 32-bit operand 1 - multiply - low word */</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPY32L_H);                           <span class="comment">/* 32-bit operand 1 - multiply - low word */</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MPY32H);                            <span class="comment">/* 32-bit operand 1 - multiply - high word */</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPY32H_L);                           <span class="comment">/* 32-bit operand 1 - multiply - high word */</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPY32H_H);                           <span class="comment">/* 32-bit operand 1 - multiply - high word */</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MPYS32L);                           <span class="comment">/* 32-bit operand 1 - signed multiply - low word */</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPYS32L_L);                          <span class="comment">/* 32-bit operand 1 - signed multiply - low word */</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPYS32L_H);                          <span class="comment">/* 32-bit operand 1 - signed multiply - low word */</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MPYS32H);                           <span class="comment">/* 32-bit operand 1 - signed multiply - high word */</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPYS32H_L);                          <span class="comment">/* 32-bit operand 1 - signed multiply - high word */</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPYS32H_H);                          <span class="comment">/* 32-bit operand 1 - signed multiply - high word */</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MAC32L);                            <span class="comment">/* 32-bit operand 1 - multiply accumulate - low word */</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MAC32L_L);                           <span class="comment">/* 32-bit operand 1 - multiply accumulate - low word */</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MAC32L_H);                           <span class="comment">/* 32-bit operand 1 - multiply accumulate - low word */</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MAC32H);                            <span class="comment">/* 32-bit operand 1 - multiply accumulate - high word */</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MAC32H_L);                           <span class="comment">/* 32-bit operand 1 - multiply accumulate - high word */</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MAC32H_H);                           <span class="comment">/* 32-bit operand 1 - multiply accumulate - high word */</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MACS32L);                           <span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word */</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MACS32L_L);                          <span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word */</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MACS32L_H);                          <span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word */</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MACS32H);                           <span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word */</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MACS32H_L);                          <span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word */</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MACS32H_H);                          <span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word */</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(OP2L);                              <span class="comment">/* 32-bit operand 2 - low word */</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(OP2L_L);                             <span class="comment">/* 32-bit operand 2 - low word */</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(OP2L_H);                             <span class="comment">/* 32-bit operand 2 - low word */</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(OP2H);                              <span class="comment">/* 32-bit operand 2 - high word */</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(OP2H_L);                             <span class="comment">/* 32-bit operand 2 - high word */</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(OP2H_H);                             <span class="comment">/* 32-bit operand 2 - high word */</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RES0);                              <span class="comment">/* 32x32-bit result 0 - least significant word */</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RES0_L);                             <span class="comment">/* 32x32-bit result 0 - least significant word */</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RES0_H);                             <span class="comment">/* 32x32-bit result 0 - least significant word */</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RES1);                              <span class="comment">/* 32x32-bit result 1 */</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RES1_L);                             <span class="comment">/* 32x32-bit result 1 */</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RES1_H);                             <span class="comment">/* 32x32-bit result 1 */</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RES2);                              <span class="comment">/* 32x32-bit result 2 */</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RES2_L);                             <span class="comment">/* 32x32-bit result 2 */</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RES2_H);                             <span class="comment">/* 32x32-bit result 2 */</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RES3);                              <span class="comment">/* 32x32-bit result 3 - most significant word */</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RES3_L);                             <span class="comment">/* 32x32-bit result 3 - most significant word */</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RES3_H);                             <span class="comment">/* 32x32-bit result 3 - most significant word */</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(MPY32CTL0);                         <span class="comment">/* MPY32 Control Register 0 */</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPY32CTL0_L);                        <span class="comment">/* MPY32 Control Register 0 */</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(MPY32CTL0_H);                        <span class="comment">/* MPY32 Control Register 0 */</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;</div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad3f8762715ab839833e45715cdd877eb"> 2381</a></span>&#160;<span class="preprocessor">#define MPY_B                  MPY_L          </span><span class="comment">/* Multiply Unsigned/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afcaf7caeb67e8ca4cf610c57fc5ba400"> 2382</a></span>&#160;<span class="preprocessor">#define MPYS_B                 MPYS_L         </span><span class="comment">/* Multiply Signed/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aabb4e74d9186009d4c57ff3de5c967e9"> 2383</a></span>&#160;<span class="preprocessor">#define MAC_B                  MAC_L          </span><span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6be4c8028e309ddb26fa4998006a68df"> 2384</a></span>&#160;<span class="preprocessor">#define MACS_B                 MACS_L         </span><span class="comment">/* Multiply Signed and Accumulate/Operand 1 (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1cf3f557520146d81b61f5c16f3aab27"> 2385</a></span>&#160;<span class="preprocessor">#define OP2_B                  OP2_L          </span><span class="comment">/* Operand 2 (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a02d3e80e92da4a0c609e6eea0b5fabd4"> 2386</a></span>&#160;<span class="preprocessor">#define MPY32L_B               MPY32L_L       </span><span class="comment">/* 32-bit operand 1 - multiply - low word (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a36802ba9dfbf6bd68c1e4153a103effb"> 2387</a></span>&#160;<span class="preprocessor">#define MPY32H_B               MPY32H_L       </span><span class="comment">/* 32-bit operand 1 - multiply - high word (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad0fb78d92774b74f3ba4e3e288c45f4e"> 2388</a></span>&#160;<span class="preprocessor">#define MPYS32L_B              MPYS32L_L      </span><span class="comment">/* 32-bit operand 1 - signed multiply - low word (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a23082fd580733d39c859bd2973f250a1"> 2389</a></span>&#160;<span class="preprocessor">#define MPYS32H_B              MPYS32H_L      </span><span class="comment">/* 32-bit operand 1 - signed multiply - high word (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a29604cf1162b1ea76486d503ed92bb82"> 2390</a></span>&#160;<span class="preprocessor">#define MAC32L_B               MAC32L_L       </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - low word (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8410a25abd99d78251403b3478b8734e"> 2391</a></span>&#160;<span class="preprocessor">#define MAC32H_B               MAC32H_L       </span><span class="comment">/* 32-bit operand 1 - multiply accumulate - high word (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad08c0969a6456b29f30c0a9a98f1f376"> 2392</a></span>&#160;<span class="preprocessor">#define MACS32L_B              MACS32L_L      </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - low word (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a718871821cb3841d85001809133fdc2a"> 2393</a></span>&#160;<span class="preprocessor">#define MACS32H_B              MACS32H_L      </span><span class="comment">/* 32-bit operand 1 - signed multiply accumulate - high word (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af2d1b885729df6c52972e3199b72b43c"> 2394</a></span>&#160;<span class="preprocessor">#define OP2L_B                 OP2L_L         </span><span class="comment">/* 32-bit operand 2 - low word (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a02730e5c67ec959081ef597d21eccc02"> 2395</a></span>&#160;<span class="preprocessor">#define OP2H_B                 OP2H_L         </span><span class="comment">/* 32-bit operand 2 - high word (Byte Access) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">/* MPY32CTL0 Control Bits */</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f809a04b35cc070e23387e9f13e2da7"> 2398</a></span>&#160;<span class="preprocessor">#define MPYC                   (0x0001)       </span><span class="comment">/* Carry of the multiplier */</span><span class="preprocessor"></span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment">//#define RESERVED            (0x0002)  /* Reserved */</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2c767b9435083f1e7d4d84e2b8db78d4"> 2400</a></span>&#160;<span class="preprocessor">#define MPYFRAC                (0x0004)       </span><span class="comment">/* Fractional mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a24894360345ef1ad8f534cb144f5eceb"> 2401</a></span>&#160;<span class="preprocessor">#define MPYSAT                 (0x0008)       </span><span class="comment">/* Saturation mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6a78a0d7c6b600a94b28354c57984408"> 2402</a></span>&#160;<span class="preprocessor">#define MPYM0                  (0x0010)       </span><span class="comment">/* Multiplier mode Bit:0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab3da12e08149500229bd2ff69d108f5e"> 2403</a></span>&#160;<span class="preprocessor">#define MPYM1                  (0x0020)       </span><span class="comment">/* Multiplier mode Bit:1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a317baf25b83723ce0784e615bf2d82c2"> 2404</a></span>&#160;<span class="preprocessor">#define OP1_32                 (0x0040)       </span><span class="comment">/* Bit-width of operand 1 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a675588748a931c45eb9f05067f93160e"> 2405</a></span>&#160;<span class="preprocessor">#define OP2_32                 (0x0080)       </span><span class="comment">/* Bit-width of operand 2 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac5ad0a15e60b79e3fc62fcf81b9e859f"> 2406</a></span>&#160;<span class="preprocessor">#define MPYDLYWRTEN            (0x0100)       </span><span class="comment">/* Delayed write enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1065e6be583835c75c3546daa406b270"> 2407</a></span>&#160;<span class="preprocessor">#define MPYDLY32               (0x0200)       </span><span class="comment">/* Delayed write mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment">/* MPY32CTL0 Control Bits */</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ada7837e56418ee2dc0a61b51a702094d"> 2410</a></span>&#160;<span class="preprocessor">#define MPYC_L                 (0x0001)       </span><span class="comment">/* Carry of the multiplier */</span><span class="preprocessor"></span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">//#define RESERVED            (0x0002)  /* Reserved */</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8d6024ffd0b1e3f5cbc61b7ea6e26b8f"> 2412</a></span>&#160;<span class="preprocessor">#define MPYFRAC_L              (0x0004)       </span><span class="comment">/* Fractional mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aac0667f089eb8091a0cf228a6f7861af"> 2413</a></span>&#160;<span class="preprocessor">#define MPYSAT_L               (0x0008)       </span><span class="comment">/* Saturation mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd6e00d82be94b71faa7b27b6591ed02"> 2414</a></span>&#160;<span class="preprocessor">#define MPYM0_L                (0x0010)       </span><span class="comment">/* Multiplier mode Bit:0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3c364e73d70f1b047ff97cf5dd1d6c9f"> 2415</a></span>&#160;<span class="preprocessor">#define MPYM1_L                (0x0020)       </span><span class="comment">/* Multiplier mode Bit:1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a08606b563fb3c93dd6d991be84160f41"> 2416</a></span>&#160;<span class="preprocessor">#define OP1_32_L               (0x0040)       </span><span class="comment">/* Bit-width of operand 1 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab5874a979f310c898310bdb8f2a943cd"> 2417</a></span>&#160;<span class="preprocessor">#define OP2_32_L               (0x0080)       </span><span class="comment">/* Bit-width of operand 2 0:16Bit / 1:32Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">/* MPY32CTL0 Control Bits */</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment">//#define RESERVED            (0x0002)  /* Reserved */</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3a3b33e4251f62b6e23cde980126d4b7"> 2421</a></span>&#160;<span class="preprocessor">#define MPYDLYWRTEN_H          (0x0001)       </span><span class="comment">/* Delayed write enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab6e79910c316464a44eddf08e7a06373"> 2422</a></span>&#160;<span class="preprocessor">#define MPYDLY32_H             (0x0002)       </span><span class="comment">/* Delayed write mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1b0fcf19a97d3c20c34d5f7f32221786"> 2424</a></span>&#160;<span class="preprocessor">#define MPYM_0                 (0x0000)       </span><span class="comment">/* Multiplier mode: MPY */</span><span class="preprocessor"></span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab9bc5dae03b0f222386f3995527a54d3"> 2425</a></span>&#160;<span class="preprocessor">#define MPYM_1                 (0x0010)       </span><span class="comment">/* Multiplier mode: MPYS */</span><span class="preprocessor"></span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af82c1eb4f6e152bc4a336bb1ee944da6"> 2426</a></span>&#160;<span class="preprocessor">#define MPYM_2                 (0x0020)       </span><span class="comment">/* Multiplier mode: MAC */</span><span class="preprocessor"></span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a59b1ebf7b8a94ea37f2345f839a95388"> 2427</a></span>&#160;<span class="preprocessor">#define MPYM_3                 (0x0030)       </span><span class="comment">/* Multiplier mode: MACS */</span><span class="preprocessor"></span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a98839ecd26856ff99477792e4ab660df"> 2428</a></span>&#160;<span class="preprocessor">#define MPYM__MPY              (0x0000)       </span><span class="comment">/* Multiplier mode: MPY */</span><span class="preprocessor"></span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a60c9f521f0785ebcc60fdaeb1f627338"> 2429</a></span>&#160;<span class="preprocessor">#define MPYM__MPYS             (0x0010)       </span><span class="comment">/* Multiplier mode: MPYS */</span><span class="preprocessor"></span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8d89be5b989a16ad21e2c5f5c1e4d46d"> 2430</a></span>&#160;<span class="preprocessor">#define MPYM__MAC              (0x0020)       </span><span class="comment">/* Multiplier mode: MAC */</span><span class="preprocessor"></span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a964dae3bc24c08f6b2402485a81c9cf6"> 2431</a></span>&#160;<span class="preprocessor">#define MPYM__MACS             (0x0030)       </span><span class="comment">/* Multiplier mode: MACS */</span><span class="preprocessor"></span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="comment">* DIGITAL I/O Port1/2 Pull up / Pull down Resistors</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7fe6e8b65eb04cfb8549912a9ac99e3f"> 2436</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORT1_R__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9bdeba9fb88148706ab81cd70518922d"> 2437</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORT1_R__ 0x0200</span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a656ca53ffcbf328100dddccf007b85ef"> 2438</a></span>&#160;<span class="preprocessor">#define P1_BASE                __MSP430_BASEADDRESS_PORT1_R__</span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd4d65fd924594bfd96913e036c8f8ba"> 2439</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORT2_R__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8655ac9fb0de3aa0ff02667a622a5925"> 2440</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORT2_R__ 0x0200</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac015290d797bcba839812d71b6e07565"> 2441</a></span>&#160;<span class="preprocessor">#define P2_BASE                __MSP430_BASEADDRESS_PORT2_R__</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae117bebf371c90c54f05e501c32354ac"> 2442</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORTA_R__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8350def584d6981f89d53a44757d8bea"> 2443</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORTA_R__ 0x0200</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abc321d4ae950ac0848f5a0104b9f33fe"> 2444</a></span>&#160;<span class="preprocessor">#define PA_BASE                __MSP430_BASEADDRESS_PORTA_R__</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6decf70981a4281b7d845880655a344a"> 2445</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_P1SEL__                  </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a12869801554735b4208e20220c4d98ac"> 2446</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_P2SEL__                  </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2d616b45b8cbb288076813bcf80a74d9"> 2447</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PASEL__                  </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PAIN);                              <span class="comment">/* Port A Input */</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PAIN_L);                             <span class="comment">/* Port A Input */</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PAIN_H);                             <span class="comment">/* Port A Input */</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PAOUT);                             <span class="comment">/* Port A Output */</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PAOUT_L);                            <span class="comment">/* Port A Output */</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PAOUT_H);                            <span class="comment">/* Port A Output */</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PADIR);                             <span class="comment">/* Port A Direction */</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PADIR_L);                            <span class="comment">/* Port A Direction */</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PADIR_H);                            <span class="comment">/* Port A Direction */</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PAREN);                             <span class="comment">/* Port A Resistor Enable */</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PAREN_L);                            <span class="comment">/* Port A Resistor Enable */</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PAREN_H);                            <span class="comment">/* Port A Resistor Enable */</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PADS);                              <span class="comment">/* Port A Drive Strenght */</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PADS_L);                             <span class="comment">/* Port A Drive Strenght */</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PADS_H);                             <span class="comment">/* Port A Drive Strenght */</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PASEL);                             <span class="comment">/* Port A Selection */</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PASEL_L);                            <span class="comment">/* Port A Selection */</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PASEL_H);                            <span class="comment">/* Port A Selection */</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PAIES);                             <span class="comment">/* Port A Interrupt Edge Select */</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PAIES_L);                            <span class="comment">/* Port A Interrupt Edge Select */</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PAIES_H);                            <span class="comment">/* Port A Interrupt Edge Select */</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PAIE);                              <span class="comment">/* Port A Interrupt Enable */</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PAIE_L);                             <span class="comment">/* Port A Interrupt Enable */</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PAIE_H);                             <span class="comment">/* Port A Interrupt Enable */</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PAIFG);                             <span class="comment">/* Port A Interrupt Flag */</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PAIFG_L);                            <span class="comment">/* Port A Interrupt Flag */</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PAIFG_H);                            <span class="comment">/* Port A Interrupt Flag */</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P1IV);                              <span class="comment">/* Port 1 Interrupt Vector Word */</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P2IV);                              <span class="comment">/* Port 2 Interrupt Vector Word */</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a94b4ac856628cf0a9cf1c96ddb2327e9"> 2480</a></span>&#160;<span class="preprocessor">#define P1IN                   (PAIN_L)       </span><span class="comment">/* Port 1 Input */</span><span class="preprocessor"></span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a88b9d8da66f5f1eff1d08025754cda85"> 2481</a></span>&#160;<span class="preprocessor">#define P1OUT                  (PAOUT_L)      </span><span class="comment">/* Port 1 Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae5acbf11d2628729842b4f1bc19b61e0"> 2482</a></span>&#160;<span class="preprocessor">#define P1DIR                  (PADIR_L)      </span><span class="comment">/* Port 1 Direction */</span><span class="preprocessor"></span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4fb182daa677b17cc5f26db5eb991eed"> 2483</a></span>&#160;<span class="preprocessor">#define P1REN                  (PAREN_L)      </span><span class="comment">/* Port 1 Resistor Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a366f60513374a38f0eaa50af20446bb5"> 2484</a></span>&#160;<span class="preprocessor">#define P1DS                   (PADS_L)       </span><span class="comment">/* Port 1 Drive Strenght */</span><span class="preprocessor"></span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a49cc7f8f47eec43c0a199315a2d68014"> 2485</a></span>&#160;<span class="preprocessor">#define P1SEL                  (PASEL_L)      </span><span class="comment">/* Port 1 Selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a43d3e8c1971d41de76d10ebe251831c6"> 2486</a></span>&#160;<span class="preprocessor">#define P1IES                  (PAIES_L)      </span><span class="comment">/* Port 1 Interrupt Edge Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a84f51064c027b5ff637377fcb3b7e831"> 2487</a></span>&#160;<span class="preprocessor">#define P1IE                   (PAIE_L)       </span><span class="comment">/* Port 1 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9d1fa7225a2bfb12dd4993980cfa7ce6"> 2488</a></span>&#160;<span class="preprocessor">#define P1IFG                  (PAIFG_L)      </span><span class="comment">/* Port 1 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="comment">//Definitions for P1IV</span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adec2bd2cbfe3c08b9eb14faa72030c4f"> 2491</a></span>&#160;<span class="preprocessor">#define P1IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a91aca05894b25f9c2f5a9d64d261991d"> 2492</a></span>&#160;<span class="preprocessor">#define P1IV_P1IFG0            (0x0002)       </span><span class="comment">/* P1IV P1IFG.0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7a84d1f12e3d91439352f334036b01ff"> 2493</a></span>&#160;<span class="preprocessor">#define P1IV_P1IFG1            (0x0004)       </span><span class="comment">/* P1IV P1IFG.1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a50ff0bb4835d7f6d3471993fc367c22b"> 2494</a></span>&#160;<span class="preprocessor">#define P1IV_P1IFG2            (0x0006)       </span><span class="comment">/* P1IV P1IFG.2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a730a4a8c59b520db15d387d81e9c63f2"> 2495</a></span>&#160;<span class="preprocessor">#define P1IV_P1IFG3            (0x0008)       </span><span class="comment">/* P1IV P1IFG.3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a72eaebeffacaac1cae125759adaf6f7a"> 2496</a></span>&#160;<span class="preprocessor">#define P1IV_P1IFG4            (0x000A)       </span><span class="comment">/* P1IV P1IFG.4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a351b091594db4b63e27da2fa143682e1"> 2497</a></span>&#160;<span class="preprocessor">#define P1IV_P1IFG5            (0x000C)       </span><span class="comment">/* P1IV P1IFG.5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7812ff75c2d3a51c9123eeebca32ec93"> 2498</a></span>&#160;<span class="preprocessor">#define P1IV_P1IFG6            (0x000E)       </span><span class="comment">/* P1IV P1IFG.6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8a8c139fd8650f9e299a76bfc851acdb"> 2499</a></span>&#160;<span class="preprocessor">#define P1IV_P1IFG7            (0x0010)       </span><span class="comment">/* P1IV P1IFG.7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;</div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a735209c963a19bc131d911b419a99372"> 2501</a></span>&#160;<span class="preprocessor">#define P2IN                   (PAIN_H)       </span><span class="comment">/* Port 2 Input */</span><span class="preprocessor"></span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3be04c100a62cfe398dd281bb6c910a6"> 2502</a></span>&#160;<span class="preprocessor">#define P2OUT                  (PAOUT_H)      </span><span class="comment">/* Port 2 Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f01b43eb650f57968a379484b5ce0ca"> 2503</a></span>&#160;<span class="preprocessor">#define P2DIR                  (PADIR_H)      </span><span class="comment">/* Port 2 Direction */</span><span class="preprocessor"></span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2163b23a8ceeb9838eaa86c96c8a5f5b"> 2504</a></span>&#160;<span class="preprocessor">#define P2REN                  (PAREN_H)      </span><span class="comment">/* Port 2 Resistor Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5f31045f87390afa28703e9644f89bde"> 2505</a></span>&#160;<span class="preprocessor">#define P2DS                   (PADS_H)       </span><span class="comment">/* Port 2 Drive Strenght */</span><span class="preprocessor"></span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0678c302aa066006a89eb551c61bd26f"> 2506</a></span>&#160;<span class="preprocessor">#define P2SEL                  (PASEL_H)      </span><span class="comment">/* Port 2 Selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8fd298fe86f7c80e58144400d78b712d"> 2507</a></span>&#160;<span class="preprocessor">#define P2IES                  (PAIES_H)      </span><span class="comment">/* Port 2 Interrupt Edge Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3ac5cb210cba1d710391ace55cd3a56c"> 2508</a></span>&#160;<span class="preprocessor">#define P2IE                   (PAIE_H)       </span><span class="comment">/* Port 2 Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8a10ad3f9d29da8d3732ca14a871f05b"> 2509</a></span>&#160;<span class="preprocessor">#define P2IFG                  (PAIFG_H)      </span><span class="comment">/* Port 2 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment">//Definitions for P2IV</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0df7df1125ab3a066aa240d9b2cd2a1d"> 2512</a></span>&#160;<span class="preprocessor">#define P2IV_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adbd7efd0a4972f3edb6386ae3f78bef2"> 2513</a></span>&#160;<span class="preprocessor">#define P2IV_P2IFG0            (0x0002)       </span><span class="comment">/* P2IV P2IFG.0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac070a06b0a59f2284a352f67c7c3a8f2"> 2514</a></span>&#160;<span class="preprocessor">#define P2IV_P2IFG1            (0x0004)       </span><span class="comment">/* P2IV P2IFG.1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4c8ef4004610a8daf8e1def9899b4289"> 2515</a></span>&#160;<span class="preprocessor">#define P2IV_P2IFG2            (0x0006)       </span><span class="comment">/* P2IV P2IFG.2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adfd6d19e68f7dc513b05c0803c1a6668"> 2516</a></span>&#160;<span class="preprocessor">#define P2IV_P2IFG3            (0x0008)       </span><span class="comment">/* P2IV P2IFG.3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afc588d753a5d03402e34ea429f5cda27"> 2517</a></span>&#160;<span class="preprocessor">#define P2IV_P2IFG4            (0x000A)       </span><span class="comment">/* P2IV P2IFG.4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6d140f3b615a042feb5d0aa6d343ff41"> 2518</a></span>&#160;<span class="preprocessor">#define P2IV_P2IFG5            (0x000C)       </span><span class="comment">/* P2IV P2IFG.5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa7f3f27fbbe573990a9b2d85e34e7a95"> 2519</a></span>&#160;<span class="preprocessor">#define P2IV_P2IFG6            (0x000E)       </span><span class="comment">/* P2IV P2IFG.6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa8b0b6f9e88460f1b58bcf86b873cee5"> 2520</a></span>&#160;<span class="preprocessor">#define P2IV_P2IFG7            (0x0010)       </span><span class="comment">/* P2IV P2IFG.7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment">* DIGITAL I/O Port3/4 Pull up / Pull down Resistors</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc50bf83aa654eede9f7749c0150840b"> 2526</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORT3_R__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac70502a1449a1eda5c5f7fa88829c9bd"> 2527</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORT3_R__ 0x0220</span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a932e679bf1c1dd9873fa5948845394b7"> 2528</a></span>&#160;<span class="preprocessor">#define P3_BASE                __MSP430_BASEADDRESS_PORT3_R__</span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af594dfa51b5962bbfccd46a59b0b4bba"> 2529</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORT4_R__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aca4f6d6b8acc31c32ed46e448ab39090"> 2530</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORT4_R__ 0x0220</span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1bfcac8d536ed3cbf84dea67475311f4"> 2531</a></span>&#160;<span class="preprocessor">#define P4_BASE                __MSP430_BASEADDRESS_PORT4_R__</span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acd14d648c723c2c7a6f2946337d4492d"> 2532</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORTB_R__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae096964ab812258103d1996d34bb4dd6"> 2533</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORTB_R__ 0x0220</span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad6cb70c40effcb93ca1e3a4c238d5302"> 2534</a></span>&#160;<span class="preprocessor">#define PB_BASE                __MSP430_BASEADDRESS_PORTB_R__</span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a917cf8439dceebc9f10ad57133e4ad02"> 2535</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_P3SEL__                  </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af4660c265959b70d9637bb14c9120d0b"> 2536</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_P4SEL__                  </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab590eecb0f2310e1e5eda570a551a46b"> 2537</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PBSEL__                  </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PBIN);                              <span class="comment">/* Port B Input */</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PBIN_L);                             <span class="comment">/* Port B Input */</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PBIN_H);                             <span class="comment">/* Port B Input */</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PBOUT);                             <span class="comment">/* Port B Output */</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PBOUT_L);                            <span class="comment">/* Port B Output */</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PBOUT_H);                            <span class="comment">/* Port B Output */</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PBDIR);                             <span class="comment">/* Port B Direction */</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PBDIR_L);                            <span class="comment">/* Port B Direction */</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PBDIR_H);                            <span class="comment">/* Port B Direction */</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PBREN);                             <span class="comment">/* Port B Resistor Enable */</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PBREN_L);                            <span class="comment">/* Port B Resistor Enable */</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PBREN_H);                            <span class="comment">/* Port B Resistor Enable */</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PBDS);                              <span class="comment">/* Port B Drive Strenght */</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PBDS_L);                             <span class="comment">/* Port B Drive Strenght */</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PBDS_H);                             <span class="comment">/* Port B Drive Strenght */</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PBSEL);                             <span class="comment">/* Port B Selection */</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PBSEL_L);                            <span class="comment">/* Port B Selection */</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PBSEL_H);                            <span class="comment">/* Port B Selection */</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;</div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a653eae65043d652a050f9335f23b95df"> 2559</a></span>&#160;<span class="preprocessor">#define P3IN                   (PBIN_L)       </span><span class="comment">/* Port 3 Input */</span><span class="preprocessor"></span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2eeb082ad0e00bfd26acf2ea0ff37ab1"> 2560</a></span>&#160;<span class="preprocessor">#define P3OUT                  (PBOUT_L)      </span><span class="comment">/* Port 3 Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2dcaad98212b8eb6dcc604913f264b50"> 2561</a></span>&#160;<span class="preprocessor">#define P3DIR                  (PBDIR_L)      </span><span class="comment">/* Port 3 Direction */</span><span class="preprocessor"></span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae914301f1180ef671c525fda59bbb372"> 2562</a></span>&#160;<span class="preprocessor">#define P3REN                  (PBREN_L)      </span><span class="comment">/* Port 3 Resistor Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6edee572e614ca79ecf0aa17e6aae80d"> 2563</a></span>&#160;<span class="preprocessor">#define P3DS                   (PBDS_L)       </span><span class="comment">/* Port 3 Drive Strenght */</span><span class="preprocessor"></span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9f08825b9ec8cd7b508133a502d76947"> 2564</a></span>&#160;<span class="preprocessor">#define P3SEL                  (PBSEL_L)      </span><span class="comment">/* Port 3 Selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;</div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9792550654a532bfd70ade79450b2b59"> 2566</a></span>&#160;<span class="preprocessor">#define P4IN                   (PBIN_H)       </span><span class="comment">/* Port 4 Input */</span><span class="preprocessor"></span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaf7ffab3cfeff6fe6ccdd0cd07fac9fa"> 2567</a></span>&#160;<span class="preprocessor">#define P4OUT                  (PBOUT_H)      </span><span class="comment">/* Port 4 Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a24e0d411e3589235211f8425ec169ad1"> 2568</a></span>&#160;<span class="preprocessor">#define P4DIR                  (PBDIR_H)      </span><span class="comment">/* Port 4 Direction */</span><span class="preprocessor"></span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aebbd572cc7a880e6d519be8e36864ef1"> 2569</a></span>&#160;<span class="preprocessor">#define P4REN                  (PBREN_H)      </span><span class="comment">/* Port 4 Resistor Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab6c4f33afaa95e276ee923e3a617c05f"> 2570</a></span>&#160;<span class="preprocessor">#define P4DS                   (PBDS_H)       </span><span class="comment">/* Port 4 Drive Strenght */</span><span class="preprocessor"></span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a987004a4fdabf6eba558ba4731c77acf"> 2571</a></span>&#160;<span class="preprocessor">#define P4SEL                  (PBSEL_H)      </span><span class="comment">/* Port 4 Selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment">* DIGITAL I/O Port5 Pull up / Pull down Resistors</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a982124769ff2392c64735ee5d24e5656"> 2577</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORT5_R__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a966c39b459d4c9d09f41fdd581fea5e7"> 2578</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORT5_R__ 0x0240</span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a37447b491f1fb8b3cd8335bcf78c0dc7"> 2579</a></span>&#160;<span class="preprocessor">#define P5_BASE                __MSP430_BASEADDRESS_PORT5_R__</span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae124edf4d43e85f4053761de1c67dd84"> 2580</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORTC_R__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a95e048438fb5f73459d5b1cd21a10adb"> 2581</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORTC_R__ 0x0240</span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ade0f90d7b49cd1f674d5be8f4a7ae2cb"> 2582</a></span>&#160;<span class="preprocessor">#define PC_BASE                __MSP430_BASEADDRESS_PORTC_R__</span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3395fa2ee290c5984734c2f12040b69e"> 2583</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_P5SEL__                  </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a45c8d7982eeebf1ad3a1d13892200f4f"> 2584</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PCSEL__                  </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PCIN);                              <span class="comment">/* Port C Input */</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PCIN_L);                             <span class="comment">/* Port C Input */</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PCIN_H);                             <span class="comment">/* Port C Input */</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PCOUT);                             <span class="comment">/* Port C Output */</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PCOUT_L);                            <span class="comment">/* Port C Output */</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PCOUT_H);                            <span class="comment">/* Port C Output */</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PCDIR);                             <span class="comment">/* Port C Direction */</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PCDIR_L);                            <span class="comment">/* Port C Direction */</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PCDIR_H);                            <span class="comment">/* Port C Direction */</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PCREN);                             <span class="comment">/* Port C Resistor Enable */</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PCREN_L);                            <span class="comment">/* Port C Resistor Enable */</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PCREN_H);                            <span class="comment">/* Port C Resistor Enable */</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PCDS);                              <span class="comment">/* Port C Drive Strenght */</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PCDS_L);                             <span class="comment">/* Port C Drive Strenght */</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PCDS_H);                             <span class="comment">/* Port C Drive Strenght */</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PCSEL);                             <span class="comment">/* Port C Selection */</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PCSEL_L);                            <span class="comment">/* Port C Selection */</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PCSEL_H);                            <span class="comment">/* Port C Selection */</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;</div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6756a04624591af2caa07bc674ec6986"> 2606</a></span>&#160;<span class="preprocessor">#define P5IN                   (PCIN_L)       </span><span class="comment">/* Port 5 Input */</span><span class="preprocessor"></span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af1256047ebde7d26caebe0573f6c353e"> 2607</a></span>&#160;<span class="preprocessor">#define P5OUT                  (PCOUT_L)      </span><span class="comment">/* Port 5 Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a53e0c0441782fef0d3d34ee4eb8762c2"> 2608</a></span>&#160;<span class="preprocessor">#define P5DIR                  (PCDIR_L)      </span><span class="comment">/* Port 5 Direction */</span><span class="preprocessor"></span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3360cc7f21d69d0a4b75ed547c01abb7"> 2609</a></span>&#160;<span class="preprocessor">#define P5REN                  (PCREN_L)      </span><span class="comment">/* Port 5 Resistor Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac7c32921809f84c79a7ee578be429b2e"> 2610</a></span>&#160;<span class="preprocessor">#define P5DS                   (PCDS_L)       </span><span class="comment">/* Port 5 Drive Strenght */</span><span class="preprocessor"></span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a41876600fa9592af752f6b4a1deab76c"> 2611</a></span>&#160;<span class="preprocessor">#define P5SEL                  (PCSEL_L)      </span><span class="comment">/* Port 5 Selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment">* DIGITAL I/O PortJ Pull up / Pull down Resistors</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a82139f90c8716b3ec3a3e3a32d22e268"> 2617</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORTJ_R__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6ae664b26b4e1eb019196582be47dce3"> 2618</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORTJ_R__ 0x0320</span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8b09cf5501e38db77b0ccab41f06e52f"> 2619</a></span>&#160;<span class="preprocessor">#define PJ_BASE                __MSP430_BASEADDRESS_PORTJ_R__</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PJIN);                              <span class="comment">/* Port J Input */</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PJIN_L);                             <span class="comment">/* Port J Input */</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PJIN_H);                             <span class="comment">/* Port J Input */</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PJOUT);                             <span class="comment">/* Port J Output */</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PJOUT_L);                            <span class="comment">/* Port J Output */</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PJOUT_H);                            <span class="comment">/* Port J Output */</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PJDIR);                             <span class="comment">/* Port J Direction */</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PJDIR_L);                            <span class="comment">/* Port J Direction */</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PJDIR_H);                            <span class="comment">/* Port J Direction */</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PJREN);                             <span class="comment">/* Port J Resistor Enable */</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PJREN_L);                            <span class="comment">/* Port J Resistor Enable */</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PJREN_H);                            <span class="comment">/* Port J Resistor Enable */</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PJDS);                              <span class="comment">/* Port J Drive Strenght */</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PJDS_L);                             <span class="comment">/* Port J Drive Strenght */</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PJDS_H);                             <span class="comment">/* Port J Drive Strenght */</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="comment">* PORT MAPPING CONTROLLER</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3164721bcdf7edfde992b5b08f7621fc"> 2640</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORT_MAPPING__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f3d4561012ddbf6a630dc7a5f2b9620"> 2641</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORT_MAPPING__ 0x01C0</span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a21d6ba0a50506acebf499bdf9c530d23"> 2642</a></span>&#160;<span class="preprocessor">#define PMAP_CTRL_BASE         __MSP430_BASEADDRESS_PORT_MAPPING__</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PMAPKEYID);                         <span class="comment">/* Port Mapping Key register */</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PMAPKEYID_L);                        <span class="comment">/* Port Mapping Key register */</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PMAPKEYID_H);                        <span class="comment">/* Port Mapping Key register */</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PMAPCTL);                           <span class="comment">/* Port Mapping control register */</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PMAPCTL_L);                          <span class="comment">/* Port Mapping control register */</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PMAPCTL_H);                          <span class="comment">/* Port Mapping control register */</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;</div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af2077383eabe97a2b4618de7a0a22991"> 2651</a></span>&#160;<span class="preprocessor">#define  PMAPKEY               (0x2D52)       </span><span class="comment">/* Port Mapping Key */</span><span class="preprocessor"></span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad3eb69b8ee8e19177020d9ef629545e2"> 2652</a></span>&#160;<span class="preprocessor">#define  PMAPPWD               PMAPKEYID      </span><span class="comment">/* Legacy Definition: Mapping Key register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a32ecc7ae163d5e9a4172cc92060f18ef"> 2653</a></span>&#160;<span class="preprocessor">#define  PMAPPW                (0x2D52)       </span><span class="comment">/* Legacy Definition: Port Mapping Password */</span><span class="preprocessor"></span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment">/* PMAPCTL Control Bits */</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a106fccdebf378739ecb52a323617b547"> 2656</a></span>&#160;<span class="preprocessor">#define PMAPLOCKED             (0x0001)       </span><span class="comment">/* Port Mapping Lock bit. Read only */</span><span class="preprocessor"></span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6da4120a01ccea0bfb1400aec522dbed"> 2657</a></span>&#160;<span class="preprocessor">#define PMAPRECFG              (0x0002)       </span><span class="comment">/* Port Mapping re-configuration control bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment">/* PMAPCTL Control Bits */</span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a25efc09486b77ee9266e050d76210d57"> 2660</a></span>&#160;<span class="preprocessor">#define PMAPLOCKED_L           (0x0001)       </span><span class="comment">/* Port Mapping Lock bit. Read only */</span><span class="preprocessor"></span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a86dee611f9e02eafe86c9f6713e477a2"> 2661</a></span>&#160;<span class="preprocessor">#define PMAPRECFG_L            (0x0002)       </span><span class="comment">/* Port Mapping re-configuration control bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment">* PORT 1 MAPPING CONTROLLER</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1e7a364d82c29549cf488fe09fd9e63d"> 2666</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORT1_MAPPING__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac7046d1d6eb6eecb88af30a084ef4860"> 2667</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORT1_MAPPING__ 0x01C8</span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad3f57a9ff686c054b123c03a3e38cc40"> 2668</a></span>&#160;<span class="preprocessor">#define P1MAP_BASE             __MSP430_BASEADDRESS_PORT1_MAPPING__</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P1MAP01);                           <span class="comment">/* Port P1.0/1 mapping register */</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P1MAP01_L);                          <span class="comment">/* Port P1.0/1 mapping register */</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P1MAP01_H);                          <span class="comment">/* Port P1.0/1 mapping register */</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P1MAP23);                           <span class="comment">/* Port P1.2/3 mapping register */</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P1MAP23_L);                          <span class="comment">/* Port P1.2/3 mapping register */</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P1MAP23_H);                          <span class="comment">/* Port P1.2/3 mapping register */</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P1MAP45);                           <span class="comment">/* Port P1.4/5 mapping register */</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P1MAP45_L);                          <span class="comment">/* Port P1.4/5 mapping register */</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P1MAP45_H);                          <span class="comment">/* Port P1.4/5 mapping register */</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P1MAP67);                           <span class="comment">/* Port P1.6/7 mapping register */</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P1MAP67_L);                          <span class="comment">/* Port P1.6/7 mapping register */</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P1MAP67_H);                          <span class="comment">/* Port P1.6/7 mapping register */</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;</div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa64d6c319ddaa4834cbd4d65db4882f0"> 2683</a></span>&#160;<span class="preprocessor">#define  P1MAP0                P1MAP01_L      </span><span class="comment">/* Port P1.0 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a308cb5b1fd70e48b263fe51940c4bb3f"> 2684</a></span>&#160;<span class="preprocessor">#define  P1MAP1                P1MAP01_H      </span><span class="comment">/* Port P1.1 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a77c81727f142a951d37ca5ccb58ec888"> 2685</a></span>&#160;<span class="preprocessor">#define  P1MAP2                P1MAP23_L      </span><span class="comment">/* Port P1.2 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a79b459423b5859f479a23b4cdaf23f75"> 2686</a></span>&#160;<span class="preprocessor">#define  P1MAP3                P1MAP23_H      </span><span class="comment">/* Port P1.3 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a02a2cde330e5e3abde3a0b63e6326bf5"> 2687</a></span>&#160;<span class="preprocessor">#define  P1MAP4                P1MAP45_L      </span><span class="comment">/* Port P1.4 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4576ea2f4e94cc006435617f7ca92f49"> 2688</a></span>&#160;<span class="preprocessor">#define  P1MAP5                P1MAP45_H      </span><span class="comment">/* Port P1.5 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a53b422f71fdf267579fd801c99c8db57"> 2689</a></span>&#160;<span class="preprocessor">#define  P1MAP6                P1MAP67_L      </span><span class="comment">/* Port P1.6 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeee42292a835427fb892f74ecd57f4f5"> 2690</a></span>&#160;<span class="preprocessor">#define  P1MAP7                P1MAP67_H      </span><span class="comment">/* Port P1.7 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment">* PORT 2 MAPPING CONTROLLER</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acb5027e4475c633f671f5bbbf03aa332"> 2695</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORT2_MAPPING__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6f7334bac94ad966af5b53a460e28061"> 2696</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORT2_MAPPING__ 0x01D0</span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad40a3b25c840851346efb131f653263e"> 2697</a></span>&#160;<span class="preprocessor">#define P2MAP_BASE             __MSP430_BASEADDRESS_PORT2_MAPPING__</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P2MAP01);                           <span class="comment">/* Port P2.0/1 mapping register */</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P2MAP01_L);                          <span class="comment">/* Port P2.0/1 mapping register */</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P2MAP01_H);                          <span class="comment">/* Port P2.0/1 mapping register */</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P2MAP23);                           <span class="comment">/* Port P2.2/3 mapping register */</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P2MAP23_L);                          <span class="comment">/* Port P2.2/3 mapping register */</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P2MAP23_H);                          <span class="comment">/* Port P2.2/3 mapping register */</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P2MAP45);                           <span class="comment">/* Port P2.4/5 mapping register */</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P2MAP45_L);                          <span class="comment">/* Port P2.4/5 mapping register */</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P2MAP45_H);                          <span class="comment">/* Port P2.4/5 mapping register */</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P2MAP67);                           <span class="comment">/* Port P2.6/7 mapping register */</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P2MAP67_L);                          <span class="comment">/* Port P2.6/7 mapping register */</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P2MAP67_H);                          <span class="comment">/* Port P2.6/7 mapping register */</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;</div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a123fe2965b359f2861c3e57b79e9e13e"> 2712</a></span>&#160;<span class="preprocessor">#define  P2MAP0                P2MAP01_L      </span><span class="comment">/* Port P2.0 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abda376ffd0b96abcd2c61cd1bb402a48"> 2713</a></span>&#160;<span class="preprocessor">#define  P2MAP1                P2MAP01_H      </span><span class="comment">/* Port P2.1 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aee9dffc993398b290cd142e9de776fa0"> 2714</a></span>&#160;<span class="preprocessor">#define  P2MAP2                P2MAP23_L      </span><span class="comment">/* Port P2.2 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd475c2a0a349b396fe14c29e5605a7a"> 2715</a></span>&#160;<span class="preprocessor">#define  P2MAP3                P2MAP23_H      </span><span class="comment">/* Port P2.3 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae33c6c77b022c918e7ec7978a07b39d6"> 2716</a></span>&#160;<span class="preprocessor">#define  P2MAP4                P2MAP45_L      </span><span class="comment">/* Port P2.4 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a78f75d034c5297fb16eca13c40330beb"> 2717</a></span>&#160;<span class="preprocessor">#define  P2MAP5                P2MAP45_H      </span><span class="comment">/* Port P2.5 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afcf97e1f82906f4472fe5a448754cbba"> 2718</a></span>&#160;<span class="preprocessor">#define  P2MAP6                P2MAP67_L      </span><span class="comment">/* Port P2.6 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af80c3891ed846b809bd3d9f13277097c"> 2719</a></span>&#160;<span class="preprocessor">#define  P2MAP7                P2MAP67_H      </span><span class="comment">/* Port P2.7 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">* PORT 3 MAPPING CONTROLLER</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a988b64f086f9e7a23e6d41f19e9c7053"> 2724</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORT3_MAPPING__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a716fd1c953164f51326ef758593271ff"> 2725</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PORT3_MAPPING__ 0x01D8</span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a02f2ccdf46c826b67912534926598f5a"> 2726</a></span>&#160;<span class="preprocessor">#define P3MAP_BASE             __MSP430_BASEADDRESS_PORT3_MAPPING__</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P3MAP01);                           <span class="comment">/* Port P3.0/1 mapping register */</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P3MAP01_L);                          <span class="comment">/* Port P3.0/1 mapping register */</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P3MAP01_H);                          <span class="comment">/* Port P3.0/1 mapping register */</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P3MAP23);                           <span class="comment">/* Port P3.2/3 mapping register */</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P3MAP23_L);                          <span class="comment">/* Port P3.2/3 mapping register */</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P3MAP23_H);                          <span class="comment">/* Port P3.2/3 mapping register */</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P3MAP45);                           <span class="comment">/* Port P3.4/5 mapping register */</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P3MAP45_L);                          <span class="comment">/* Port P3.4/5 mapping register */</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P3MAP45_H);                          <span class="comment">/* Port P3.4/5 mapping register */</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(P3MAP67);                           <span class="comment">/* Port P3.6/7 mapping register */</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P3MAP67_L);                          <span class="comment">/* Port P3.6/7 mapping register */</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(P3MAP67_H);                          <span class="comment">/* Port P3.6/7 mapping register */</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;</div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a63f781f6f0da38b10d543db4b8970a2c"> 2741</a></span>&#160;<span class="preprocessor">#define  P3MAP0                P3MAP01_L      </span><span class="comment">/* Port P3.0 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5063a1cb519f9215831f8ab1cc042fee"> 2742</a></span>&#160;<span class="preprocessor">#define  P3MAP1                P3MAP01_H      </span><span class="comment">/* Port P3.1 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3e949db92df90955f79f2cadeb417ac7"> 2743</a></span>&#160;<span class="preprocessor">#define  P3MAP2                P3MAP23_L      </span><span class="comment">/* Port P3.2 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae6cdc2263329b736d82a660173ec76df"> 2744</a></span>&#160;<span class="preprocessor">#define  P3MAP3                P3MAP23_H      </span><span class="comment">/* Port P3.3 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab30099f87ebb1169e1fc4db7d65f33a3"> 2745</a></span>&#160;<span class="preprocessor">#define  P3MAP4                P3MAP45_L      </span><span class="comment">/* Port P3.4 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a10edd37296d775f383832a02165bab83"> 2746</a></span>&#160;<span class="preprocessor">#define  P3MAP5                P3MAP45_H      </span><span class="comment">/* Port P3.5 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8819467bc0be6a895ed6d977914db8ab"> 2747</a></span>&#160;<span class="preprocessor">#define  P3MAP6                P3MAP67_L      </span><span class="comment">/* Port P3.6 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a84419a4f0fca560c41fe4126465248c7"> 2748</a></span>&#160;<span class="preprocessor">#define  P3MAP7                P3MAP67_H      </span><span class="comment">/* Port P3.7 mapping register */</span><span class="preprocessor"></span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;</div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a528b91e86112b24891d94af37dea0f2c"> 2750</a></span>&#160;<span class="preprocessor">#define PM_NONE                0</span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a13c3f8cb656d86625a1853fc0ba4753e"> 2751</a></span>&#160;<span class="preprocessor">#define PM_CBOUT0              1</span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a522dd6c97492cb355e77388ae5bbac81"> 2752</a></span>&#160;<span class="preprocessor">#define PM_TA0CLK              1</span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acea1c8fd6c9be0ccf8babb41a1956fe1"> 2753</a></span>&#160;<span class="preprocessor">#define PM_CBOUT1              2</span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aef087b0cdbf57fab7ab67e3e09977db6"> 2754</a></span>&#160;<span class="preprocessor">#define PM_TA1CLK              2</span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa34a41e5816152fcde51de79d9b56b12"> 2755</a></span>&#160;<span class="preprocessor">#define PM_ACLK                3</span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adef3e89368e789628c0ac55da2ca38e6"> 2756</a></span>&#160;<span class="preprocessor">#define PM_MCLK                4</span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a443079cfc1c495b7052340a72e1433a4"> 2757</a></span>&#160;<span class="preprocessor">#define PM_SMCLK               5</span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1b6c1158a5070eafc9f417e215e74491"> 2758</a></span>&#160;<span class="preprocessor">#define PM_RTCCLK              6</span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f289c08c8845d5654598751cbfb9da4"> 2759</a></span>&#160;<span class="preprocessor">#define PM_MODCLK              7</span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f4e7e4635473b9cf2ba347e506f2ccc"> 2760</a></span>&#160;<span class="preprocessor">#define PM_DMAE0               7</span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adee5d50adabdf04a90ca523ebbb20295"> 2761</a></span>&#160;<span class="preprocessor">#define PM_SVMOUT              8</span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a36b893c1242230246b3e59e05333dfb0"> 2762</a></span>&#160;<span class="preprocessor">#define PM_TA0CCR0A            9</span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a10b2b6442a13a3cdfcd1923d0ffbbf2e"> 2763</a></span>&#160;<span class="preprocessor">#define PM_TA0CCR1A            10</span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac50ad49122baebd1922e5a5fa3d09b17"> 2764</a></span>&#160;<span class="preprocessor">#define PM_TA0CCR2A            11</span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a239fe22e28145f76e7f8d51c8038d461"> 2765</a></span>&#160;<span class="preprocessor">#define PM_TA0CCR3A            12</span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae1a9b11d8c775826162dd71ecac6de1e"> 2766</a></span>&#160;<span class="preprocessor">#define PM_TA0CCR4A            13</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a03c9e2b208aefffe54c58ecdb0c75128"> 2767</a></span>&#160;<span class="preprocessor">#define PM_TA1CCR0A            14</span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0f2a21312bcf432f3fb31431c3b742d2"> 2768</a></span>&#160;<span class="preprocessor">#define PM_TA1CCR1A            15</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0cf30416a68290ee44fc14814919de46"> 2769</a></span>&#160;<span class="preprocessor">#define PM_TA1CCR2A            16</span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a18019cc382a168988efe691d1e52b3e3"> 2770</a></span>&#160;<span class="preprocessor">#define PM_UCA0RXD             17</span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6ed4ae2697c0c01e579bd8c8b34d0961"> 2771</a></span>&#160;<span class="preprocessor">#define PM_UCA0SOMI            17</span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7b23a46b30ceb122718680d0bf763940"> 2772</a></span>&#160;<span class="preprocessor">#define PM_UCA0TXD             18</span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3084e35f13c0467f27e35f69a49e8a78"> 2773</a></span>&#160;<span class="preprocessor">#define PM_UCA0SIMO            18</span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a928d370a9cdf68aa6eb7c463987a9c21"> 2774</a></span>&#160;<span class="preprocessor">#define PM_UCA0CLK             19</span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad72de5651078928291047f23e42ab6a5"> 2775</a></span>&#160;<span class="preprocessor">#define PM_UCB0STE             19</span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ada6a0d71d91d9537b8955f860144a302"> 2776</a></span>&#160;<span class="preprocessor">#define PM_UCB0SOMI            20</span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd35fc51aeb6506d42a29c6acee773c5"> 2777</a></span>&#160;<span class="preprocessor">#define PM_UCB0SCL             20</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a67e386bdd5fbefd9923be0abbc42de7f"> 2778</a></span>&#160;<span class="preprocessor">#define PM_UCB0SIMO            21</span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8017a6b95a95d26a3e42aa8e4ccf12a2"> 2779</a></span>&#160;<span class="preprocessor">#define PM_UCB0SDA             21</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae2f97be1a2a9e5a4ff80af52bb615b10"> 2780</a></span>&#160;<span class="preprocessor">#define PM_UCB0CLK             22</span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a16aefa5e0aab7d57253a1cc7ffa7383a"> 2781</a></span>&#160;<span class="preprocessor">#define PM_UCA0STE             22</span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a079bed9ccc5979f817f003df97c0a005"> 2782</a></span>&#160;<span class="preprocessor">#define PM_RFGDO0              23</span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae8784e15e8b585b0c72c78a22894b45f"> 2783</a></span>&#160;<span class="preprocessor">#define PM_RFGDO1              24</span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a935e46db7986b2e48f4710fdb8ab2e43"> 2784</a></span>&#160;<span class="preprocessor">#define PM_RFGDO2              25</span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7f69efc607927b8a4aebd6a22ef7e035"> 2785</a></span>&#160;<span class="preprocessor">#define PM_ANALOG              31</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment">* PMM - Power Management System</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acb7c10ee81fca722bb009d1649084442"> 2790</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_PMM__                    </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6dccfb5b870d09c7dc36a674b66fd56f"> 2791</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_PMM__ 0x0120</span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1e20969d078c2b4b0322cd83a982715f"> 2792</a></span>&#160;<span class="preprocessor">#define PMM_BASE               __MSP430_BASEADDRESS_PMM__</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PMMCTL0);                           <span class="comment">/* PMM Control 0 */</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PMMCTL0_L);                          <span class="comment">/* PMM Control 0 */</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PMMCTL0_H);                          <span class="comment">/* PMM Control 0 */</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PMMCTL1);                           <span class="comment">/* PMM Control 1 */</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PMMCTL1_L);                          <span class="comment">/* PMM Control 1 */</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PMMCTL1_H);                          <span class="comment">/* PMM Control 1 */</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SVSMHCTL);                          <span class="comment">/* SVS and SVM high side control register */</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SVSMHCTL_L);                         <span class="comment">/* SVS and SVM high side control register */</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SVSMHCTL_H);                         <span class="comment">/* SVS and SVM high side control register */</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SVSMLCTL);                          <span class="comment">/* SVS and SVM low side control register */</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SVSMLCTL_L);                         <span class="comment">/* SVS and SVM low side control register */</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SVSMLCTL_H);                         <span class="comment">/* SVS and SVM low side control register */</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SVSMIO);                            <span class="comment">/* SVSIN and SVSOUT control register */</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SVSMIO_L);                           <span class="comment">/* SVSIN and SVSOUT control register */</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SVSMIO_H);                           <span class="comment">/* SVSIN and SVSOUT control register */</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PMMIFG);                            <span class="comment">/* PMM Interrupt Flag */</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PMMIFG_L);                           <span class="comment">/* PMM Interrupt Flag */</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PMMIFG_H);                           <span class="comment">/* PMM Interrupt Flag */</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(PMMRIE);                            <span class="comment">/* PMM and RESET Interrupt Enable */</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PMMRIE_L);                           <span class="comment">/* PMM and RESET Interrupt Enable */</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(PMMRIE_H);                           <span class="comment">/* PMM and RESET Interrupt Enable */</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;</div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2192f26122894bc395b49dfccbb0eeb4"> 2816</a></span>&#160;<span class="preprocessor">#define PMMPW                  (0xA500)       </span><span class="comment">/* PMM Register Write Password */</span><span class="preprocessor"></span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a49e3c0233887d13ad743b4fe9c0c8b6e"> 2817</a></span>&#160;<span class="preprocessor">#define PMMPW_H                (0xA5)         </span><span class="comment">/* PMM Register Write Password for high word access */</span><span class="preprocessor"></span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">/* PMMCTL0 Control Bits */</span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac93e4073791008944595ee0f2db5315e"> 2820</a></span>&#160;<span class="preprocessor">#define PMMCOREV0              (0x0001)       </span><span class="comment">/* PMM Core Voltage Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeb4103d93ade051e19079e9ed1ae2ec7"> 2821</a></span>&#160;<span class="preprocessor">#define PMMCOREV1              (0x0002)       </span><span class="comment">/* PMM Core Voltage Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9510e7e43812d174f09da846a2a6c0c5"> 2822</a></span>&#160;<span class="preprocessor">#define PMMSWBOR               (0x0004)       </span><span class="comment">/* PMM Software BOR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4ca726de821b83c3a85b10d06770cd1c"> 2823</a></span>&#160;<span class="preprocessor">#define PMMSWPOR               (0x0008)       </span><span class="comment">/* PMM Software POR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1e4f8f522dd962a55aade291cc6f5318"> 2824</a></span>&#160;<span class="preprocessor">#define PMMREGOFF              (0x0010)       </span><span class="comment">/* PMM Turn Regulator off */</span><span class="preprocessor"></span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aabe34a84662ee69764526ef86b720a25"> 2825</a></span>&#160;<span class="preprocessor">#define PMMHPMRE               (0x0080)       </span><span class="comment">/* PMM Global High Power Module Request Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">/* PMMCTL0 Control Bits */</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af9032d8f5bb12f4616faa7c503a38d46"> 2828</a></span>&#160;<span class="preprocessor">#define PMMCOREV0_L            (0x0001)       </span><span class="comment">/* PMM Core Voltage Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab630b8cc424335f03a03207e354968c2"> 2829</a></span>&#160;<span class="preprocessor">#define PMMCOREV1_L            (0x0002)       </span><span class="comment">/* PMM Core Voltage Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3eec5806996058502840ce19a8dc808d"> 2830</a></span>&#160;<span class="preprocessor">#define PMMSWBOR_L             (0x0004)       </span><span class="comment">/* PMM Software BOR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa3fac143314ee136a8c0a19d166845b1"> 2831</a></span>&#160;<span class="preprocessor">#define PMMSWPOR_L             (0x0008)       </span><span class="comment">/* PMM Software POR */</span><span class="preprocessor"></span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aab2167ed0abe167dea36d883600390bc"> 2832</a></span>&#160;<span class="preprocessor">#define PMMREGOFF_L            (0x0010)       </span><span class="comment">/* PMM Turn Regulator off */</span><span class="preprocessor"></span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a248a3812c85a5e20287046b4ce931f69"> 2833</a></span>&#160;<span class="preprocessor">#define PMMHPMRE_L             (0x0080)       </span><span class="comment">/* PMM Global High Power Module Request Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;</div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a34ca0e5c11c8b5df96c3c0897728ca8f"> 2835</a></span>&#160;<span class="preprocessor">#define PMMCOREV_0             (0x0000)       </span><span class="comment">/* PMM Core Voltage 0 (1.35V) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a503996ac8895fb0561ccb3117f3191f4"> 2836</a></span>&#160;<span class="preprocessor">#define PMMCOREV_1             (0x0001)       </span><span class="comment">/* PMM Core Voltage 1 (1.55V) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a63b63c1eb90280f6932fa6c20a28ee15"> 2837</a></span>&#160;<span class="preprocessor">#define PMMCOREV_2             (0x0002)       </span><span class="comment">/* PMM Core Voltage 2 (1.75V) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4aa3f2a0135a48433168c58a596e88da"> 2838</a></span>&#160;<span class="preprocessor">#define PMMCOREV_3             (0x0003)       </span><span class="comment">/* PMM Core Voltage 3 (1.85V) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment">/* PMMCTL1 Control Bits */</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a03c25d522a8aab3e9665db6eac6bf923"> 2841</a></span>&#160;<span class="preprocessor">#define PMMREFMD               (0x0001)       </span><span class="comment">/* PMM Reference Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a456d20ee62641fb6cc1889eb3ace8a0c"> 2842</a></span>&#160;<span class="preprocessor">#define PMMCMD0                (0x0010)       </span><span class="comment">/* PMM Voltage Regulator Current Mode Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a850dbf76f57da18db1fb827b04af1eaf"> 2843</a></span>&#160;<span class="preprocessor">#define PMMCMD1                (0x0020)       </span><span class="comment">/* PMM Voltage Regulator Current Mode Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment">/* PMMCTL1 Control Bits */</span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2489ee605f093bda1c212fde5dbf57ff"> 2846</a></span>&#160;<span class="preprocessor">#define PMMREFMD_L             (0x0001)       </span><span class="comment">/* PMM Reference Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f713ff5b9696c2f1d49582cc345dd5e"> 2847</a></span>&#160;<span class="preprocessor">#define PMMCMD0_L              (0x0010)       </span><span class="comment">/* PMM Voltage Regulator Current Mode Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2b0f7a54c428ecf54c7e247401e8ab65"> 2848</a></span>&#160;<span class="preprocessor">#define PMMCMD1_L              (0x0020)       </span><span class="comment">/* PMM Voltage Regulator Current Mode Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="comment">/* SVSMHCTL Control Bits */</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2bd1b9882e030ea70619adbd1c8c4995"> 2851</a></span>&#160;<span class="preprocessor">#define SVSMHRRL0              (0x0001)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac5d6404ca0c5b3356f133ece9298ed5e"> 2852</a></span>&#160;<span class="preprocessor">#define SVSMHRRL1              (0x0002)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a59e1d68731a18fc77fb14f1f5d236077"> 2853</a></span>&#160;<span class="preprocessor">#define SVSMHRRL2              (0x0004)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aef4c18f635a2380aec14d2ec3e0c0ea3"> 2854</a></span>&#160;<span class="preprocessor">#define SVSMHDLYST             (0x0008)       </span><span class="comment">/* SVS and SVM high side delay status */</span><span class="preprocessor"></span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aae7b3b0f6435a4cbb164ced87f3128aa"> 2855</a></span>&#160;<span class="preprocessor">#define SVSHMD                 (0x0010)       </span><span class="comment">/* SVS high side mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad9335a7d833caf67e1cce14346411b9a"> 2856</a></span>&#160;<span class="preprocessor">#define SVSMHEVM               (0x0040)       </span><span class="comment">/* SVS and SVM high side event mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7f873c8eefc82615b2cd88daedfc875c"> 2857</a></span>&#160;<span class="preprocessor">#define SVSMHACE               (0x0080)       </span><span class="comment">/* SVS and SVM high side auto control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5ca437ed8937ea00138aa24bfc662dc7"> 2858</a></span>&#160;<span class="preprocessor">#define SVSHRVL0               (0x0100)       </span><span class="comment">/* SVS high side reset voltage level Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc5d46b8188e4fbf37ea04aa5db106d0"> 2859</a></span>&#160;<span class="preprocessor">#define SVSHRVL1               (0x0200)       </span><span class="comment">/* SVS high side reset voltage level Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa303492df56594c301a5d90a85dfcfce"> 2860</a></span>&#160;<span class="preprocessor">#define SVSHE                  (0x0400)       </span><span class="comment">/* SVS high side enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4ced66067fb45c4c012b5a83fec3ad23"> 2861</a></span>&#160;<span class="preprocessor">#define SVSHFP                 (0x0800)       </span><span class="comment">/* SVS high side full performace mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9f518f55f54404afb9386faed66e7fc8"> 2862</a></span>&#160;<span class="preprocessor">#define SVMHOVPE               (0x1000)       </span><span class="comment">/* SVM high side over-voltage enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a79ec91d113a53e08d99d7df061bb99cc"> 2863</a></span>&#160;<span class="preprocessor">#define SVMHE                  (0x4000)       </span><span class="comment">/* SVM high side enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae517f8363962d439584b2f19a8a16734"> 2864</a></span>&#160;<span class="preprocessor">#define SVMHFP                 (0x8000)       </span><span class="comment">/* SVM high side full performace mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">/* SVSMHCTL Control Bits */</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0f7c0a26573e77ef4704aedadace3294"> 2867</a></span>&#160;<span class="preprocessor">#define SVSMHRRL0_L            (0x0001)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5a473de306e464eceb01b22e1c20866c"> 2868</a></span>&#160;<span class="preprocessor">#define SVSMHRRL1_L            (0x0002)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab0558fa1d26949dea8daa56771770d5e"> 2869</a></span>&#160;<span class="preprocessor">#define SVSMHRRL2_L            (0x0004)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad4e0b3b7a7554ff1540d60bf54b63a57"> 2870</a></span>&#160;<span class="preprocessor">#define SVSMHDLYST_L           (0x0008)       </span><span class="comment">/* SVS and SVM high side delay status */</span><span class="preprocessor"></span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7b93d2e75c2564f78b01a7aaf4a2b6ae"> 2871</a></span>&#160;<span class="preprocessor">#define SVSHMD_L               (0x0010)       </span><span class="comment">/* SVS high side mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae51234aba69ed333f2d0f02659e7d00b"> 2872</a></span>&#160;<span class="preprocessor">#define SVSMHEVM_L             (0x0040)       </span><span class="comment">/* SVS and SVM high side event mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acce758ab6032f4655d7f3ea2432bf822"> 2873</a></span>&#160;<span class="preprocessor">#define SVSMHACE_L             (0x0080)       </span><span class="comment">/* SVS and SVM high side auto control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="comment">/* SVSMHCTL Control Bits */</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a774a758f35280da84de8cfd3937e3974"> 2876</a></span>&#160;<span class="preprocessor">#define SVSHRVL0_H             (0x0001)       </span><span class="comment">/* SVS high side reset voltage level Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6425c803d38e87f42d2fa26f098306fa"> 2877</a></span>&#160;<span class="preprocessor">#define SVSHRVL1_H             (0x0002)       </span><span class="comment">/* SVS high side reset voltage level Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a98d6b488a38c640162374d38c03cd9d9"> 2878</a></span>&#160;<span class="preprocessor">#define SVSHE_H                (0x0004)       </span><span class="comment">/* SVS high side enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5d58a62c5416c19857904bdecff20411"> 2879</a></span>&#160;<span class="preprocessor">#define SVSHFP_H               (0x0008)       </span><span class="comment">/* SVS high side full performace mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a24e47047818554724256ba132138fe35"> 2880</a></span>&#160;<span class="preprocessor">#define SVMHOVPE_H             (0x0010)       </span><span class="comment">/* SVM high side over-voltage enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa3714d57d7ffa52b6ded0bec5f445455"> 2881</a></span>&#160;<span class="preprocessor">#define SVMHE_H                (0x0040)       </span><span class="comment">/* SVM high side enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a69c96e28bd91e791476c7a38d709777e"> 2882</a></span>&#160;<span class="preprocessor">#define SVMHFP_H               (0x0080)       </span><span class="comment">/* SVM high side full performace mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;</div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a81b76437db1610ce338ac1607a3ca695"> 2884</a></span>&#160;<span class="preprocessor">#define SVSMHRRL_0             (0x0000)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab2b921df43e0ad36372ab1cce4be0d76"> 2885</a></span>&#160;<span class="preprocessor">#define SVSMHRRL_1             (0x0001)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8c6eb4d3a7e770c5f0379f2a79130112"> 2886</a></span>&#160;<span class="preprocessor">#define SVSMHRRL_2             (0x0002)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa679d0cb235161a61a93565f07a1274c"> 2887</a></span>&#160;<span class="preprocessor">#define SVSMHRRL_3             (0x0003)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac4473602d37e45cce6238c3733f856d2"> 2888</a></span>&#160;<span class="preprocessor">#define SVSMHRRL_4             (0x0004)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad4827b23b8a80c80b677943d273bc965"> 2889</a></span>&#160;<span class="preprocessor">#define SVSMHRRL_5             (0x0005)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4de42e3abe38b77f5d2d050818f14c4c"> 2890</a></span>&#160;<span class="preprocessor">#define SVSMHRRL_6             (0x0006)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae40c613f405992f30cb494b1a9ff8a0f"> 2891</a></span>&#160;<span class="preprocessor">#define SVSMHRRL_7             (0x0007)       </span><span class="comment">/* SVS and SVM high side Reset Release Voltage Level 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;</div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a630f3d34677f3453118af180757df2cd"> 2893</a></span>&#160;<span class="preprocessor">#define SVSHRVL_0              (0x0000)       </span><span class="comment">/* SVS high side Reset Release Voltage Level 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa045f1ced9c5d6aba2b0536ac6337784"> 2894</a></span>&#160;<span class="preprocessor">#define SVSHRVL_1              (0x0100)       </span><span class="comment">/* SVS high side Reset Release Voltage Level 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e04eb4c3dba501de3aceeec80619805"> 2895</a></span>&#160;<span class="preprocessor">#define SVSHRVL_2              (0x0200)       </span><span class="comment">/* SVS high side Reset Release Voltage Level 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa68ce64af75b003570b88cbb7b218c88"> 2896</a></span>&#160;<span class="preprocessor">#define SVSHRVL_3              (0x0300)       </span><span class="comment">/* SVS high side Reset Release Voltage Level 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">/* SVSMLCTL Control Bits */</span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2ce40f3d9429cd53526d1c0d5b60136a"> 2899</a></span>&#160;<span class="preprocessor">#define SVSMLRRL0              (0x0001)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6a24731066f5e1816ea44f16ca2235df"> 2900</a></span>&#160;<span class="preprocessor">#define SVSMLRRL1              (0x0002)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afced9793b1862636f11630e8929adde5"> 2901</a></span>&#160;<span class="preprocessor">#define SVSMLRRL2              (0x0004)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7f40d3f15c2ade298b141733054e679a"> 2902</a></span>&#160;<span class="preprocessor">#define SVSMLDLYST             (0x0008)       </span><span class="comment">/* SVS and SVM low side delay status */</span><span class="preprocessor"></span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac6590ae9c9c23ec53f46cd7272033fd9"> 2903</a></span>&#160;<span class="preprocessor">#define SVSLMD                 (0x0010)       </span><span class="comment">/* SVS low side mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a19de50cfb976e67d7f60a071c4ca888b"> 2904</a></span>&#160;<span class="preprocessor">#define SVSMLEVM               (0x0040)       </span><span class="comment">/* SVS and SVM low side event mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa23d2a7bf55c61f0d59f6571cc68679a"> 2905</a></span>&#160;<span class="preprocessor">#define SVSMLACE               (0x0080)       </span><span class="comment">/* SVS and SVM low side auto control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a217447b1a6dc72e1d30b9c8c162e2764"> 2906</a></span>&#160;<span class="preprocessor">#define SVSLRVL0               (0x0100)       </span><span class="comment">/* SVS low side reset voltage level Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa34b51ea590a89057cfd021791e3e2f8"> 2907</a></span>&#160;<span class="preprocessor">#define SVSLRVL1               (0x0200)       </span><span class="comment">/* SVS low side reset voltage level Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a775b67a8c2df6ecf7225c8de70631ead"> 2908</a></span>&#160;<span class="preprocessor">#define SVSLE                  (0x0400)       </span><span class="comment">/* SVS low side enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a96da495861511beff7bc15cfda039842"> 2909</a></span>&#160;<span class="preprocessor">#define SVSLFP                 (0x0800)       </span><span class="comment">/* SVS low side full performace mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abceb522dc4f8ea86d0d8345de7f323dd"> 2910</a></span>&#160;<span class="preprocessor">#define SVMLOVPE               (0x1000)       </span><span class="comment">/* SVM low side over-voltage enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a80f9b1f14a3e0b92470f442c97da6688"> 2911</a></span>&#160;<span class="preprocessor">#define SVMLE                  (0x4000)       </span><span class="comment">/* SVM low side enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a20e2a72c8e226026785a846c22ae4cc4"> 2912</a></span>&#160;<span class="preprocessor">#define SVMLFP                 (0x8000)       </span><span class="comment">/* SVM low side full performace mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="comment">/* SVSMLCTL Control Bits */</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e30676ec8fd54a6264de0b82d0bc305"> 2915</a></span>&#160;<span class="preprocessor">#define SVSMLRRL0_L            (0x0001)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af0f3903e3c3123041882671ac0454b3b"> 2916</a></span>&#160;<span class="preprocessor">#define SVSMLRRL1_L            (0x0002)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a90266856a37118659be9a3817dfa1959"> 2917</a></span>&#160;<span class="preprocessor">#define SVSMLRRL2_L            (0x0004)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adc3adea7b93454606cf60087119fa6f3"> 2918</a></span>&#160;<span class="preprocessor">#define SVSMLDLYST_L           (0x0008)       </span><span class="comment">/* SVS and SVM low side delay status */</span><span class="preprocessor"></span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0760af6d5f4cdc5d78348db8087f937b"> 2919</a></span>&#160;<span class="preprocessor">#define SVSLMD_L               (0x0010)       </span><span class="comment">/* SVS low side mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a607f16160457e342113206e2ba409bc9"> 2920</a></span>&#160;<span class="preprocessor">#define SVSMLEVM_L             (0x0040)       </span><span class="comment">/* SVS and SVM low side event mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa70509bf9407a2df33ef6826ccbd6404"> 2921</a></span>&#160;<span class="preprocessor">#define SVSMLACE_L             (0x0080)       </span><span class="comment">/* SVS and SVM low side auto control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="comment">/* SVSMLCTL Control Bits */</span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af531998ca2fca6bc6b0448a357ce98a5"> 2924</a></span>&#160;<span class="preprocessor">#define SVSLRVL0_H             (0x0001)       </span><span class="comment">/* SVS low side reset voltage level Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0db4fa8cba9665b4f723c359effc209e"> 2925</a></span>&#160;<span class="preprocessor">#define SVSLRVL1_H             (0x0002)       </span><span class="comment">/* SVS low side reset voltage level Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2bddbcba04562075d42ae452519cd325"> 2926</a></span>&#160;<span class="preprocessor">#define SVSLE_H                (0x0004)       </span><span class="comment">/* SVS low side enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abad92f318537c747cdc5008c86a1b021"> 2927</a></span>&#160;<span class="preprocessor">#define SVSLFP_H               (0x0008)       </span><span class="comment">/* SVS low side full performace mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acaa950bbe788cd9f026e0c528347bb4c"> 2928</a></span>&#160;<span class="preprocessor">#define SVMLOVPE_H             (0x0010)       </span><span class="comment">/* SVM low side over-voltage enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af2415df992c4d18bfe32390204549691"> 2929</a></span>&#160;<span class="preprocessor">#define SVMLE_H                (0x0040)       </span><span class="comment">/* SVM low side enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aecb1c245dbfc6a8cef2607b6ba4ecadc"> 2930</a></span>&#160;<span class="preprocessor">#define SVMLFP_H               (0x0080)       </span><span class="comment">/* SVM low side full performace mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;</div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a935df3bfa6091a7d06d6a1499b19d56c"> 2932</a></span>&#160;<span class="preprocessor">#define SVSMLRRL_0             (0x0000)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1d7c805bba3a506e22f0d3c73bc79b8e"> 2933</a></span>&#160;<span class="preprocessor">#define SVSMLRRL_1             (0x0001)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae545b647cadcce31122884a614cabb60"> 2934</a></span>&#160;<span class="preprocessor">#define SVSMLRRL_2             (0x0002)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a056c715ce8c1d74ad0f649f34d502e9f"> 2935</a></span>&#160;<span class="preprocessor">#define SVSMLRRL_3             (0x0003)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a12c8fbccd75565649f0718138de9b43b"> 2936</a></span>&#160;<span class="preprocessor">#define SVSMLRRL_4             (0x0004)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a94807059246c5bafb8a0d3b242e0965e"> 2937</a></span>&#160;<span class="preprocessor">#define SVSMLRRL_5             (0x0005)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a63814b2cb3994ca0a7445a8dee8c5acb"> 2938</a></span>&#160;<span class="preprocessor">#define SVSMLRRL_6             (0x0006)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7e469ea069fcc83fdc792a0b93ce3258"> 2939</a></span>&#160;<span class="preprocessor">#define SVSMLRRL_7             (0x0007)       </span><span class="comment">/* SVS and SVM low side Reset Release Voltage Level 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;</div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab149218315bacc49f70fedcd441a9e56"> 2941</a></span>&#160;<span class="preprocessor">#define SVSLRVL_0              (0x0000)       </span><span class="comment">/* SVS low side Reset Release Voltage Level 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3d90288ca16c739eadcc482dc3ebe039"> 2942</a></span>&#160;<span class="preprocessor">#define SVSLRVL_1              (0x0100)       </span><span class="comment">/* SVS low side Reset Release Voltage Level 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac8f25ce0faffb71b9a280540fd89bf6e"> 2943</a></span>&#160;<span class="preprocessor">#define SVSLRVL_2              (0x0200)       </span><span class="comment">/* SVS low side Reset Release Voltage Level 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa18fb066fe2044ec7a22928707543e8c"> 2944</a></span>&#160;<span class="preprocessor">#define SVSLRVL_3              (0x0300)       </span><span class="comment">/* SVS low side Reset Release Voltage Level 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="comment">/* SVSMIO Control Bits */</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9710c6e3c4d5775ced667741f84730ac"> 2947</a></span>&#160;<span class="preprocessor">#define SVMLOE                 (0x0008)       </span><span class="comment">/* SVM low side output enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a124d0fa8a5dff21efb60c0aef8112731"> 2948</a></span>&#160;<span class="preprocessor">#define SVMLVLROE              (0x0010)       </span><span class="comment">/* SVM low side voltage level reached output enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae8a62fa7e1b66ebc5b8d80dff0ec51bf"> 2949</a></span>&#160;<span class="preprocessor">#define SVMOUTPOL              (0x0020)       </span><span class="comment">/* SVMOUT pin polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a179fc93fc1d811a91b688c6d0f9d029d"> 2950</a></span>&#160;<span class="preprocessor">#define SVMHOE                 (0x0800)       </span><span class="comment">/* SVM high side output enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aed22b56524db93ecdee32d725ba71d2c"> 2951</a></span>&#160;<span class="preprocessor">#define SVMHVLROE              (0x1000)       </span><span class="comment">/* SVM high side voltage level reached output enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">/* SVSMIO Control Bits */</span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae6ac59ee9e43283b9b8901f4c8a4abc9"> 2954</a></span>&#160;<span class="preprocessor">#define SVMLOE_L               (0x0008)       </span><span class="comment">/* SVM low side output enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac7ec79fd9528868a2e24814edf4d7987"> 2955</a></span>&#160;<span class="preprocessor">#define SVMLVLROE_L            (0x0010)       </span><span class="comment">/* SVM low side voltage level reached output enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a69ca4716949e61d7e6baee265c6b2df3"> 2956</a></span>&#160;<span class="preprocessor">#define SVMOUTPOL_L            (0x0020)       </span><span class="comment">/* SVMOUT pin polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">/* SVSMIO Control Bits */</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa23be25d52fe9cdde01d872748a8dddd"> 2959</a></span>&#160;<span class="preprocessor">#define SVMHOE_H               (0x0008)       </span><span class="comment">/* SVM high side output enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8d2a2f68e79048f5b443520926599f5f"> 2960</a></span>&#160;<span class="preprocessor">#define SVMHVLROE_H            (0x0010)       </span><span class="comment">/* SVM high side voltage level reached output enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment">/* PMMIFG Control Bits */</span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc7c00658ba40ababefe276f6b0acf39"> 2963</a></span>&#160;<span class="preprocessor">#define SVSMLDLYIFG            (0x0001)       </span><span class="comment">/* SVS and SVM low side Delay expired interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0486a400b3e8d445da0fde40ab06e1cc"> 2964</a></span>&#160;<span class="preprocessor">#define SVMLIFG                (0x0002)       </span><span class="comment">/* SVM low side interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a48a0d078b02c52dafbd527557c0eee03"> 2965</a></span>&#160;<span class="preprocessor">#define SVMLVLRIFG             (0x0004)       </span><span class="comment">/* SVM low side Voltage Level Reached interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac9b13d89a153f6113310b2e67ff1fc2b"> 2966</a></span>&#160;<span class="preprocessor">#define SVSMHDLYIFG            (0x0010)       </span><span class="comment">/* SVS and SVM high side Delay expired interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa494ce65c8161aafe5beb1bad6d637f6"> 2967</a></span>&#160;<span class="preprocessor">#define SVMHIFG                (0x0020)       </span><span class="comment">/* SVM high side interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a85be8bd0bba45f27714e1745107890b6"> 2968</a></span>&#160;<span class="preprocessor">#define SVMHVLRIFG             (0x0040)       </span><span class="comment">/* SVM high side Voltage Level Reached interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a922687c524dc555a97196bfe15d87480"> 2969</a></span>&#160;<span class="preprocessor">#define PMMBORIFG              (0x0100)       </span><span class="comment">/* PMM Software BOR interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3a4f5cc3d2c07ca94f76fc8a1f3a5ee0"> 2970</a></span>&#160;<span class="preprocessor">#define PMMRSTIFG              (0x0200)       </span><span class="comment">/* PMM RESET pin interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a30419e5f57aab47772be0961ce2d7ef8"> 2971</a></span>&#160;<span class="preprocessor">#define PMMPORIFG              (0x0400)       </span><span class="comment">/* PMM Software POR interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a04a325e715ac13f501c494ceafbe7f87"> 2972</a></span>&#160;<span class="preprocessor">#define SVSHIFG                (0x1000)       </span><span class="comment">/* SVS low side interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a47f96fae6add6c73834cf9474e21d462"> 2973</a></span>&#160;<span class="preprocessor">#define SVSLIFG                (0x2000)       </span><span class="comment">/* SVS high side interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a621a9e4ea9556495805e22c0cd216ab2"> 2974</a></span>&#160;<span class="preprocessor">#define PMMLPM5IFG             (0x8000)       </span><span class="comment">/* LPM5 indication Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment">/* PMMIFG Control Bits */</span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a27b1e92a6d916f33c33cc864af410244"> 2977</a></span>&#160;<span class="preprocessor">#define SVSMLDLYIFG_L          (0x0001)       </span><span class="comment">/* SVS and SVM low side Delay expired interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a03358fd37b55b11ab8bb9487aafcf982"> 2978</a></span>&#160;<span class="preprocessor">#define SVMLIFG_L              (0x0002)       </span><span class="comment">/* SVM low side interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9527440da0c2bf41e22c32f2ba339128"> 2979</a></span>&#160;<span class="preprocessor">#define SVMLVLRIFG_L           (0x0004)       </span><span class="comment">/* SVM low side Voltage Level Reached interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afd210108fe2c8927d52e4fbe00867489"> 2980</a></span>&#160;<span class="preprocessor">#define SVSMHDLYIFG_L          (0x0010)       </span><span class="comment">/* SVS and SVM high side Delay expired interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae225b6d1e2061f02ed811cc02fe26d54"> 2981</a></span>&#160;<span class="preprocessor">#define SVMHIFG_L              (0x0020)       </span><span class="comment">/* SVM high side interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a58823671eb5413ae83d9f76c4a89dc56"> 2982</a></span>&#160;<span class="preprocessor">#define SVMHVLRIFG_L           (0x0040)       </span><span class="comment">/* SVM high side Voltage Level Reached interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="comment">/* PMMIFG Control Bits */</span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa9885927e3bcad2479d03c4d2f7d1372"> 2985</a></span>&#160;<span class="preprocessor">#define PMMBORIFG_H            (0x0001)       </span><span class="comment">/* PMM Software BOR interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaff51d0a4584279ae080d630bd2987b2"> 2986</a></span>&#160;<span class="preprocessor">#define PMMRSTIFG_H            (0x0002)       </span><span class="comment">/* PMM RESET pin interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8e827223c0ab842cdd5e27655663d71d"> 2987</a></span>&#160;<span class="preprocessor">#define PMMPORIFG_H            (0x0004)       </span><span class="comment">/* PMM Software POR interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adcbb2b8791e5e899b5a446c0bfc29c36"> 2988</a></span>&#160;<span class="preprocessor">#define SVSHIFG_H              (0x0010)       </span><span class="comment">/* SVS low side interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a900a746ddf92a6783a89faa3efa06fcb"> 2989</a></span>&#160;<span class="preprocessor">#define SVSLIFG_H              (0x0020)       </span><span class="comment">/* SVS high side interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adedfae44d9fb08ba87f07ef373f11241"> 2990</a></span>&#160;<span class="preprocessor">#define PMMLPM5IFG_H           (0x0080)       </span><span class="comment">/* LPM5 indication Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;</div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa9d34f054e756584204dafbeb3a2f4aa"> 2992</a></span>&#160;<span class="preprocessor">#define PMMRSTLPM5IFG          PMMLPM5IFG     </span><span class="comment">/* LPM5 indication Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">/* PMMIE and RESET Control Bits */</span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0869a67380bfb35fbe94f7a317556738"> 2995</a></span>&#160;<span class="preprocessor">#define SVSMLDLYIE             (0x0001)       </span><span class="comment">/* SVS and SVM low side Delay expired interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4dc7e6ea0a22ef5d91f9eb26885ebd5c"> 2996</a></span>&#160;<span class="preprocessor">#define SVMLIE                 (0x0002)       </span><span class="comment">/* SVM low side interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2dc1f3e39f957958c362384548c6e278"> 2997</a></span>&#160;<span class="preprocessor">#define SVMLVLRIE              (0x0004)       </span><span class="comment">/* SVM low side Voltage Level Reached interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6f5a2a237b6b52b0a94e92798427554d"> 2998</a></span>&#160;<span class="preprocessor">#define SVSMHDLYIE             (0x0010)       </span><span class="comment">/* SVS and SVM high side Delay expired interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad6b3c709d20b9e730dc46945f751cd2c"> 2999</a></span>&#160;<span class="preprocessor">#define SVMHIE                 (0x0020)       </span><span class="comment">/* SVM high side interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0e6ff6c838ebabe8819f2e33018b1888"> 3000</a></span>&#160;<span class="preprocessor">#define SVMHVLRIE              (0x0040)       </span><span class="comment">/* SVM high side Voltage Level Reached interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae4a451f84afdcb72a56993aeb1c00e17"> 3001</a></span>&#160;<span class="preprocessor">#define SVSLPE                 (0x0100)       </span><span class="comment">/* SVS low side POR enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8ea0d1b45887394f970a7b58960c4def"> 3002</a></span>&#160;<span class="preprocessor">#define SVMLVLRPE              (0x0200)       </span><span class="comment">/* SVM low side Voltage Level reached POR enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e1fd3337b4307cff0e8981f9e092927"> 3003</a></span>&#160;<span class="preprocessor">#define SVSHPE                 (0x1000)       </span><span class="comment">/* SVS high side POR enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac63415cc5ce8e7acc29bf5a0cb9d4544"> 3004</a></span>&#160;<span class="preprocessor">#define SVMHVLRPE              (0x2000)       </span><span class="comment">/* SVM high side Voltage Level reached POR enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="comment">/* PMMIE and RESET Control Bits */</span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8174f18c551b3901f248dabc9729ba81"> 3007</a></span>&#160;<span class="preprocessor">#define SVSMLDLYIE_L           (0x0001)       </span><span class="comment">/* SVS and SVM low side Delay expired interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7d47b2671344f25ca486a7576ff7bad1"> 3008</a></span>&#160;<span class="preprocessor">#define SVMLIE_L               (0x0002)       </span><span class="comment">/* SVM low side interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a75766c917cf049939b2557f7e1f0814d"> 3009</a></span>&#160;<span class="preprocessor">#define SVMLVLRIE_L            (0x0004)       </span><span class="comment">/* SVM low side Voltage Level Reached interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9adf143294c4c9a8ae0be82a9844c13f"> 3010</a></span>&#160;<span class="preprocessor">#define SVSMHDLYIE_L           (0x0010)       </span><span class="comment">/* SVS and SVM high side Delay expired interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5927c97ee2ed3ad3a2c2a96801bcb88b"> 3011</a></span>&#160;<span class="preprocessor">#define SVMHIE_L               (0x0020)       </span><span class="comment">/* SVM high side interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad337d1c87c8042737208df006f4d99b0"> 3012</a></span>&#160;<span class="preprocessor">#define SVMHVLRIE_L            (0x0040)       </span><span class="comment">/* SVM high side Voltage Level Reached interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="comment">/* PMMIE and RESET Control Bits */</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4803e02037ab2ce6d22e492ca0b3da69"> 3015</a></span>&#160;<span class="preprocessor">#define SVSLPE_H               (0x0001)       </span><span class="comment">/* SVS low side POR enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aedfa200c254e9398a19bd5369dde7b5a"> 3016</a></span>&#160;<span class="preprocessor">#define SVMLVLRPE_H            (0x0002)       </span><span class="comment">/* SVM low side Voltage Level reached POR enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8955881774482579ca4d5236d72f39e5"> 3017</a></span>&#160;<span class="preprocessor">#define SVSHPE_H               (0x0010)       </span><span class="comment">/* SVS high side POR enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4d584ebfb445cfc672890548b7f7feb4"> 3018</a></span>&#160;<span class="preprocessor">#define SVMHVLRPE_H            (0x0020)       </span><span class="comment">/* SVM high side Voltage Level reached POR enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="comment">/*************************************************************</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="comment">* RAM Control Module</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="comment">*************************************************************/</span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a87169d48e874683f88b21bfe97963f12"> 3023</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_RC__                     </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a60af491dc75c7973cff20fe7595bc672"> 3024</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_RC__ 0x0158</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad35c1036b7f001b47306c58a18329400"> 3025</a></span>&#160;<span class="preprocessor">#define RAM_BASE               __MSP430_BASEADDRESS_RC__</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RCCTL0);                            <span class="comment">/* Ram Controller Control Register */</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RCCTL0_L);                           <span class="comment">/* Ram Controller Control Register */</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RCCTL0_H);                           <span class="comment">/* Ram Controller Control Register */</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="comment">/* RCCTL0 Control Bits */</span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab01c628282a04d0dbd2601ec09561aad"> 3032</a></span>&#160;<span class="preprocessor">#define RCRS0OFF               (0x0001)       </span><span class="comment">/* RAM Controller RAM Sector 0 Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6368d2bf111ce0c5fae133be45f56aac"> 3033</a></span>&#160;<span class="preprocessor">#define RCRS1OFF               (0x0002)       </span><span class="comment">/* RAM Controller RAM Sector 1 Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a53035bdff0f50da15f52d3f0ae0ef85d"> 3034</a></span>&#160;<span class="preprocessor">#define RCRS2OFF               (0x0004)       </span><span class="comment">/* RAM Controller RAM Sector 2 Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a894b2921808ea325ad1b64d6737f7203"> 3035</a></span>&#160;<span class="preprocessor">#define RCRS3OFF               (0x0008)       </span><span class="comment">/* RAM Controller RAM Sector 3 Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="comment">/* RCCTL0 Control Bits */</span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaf9b31d476ac23c01e1db65b9ab8a10f"> 3038</a></span>&#160;<span class="preprocessor">#define RCRS0OFF_L             (0x0001)       </span><span class="comment">/* RAM Controller RAM Sector 0 Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a99492fc3f94c2904363263ca9c24ec65"> 3039</a></span>&#160;<span class="preprocessor">#define RCRS1OFF_L             (0x0002)       </span><span class="comment">/* RAM Controller RAM Sector 1 Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab48ac3468825070a1b798f9771f1b54b"> 3040</a></span>&#160;<span class="preprocessor">#define RCRS2OFF_L             (0x0004)       </span><span class="comment">/* RAM Controller RAM Sector 2 Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aec2e79992ae7dd953cc8bc980c866544"> 3041</a></span>&#160;<span class="preprocessor">#define RCRS3OFF_L             (0x0008)       </span><span class="comment">/* RAM Controller RAM Sector 3 Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;</div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af703840d058b4e71519269c50fc4d507"> 3043</a></span>&#160;<span class="preprocessor">#define RCKEY                  (0x5A00)</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="comment">* Shared Reference</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a33be7824eb548eaa7f087ec0d903beb8"> 3048</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_REF__                    </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a15cf257aa27a3cec2c26e1d37883e1d4"> 3049</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_REF__ 0x01B0</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a68a9869f46bbed517411c8f20c05995a"> 3050</a></span>&#160;<span class="preprocessor">#define REF_BASE               __MSP430_BASEADDRESS_REF__</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(REFCTL0);                           <span class="comment">/* REF Shared Reference control register 0 */</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(REFCTL0_L);                          <span class="comment">/* REF Shared Reference control register 0 */</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(REFCTL0_H);                          <span class="comment">/* REF Shared Reference control register 0 */</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a34aaea1d5a06d754c951bac82bb57f5c"> 3057</a></span>&#160;<span class="preprocessor">#define REFON                  (0x0001)       </span><span class="comment">/* REF Reference On */</span><span class="preprocessor"></span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad535a671a34b4e841c7f494c46e65039"> 3058</a></span>&#160;<span class="preprocessor">#define REFOUT                 (0x0002)       </span><span class="comment">/* REF Reference output Buffer On */</span><span class="preprocessor"></span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment">//#define RESERVED            (0x0004)  /* Reserved */</span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a71ca0da5a3b1bf36fb9f35139a60b052"> 3060</a></span>&#160;<span class="preprocessor">#define REFTCOFF               (0x0008)       </span><span class="comment">/* REF Temp.Sensor off */</span><span class="preprocessor"></span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adecd624280ab1d05fa09b631af4fe0ae"> 3061</a></span>&#160;<span class="preprocessor">#define REFVSEL0               (0x0010)       </span><span class="comment">/* REF Reference Voltage Level Select Bit:0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad95b8fa0a77d0e31bf3c89024c299b2b"> 3062</a></span>&#160;<span class="preprocessor">#define REFVSEL1               (0x0020)       </span><span class="comment">/* REF Reference Voltage Level Select Bit:1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* Reserved */</span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a939c039d8f255be192ce35c954d629ad"> 3064</a></span>&#160;<span class="preprocessor">#define REFMSTR                (0x0080)       </span><span class="comment">/* REF Master Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad963394541e13dd4fc0bf80a45d4b5b9"> 3065</a></span>&#160;<span class="preprocessor">#define REFGENACT              (0x0100)       </span><span class="comment">/* REF Reference generator active */</span><span class="preprocessor"></span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab8a930896d7b7d9dedd58a6362c840d2"> 3066</a></span>&#160;<span class="preprocessor">#define REFBGACT               (0x0200)       </span><span class="comment">/* REF Reference bandgap active */</span><span class="preprocessor"></span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af4c4bc332b1066052e84743fe96f431c"> 3067</a></span>&#160;<span class="preprocessor">#define REFGENBUSY             (0x0400)       </span><span class="comment">/* REF Reference generator busy */</span><span class="preprocessor"></span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5f7dbedd35c982b53fb3776e8dfac020"> 3068</a></span>&#160;<span class="preprocessor">#define BGMODE                 (0x0800)       </span><span class="comment">/* REF Bandgap mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* Reserved */</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* Reserved */</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Reserved */</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* Reserved */</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1eac0c8a61d71804f3453207ab9cf2bb"> 3075</a></span>&#160;<span class="preprocessor">#define REFON_L                (0x0001)       </span><span class="comment">/* REF Reference On */</span><span class="preprocessor"></span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a05152a8e7a4042bae246e73ef705037a"> 3076</a></span>&#160;<span class="preprocessor">#define REFOUT_L               (0x0002)       </span><span class="comment">/* REF Reference output Buffer On */</span><span class="preprocessor"></span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="comment">//#define RESERVED            (0x0004)  /* Reserved */</span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a921788b882da0f827a839e285ef76016"> 3078</a></span>&#160;<span class="preprocessor">#define REFTCOFF_L             (0x0008)       </span><span class="comment">/* REF Temp.Sensor off */</span><span class="preprocessor"></span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a67b59b613ec0fa98dfc564f136eb8aec"> 3079</a></span>&#160;<span class="preprocessor">#define REFVSEL0_L             (0x0010)       </span><span class="comment">/* REF Reference Voltage Level Select Bit:0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7b3ed4742085b77d89e210ba67637ad0"> 3080</a></span>&#160;<span class="preprocessor">#define REFVSEL1_L             (0x0020)       </span><span class="comment">/* REF Reference Voltage Level Select Bit:1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* Reserved */</span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf06dfaa7f1e24046314112d57855254"> 3082</a></span>&#160;<span class="preprocessor">#define REFMSTR_L              (0x0080)       </span><span class="comment">/* REF Master Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* Reserved */</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* Reserved */</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Reserved */</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* Reserved */</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment">/* REFCTL0 Control Bits */</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">//#define RESERVED            (0x0004)  /* Reserved */</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* Reserved */</span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1454baf8f0365a96c3495193101943e3"> 3091</a></span>&#160;<span class="preprocessor">#define REFGENACT_H            (0x0001)       </span><span class="comment">/* REF Reference generator active */</span><span class="preprocessor"></span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aedc48fcc68d28fdd678b7ec353f8a73c"> 3092</a></span>&#160;<span class="preprocessor">#define REFBGACT_H             (0x0002)       </span><span class="comment">/* REF Reference bandgap active */</span><span class="preprocessor"></span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a745c5f4212d5ef1a5f6241ca3a57be2c"> 3093</a></span>&#160;<span class="preprocessor">#define REFGENBUSY_H           (0x0004)       </span><span class="comment">/* REF Reference generator busy */</span><span class="preprocessor"></span></div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aab97508389b85513e9062f16a827eb59"> 3094</a></span>&#160;<span class="preprocessor">#define BGMODE_H               (0x0008)       </span><span class="comment">/* REF Bandgap mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* Reserved */</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* Reserved */</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* Reserved */</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* Reserved */</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;</div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a40730b1610fceefe214715737d4e79f7"> 3100</a></span>&#160;<span class="preprocessor">#define REFVSEL_0              (0x0000)       </span><span class="comment">/* REF Reference Voltage Level Select 1.5V */</span><span class="preprocessor"></span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a63bcd29b829e2b68bbf201d1e910380f"> 3101</a></span>&#160;<span class="preprocessor">#define REFVSEL_1              (0x0010)       </span><span class="comment">/* REF Reference Voltage Level Select 2.0V */</span><span class="preprocessor"></span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afacafde54c368ab048c7618191ebb27e"> 3102</a></span>&#160;<span class="preprocessor">#define REFVSEL_2              (0x0020)       </span><span class="comment">/* REF Reference Voltage Level Select 2.5V */</span><span class="preprocessor"></span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a42d145f1286120ff179881cf594cb042"> 3103</a></span>&#160;<span class="preprocessor">#define REFVSEL_3              (0x0030)       </span><span class="comment">/* REF Reference Voltage Level Select 2.5V */</span><span class="preprocessor"></span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="comment">* Real Time Clock</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a70304aa89c3addfdb921de57266ef502"> 3108</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_RTC__                    </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab84bb60643cea44655b9c5c65781fcd6"> 3109</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_RTC__ 0x04A0</span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1c8ce895795524be7626734ac1c2ca80"> 3110</a></span>&#160;<span class="preprocessor">#define RTC_A_BASE             __MSP430_BASEADDRESS_RTC__</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RTCCTL01);                          <span class="comment">/* Real Timer Control 0/1 */</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCCTL01_L);                         <span class="comment">/* Real Timer Control 0/1 */</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCCTL01_H);                         <span class="comment">/* Real Timer Control 0/1 */</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RTCCTL23);                          <span class="comment">/* Real Timer Control 2/3 */</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCCTL23_L);                         <span class="comment">/* Real Timer Control 2/3 */</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCCTL23_H);                         <span class="comment">/* Real Timer Control 2/3 */</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RTCPS0CTL);                         <span class="comment">/* Real Timer Prescale Timer 0 Control */</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCPS0CTL_L);                        <span class="comment">/* Real Timer Prescale Timer 0 Control */</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCPS0CTL_H);                        <span class="comment">/* Real Timer Prescale Timer 0 Control */</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RTCPS1CTL);                         <span class="comment">/* Real Timer Prescale Timer 1 Control */</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCPS1CTL_L);                        <span class="comment">/* Real Timer Prescale Timer 1 Control */</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCPS1CTL_H);                        <span class="comment">/* Real Timer Prescale Timer 1 Control */</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RTCPS);                             <span class="comment">/* Real Timer Prescale Timer Control */</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCPS_L);                            <span class="comment">/* Real Timer Prescale Timer Control */</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCPS_H);                            <span class="comment">/* Real Timer Prescale Timer Control */</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RTCIV);                             <span class="comment">/* Real Time Clock Interrupt Vector */</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RTCTIM0);                           <span class="comment">/* Real Time Clock Time 0 */</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCTIM0_L);                          <span class="comment">/* Real Time Clock Time 0 */</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCTIM0_H);                          <span class="comment">/* Real Time Clock Time 0 */</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RTCTIM1);                           <span class="comment">/* Real Time Clock Time 1 */</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCTIM1_L);                          <span class="comment">/* Real Time Clock Time 1 */</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCTIM1_H);                          <span class="comment">/* Real Time Clock Time 1 */</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RTCDATE);                           <span class="comment">/* Real Time Clock Date */</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCDATE_L);                          <span class="comment">/* Real Time Clock Date */</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCDATE_H);                          <span class="comment">/* Real Time Clock Date */</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RTCYEAR);                           <span class="comment">/* Real Time Clock Year */</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCYEAR_L);                          <span class="comment">/* Real Time Clock Year */</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCYEAR_H);                          <span class="comment">/* Real Time Clock Year */</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RTCAMINHR);                         <span class="comment">/* Real Time Clock Alarm Min/Hour */</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCAMINHR_L);                        <span class="comment">/* Real Time Clock Alarm Min/Hour */</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCAMINHR_H);                        <span class="comment">/* Real Time Clock Alarm Min/Hour */</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(RTCADOWDAY);                        <span class="comment">/* Real Time Clock Alarm day of week/day */</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCADOWDAY_L);                       <span class="comment">/* Real Time Clock Alarm day of week/day */</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(RTCADOWDAY_H);                       <span class="comment">/* Real Time Clock Alarm day of week/day */</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;</div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3b161c75a30b4cea5241b85be0e53ae9"> 3147</a></span>&#160;<span class="preprocessor">#define RTCCTL0                RTCCTL01_L     </span><span class="comment">/* Real Time Clock Control 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7fb57ef4ce1664374ac01b0ade542b19"> 3148</a></span>&#160;<span class="preprocessor">#define RTCCTL1                RTCCTL01_H     </span><span class="comment">/* Real Time Clock Control 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af40b6154c845f212a7bd8de83c548c30"> 3149</a></span>&#160;<span class="preprocessor">#define RTCCTL2                RTCCTL23_L     </span><span class="comment">/* Real Time Clock Control 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a82cca142f4871899036057173fafcf79"> 3150</a></span>&#160;<span class="preprocessor">#define RTCCTL3                RTCCTL23_H     </span><span class="comment">/* Real Time Clock Control 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a904f601e78ef49e1dd7cd94ca377d992"> 3151</a></span>&#160;<span class="preprocessor">#define RTCNT12                RTCTIM0</span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1a07b2c6928b0ebfabd9005833ca95d9"> 3152</a></span>&#160;<span class="preprocessor">#define RTCNT34                RTCTIM1</span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a050d2d08acb5d5b4c0a6c3f11c8b5f86"> 3153</a></span>&#160;<span class="preprocessor">#define RTCNT1                 RTCTIM0_L</span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a49466c2c7288053c30c9c12ddb754114"> 3154</a></span>&#160;<span class="preprocessor">#define RTCNT2                 RTCTIM0_H</span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6f06dd20d54303ed68c48585cdde8adb"> 3155</a></span>&#160;<span class="preprocessor">#define RTCNT3                 RTCTIM1_L</span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4073b990c512b9b2c2c59c9a57cbe39a"> 3156</a></span>&#160;<span class="preprocessor">#define RTCNT4                 RTCTIM1_H</span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af6bf21b5a694fa6902ff474b15092254"> 3157</a></span>&#160;<span class="preprocessor">#define RTCSEC                 RTCTIM0_L</span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0150d9e65ef842a5636b60239fbc936c"> 3158</a></span>&#160;<span class="preprocessor">#define RTCMIN                 RTCTIM0_H</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9bada5c628434fc86acaf3e6bee945aa"> 3159</a></span>&#160;<span class="preprocessor">#define RTCHOUR                RTCTIM1_L</span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a88bb9d5598b88ec9306fddbf48b72692"> 3160</a></span>&#160;<span class="preprocessor">#define RTCDOW                 RTCTIM1_H</span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0fcd74e19a0dbc557fea266e623e2a6a"> 3161</a></span>&#160;<span class="preprocessor">#define RTCDAY                 RTCDATE_L</span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a30a9e3e0e70e8b7fe5d6f2b27c445ec8"> 3162</a></span>&#160;<span class="preprocessor">#define RTCMON                 RTCDATE_H</span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad3232ec86753b738fc0da37ea870b486"> 3163</a></span>&#160;<span class="preprocessor">#define RTCYEARL               RTCYEAR_L</span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeeafc9319915ce334bdb03f182944cc2"> 3164</a></span>&#160;<span class="preprocessor">#define RTCYEARH               RTCYEAR_H</span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6e887956f69029530681b194cee8c263"> 3165</a></span>&#160;<span class="preprocessor">#define RT0PS                  RTCPS_L</span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af0142c5639a800931fcc7b326a494ccf"> 3166</a></span>&#160;<span class="preprocessor">#define RT1PS                  RTCPS_H</span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2179d9442fc323b80f580156a261f51a"> 3167</a></span>&#160;<span class="preprocessor">#define RTCAMIN                RTCAMINHR_L    </span><span class="comment">/* Real Time Clock Alarm Min */</span><span class="preprocessor"></span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3f994670fa3f5a4798ce9e901ed5fd72"> 3168</a></span>&#160;<span class="preprocessor">#define RTCAHOUR               RTCAMINHR_H    </span><span class="comment">/* Real Time Clock Alarm Hour */</span><span class="preprocessor"></span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a964dbe6596422ae78777e7e769c494fb"> 3169</a></span>&#160;<span class="preprocessor">#define RTCADOW                RTCADOWDAY_L   </span><span class="comment">/* Real Time Clock Alarm day of week */</span><span class="preprocessor"></span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a46047a7c32a80557bcd9146157dc8817"> 3170</a></span>&#160;<span class="preprocessor">#define RTCADAY                RTCADOWDAY_H   </span><span class="comment">/* Real Time Clock Alarm day */</span><span class="preprocessor"></span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2030a9fe75e4765abcbb0dbdd804b556"> 3173</a></span>&#160;<span class="preprocessor">#define RTCBCD                 (0x8000)       </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abb02d92660cdbd16e0808f8d14faefeb"> 3174</a></span>&#160;<span class="preprocessor">#define RTCHOLD                (0x4000)       </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8b31bcc95201a87206bca7ef40ff7c70"> 3175</a></span>&#160;<span class="preprocessor">#define RTCMODE                (0x2000)       </span><span class="comment">/* RTC Mode 0:Counter / 1: Calendar */</span><span class="preprocessor"></span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4fe04b27e6c34e304cb01369fc23b60a"> 3176</a></span>&#160;<span class="preprocessor">#define RTCRDY                 (0x1000)       </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3b14a81bfa34b1c8879f6beaa8c33fa9"> 3177</a></span>&#160;<span class="preprocessor">#define RTCSSEL1               (0x0800)       </span><span class="comment">/* RTC Source Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad85e0a74ec0b3b8bdd440d5c6c24c1da"> 3178</a></span>&#160;<span class="preprocessor">#define RTCSSEL0               (0x0400)       </span><span class="comment">/* RTC Source Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afe8bfc578c7f1beedc1888791c7f3482"> 3179</a></span>&#160;<span class="preprocessor">#define RTCTEV1                (0x0200)       </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3aebd96ae27dd3e8310dc79eac4fcec8"> 3180</a></span>&#160;<span class="preprocessor">#define RTCTEV0                (0x0100)       </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac3f6f251c8b4a00ce4f758791b85600b"> 3182</a></span>&#160;<span class="preprocessor">#define RTCTEVIE               (0x0040)       </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3f00f14a4103fd3910fa8cc6527766df"> 3183</a></span>&#160;<span class="preprocessor">#define RTCAIE                 (0x0020)       </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2b4a560a78ad909cbea5598cb6126313"> 3184</a></span>&#160;<span class="preprocessor">#define RTCRDYIE               (0x0010)       </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment">//#define Reserved          (0x0008)</span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0cbd04cd883cab2804ce24fb9fc41ab5"> 3186</a></span>&#160;<span class="preprocessor">#define RTCTEVIFG              (0x0004)       </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad186139939be7841a27151671f9bf4e5"> 3187</a></span>&#160;<span class="preprocessor">#define RTCAIFG                (0x0002)       </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7620975046d940e2b1b581dd68c19f4b"> 3188</a></span>&#160;<span class="preprocessor">#define RTCRDYIFG              (0x0001)       </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a95b460482c4fdb4d3ad4b574cb5514bc"> 3192</a></span>&#160;<span class="preprocessor">#define RTCTEVIE_L             (0x0040)       </span><span class="comment">/* RTC Time Event Interrupt Enable Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4a01d385b118428379b8463c4d2fa34a"> 3193</a></span>&#160;<span class="preprocessor">#define RTCAIE_L               (0x0020)       </span><span class="comment">/* RTC Alarm Interrupt Enable Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa7585ee841a8a6c20da80a1bea93f362"> 3194</a></span>&#160;<span class="preprocessor">#define RTCRDYIE_L             (0x0010)       </span><span class="comment">/* RTC Ready Interrupt Enable Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="comment">//#define Reserved          (0x0008)</span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a312784c65afa6eb5e9908c7202c3ab37"> 3196</a></span>&#160;<span class="preprocessor">#define RTCTEVIFG_L            (0x0004)       </span><span class="comment">/* RTC Time Event Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a716755159216bafbde6b1b1f68a2582a"> 3197</a></span>&#160;<span class="preprocessor">#define RTCAIFG_L              (0x0002)       </span><span class="comment">/* RTC Alarm Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae03c9f11aa6b2330272494f7dbf25b9c"> 3198</a></span>&#160;<span class="preprocessor">#define RTCRDYIFG_L            (0x0001)       </span><span class="comment">/* RTC Ready Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="comment">/* RTCCTL01 Control Bits */</span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aad5eed82533988992af2bb9a18fa46a4"> 3201</a></span>&#160;<span class="preprocessor">#define RTCBCD_H               (0x0080)       </span><span class="comment">/* RTC BCD  0:Binary / 1:BCD */</span><span class="preprocessor"></span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3c99106a9cf94c825c6ecd480942d980"> 3202</a></span>&#160;<span class="preprocessor">#define RTCHOLD_H              (0x0040)       </span><span class="comment">/* RTC Hold */</span><span class="preprocessor"></span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a54add47e84be1d9340d1cdcda348bb14"> 3203</a></span>&#160;<span class="preprocessor">#define RTCMODE_H              (0x0020)       </span><span class="comment">/* RTC Mode 0:Counter / 1: Calendar */</span><span class="preprocessor"></span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a42427c40d69b940b9e31d63a12697c71"> 3204</a></span>&#160;<span class="preprocessor">#define RTCRDY_H               (0x0010)       </span><span class="comment">/* RTC Ready */</span><span class="preprocessor"></span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab685d3d42fd5f30a0953667532761aaa"> 3205</a></span>&#160;<span class="preprocessor">#define RTCSSEL1_H             (0x0008)       </span><span class="comment">/* RTC Source Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a06c6267f135b76552956afedb69c0655"> 3206</a></span>&#160;<span class="preprocessor">#define RTCSSEL0_H             (0x0004)       </span><span class="comment">/* RTC Source Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a01ad04f17774da0c47ce92fa566d84f7"> 3207</a></span>&#160;<span class="preprocessor">#define RTCTEV1_H              (0x0002)       </span><span class="comment">/* RTC Time Event 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a697d112ed2ef859ccc300bc8ea3a09d6"> 3208</a></span>&#160;<span class="preprocessor">#define RTCTEV0_H              (0x0001)       </span><span class="comment">/* RTC Time Event 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment">//#define Reserved          (0x0008)</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;</div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab6a6320cae158aa043a33dcadf88b3aa"> 3212</a></span>&#160;<span class="preprocessor">#define RTCSSEL_0              (0x0000)       </span><span class="comment">/* RTC Source Select ACLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac34c2e0376b73949dbf7321b68be31eb"> 3213</a></span>&#160;<span class="preprocessor">#define RTCSSEL_1              (0x0400)       </span><span class="comment">/* RTC Source Select SMCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa24f4371c3da26cf7e8d1f7b8479c651"> 3214</a></span>&#160;<span class="preprocessor">#define RTCSSEL_2              (0x0800)       </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af071e41a65ee1b213b9cca31b07deb2b"> 3215</a></span>&#160;<span class="preprocessor">#define RTCSSEL_3              (0x0C00)       </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a66d5eff34d5d3456beeee993da4d82eb"> 3216</a></span>&#160;<span class="preprocessor">#define RTCSSEL__ACLK          (0x0000)       </span><span class="comment">/* RTC Source Select ACLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a34a0e3929ea24169aa082f851520e3ed"> 3217</a></span>&#160;<span class="preprocessor">#define RTCSSEL__SMCLK         (0x0400)       </span><span class="comment">/* RTC Source Select SMCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7a326016b1b7380bdd1bc8cd4da13d83"> 3218</a></span>&#160;<span class="preprocessor">#define RTCSSEL__RT1PS         (0x0800)       </span><span class="comment">/* RTC Source Select RT1PS */</span><span class="preprocessor"></span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a155c3f7aca7fde221f766475cd26d4e4"> 3219</a></span>&#160;<span class="preprocessor">#define RTCTEV_0               (0x0000)       </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7a1b9c88348f09cdd59890d359f0f115"> 3220</a></span>&#160;<span class="preprocessor">#define RTCTEV_1               (0x0100)       </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeaaabdf54bc6b21789def8bbfe5fef95"> 3221</a></span>&#160;<span class="preprocessor">#define RTCTEV_2               (0x0200)       </span><span class="comment">/* RTC Time Event: 2 (12:00 changed) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a153d8d015cc2396d7b081d2e0ba3bee4"> 3222</a></span>&#160;<span class="preprocessor">#define RTCTEV_3               (0x0300)       </span><span class="comment">/* RTC Time Event: 3 (00:00 changed) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aee424c44ba80d854572beb7677966244"> 3223</a></span>&#160;<span class="preprocessor">#define RTCTEV__MIN            (0x0000)       </span><span class="comment">/* RTC Time Event: 0 (Min. changed) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a44b1260136198f8e3a529eb40e1c7a91"> 3224</a></span>&#160;<span class="preprocessor">#define RTCTEV__HOUR           (0x0100)       </span><span class="comment">/* RTC Time Event: 1 (Hour changed) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5c34965599ace8aa0608d2ce49ea6086"> 3225</a></span>&#160;<span class="preprocessor">#define RTCTEV__0000           (0x0200)       </span><span class="comment">/* RTC Time Event: 2 (00:00 changed) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acd2a8fee0c47789c6237b24f7740a71e"> 3226</a></span>&#160;<span class="preprocessor">#define RTCTEV__1200           (0x0300)       </span><span class="comment">/* RTC Time Event: 3 (12:00 changed) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a31bf0dc99a1d8a5d77311fafc13f2b56"> 3229</a></span>&#160;<span class="preprocessor">#define RTCCALF1               (0x0200)       </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af5ed6b05efe5b92abd77af1f02dcd8c4"> 3230</a></span>&#160;<span class="preprocessor">#define RTCCALF0               (0x0100)       </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a997217f19beea1021bd14e220880e775"> 3231</a></span>&#160;<span class="preprocessor">#define RTCCALS                (0x0080)       </span><span class="comment">/* RTC Calibration Sign */</span><span class="preprocessor"></span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aea956a13427c2e5a10983d2aa54752d5"> 3233</a></span>&#160;<span class="preprocessor">#define RTCCAL5                (0x0020)       </span><span class="comment">/* RTC Calibration Bit 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2d08b1b702bb8329bf99e1e80486b6fa"> 3234</a></span>&#160;<span class="preprocessor">#define RTCCAL4                (0x0010)       </span><span class="comment">/* RTC Calibration Bit 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af8f1dba548663cf1a29ce25a9e3552cc"> 3235</a></span>&#160;<span class="preprocessor">#define RTCCAL3                (0x0008)       </span><span class="comment">/* RTC Calibration Bit 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a81ebf0c34c94a20be76a88fef46aa663"> 3236</a></span>&#160;<span class="preprocessor">#define RTCCAL2                (0x0004)       </span><span class="comment">/* RTC Calibration Bit 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9c0f886f4cc67e40baabaf09205f7b53"> 3237</a></span>&#160;<span class="preprocessor">#define RTCCAL1                (0x0002)       </span><span class="comment">/* RTC Calibration Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3e800bd0450f06b630baab23539a084f"> 3238</a></span>&#160;<span class="preprocessor">#define RTCCAL0                (0x0001)       </span><span class="comment">/* RTC Calibration Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aae865257e69c7f925c85dd3dff4af915"> 3241</a></span>&#160;<span class="preprocessor">#define RTCCALS_L              (0x0080)       </span><span class="comment">/* RTC Calibration Sign */</span><span class="preprocessor"></span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a34d199ca61599a7512133aca813c7fb7"> 3243</a></span>&#160;<span class="preprocessor">#define RTCCAL5_L              (0x0020)       </span><span class="comment">/* RTC Calibration Bit 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a617290fcd6763a87c1b740741ca3a46d"> 3244</a></span>&#160;<span class="preprocessor">#define RTCCAL4_L              (0x0010)       </span><span class="comment">/* RTC Calibration Bit 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a97f77f9a0460313eb046b2804ea219f3"> 3245</a></span>&#160;<span class="preprocessor">#define RTCCAL3_L              (0x0008)       </span><span class="comment">/* RTC Calibration Bit 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2b3017c4aaadab68c10174c37e631ebe"> 3246</a></span>&#160;<span class="preprocessor">#define RTCCAL2_L              (0x0004)       </span><span class="comment">/* RTC Calibration Bit 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac1622a6a7b7ebf4d6d8e449dae6c1b81"> 3247</a></span>&#160;<span class="preprocessor">#define RTCCAL1_L              (0x0002)       </span><span class="comment">/* RTC Calibration Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a95f2f00b1b7a1e3bcd180f7ca6a7f925"> 3248</a></span>&#160;<span class="preprocessor">#define RTCCAL0_L              (0x0001)       </span><span class="comment">/* RTC Calibration Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment">/* RTCCTL23 Control Bits */</span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0d5129e69d3a967f75f2c425b4af9386"> 3251</a></span>&#160;<span class="preprocessor">#define RTCCALF1_H             (0x0002)       </span><span class="comment">/* RTC Calibration Frequency Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a29ef5a9738fd75560a271aae1c5d26bd"> 3252</a></span>&#160;<span class="preprocessor">#define RTCCALF0_H             (0x0001)       </span><span class="comment">/* RTC Calibration Frequency Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;</div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abed403866d53132f688951dded9492e4"> 3255</a></span>&#160;<span class="preprocessor">#define RTCCALF_0              (0x0000)       </span><span class="comment">/* RTC Calibration Frequency: No Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a984ef4044cfd13b50cc3a58a92d03775"> 3256</a></span>&#160;<span class="preprocessor">#define RTCCALF_1              (0x0100)       </span><span class="comment">/* RTC Calibration Frequency: 512 Hz */</span><span class="preprocessor"></span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a29b61b4352caf5f00b61060e22a5176f"> 3257</a></span>&#160;<span class="preprocessor">#define RTCCALF_2              (0x0200)       </span><span class="comment">/* RTC Calibration Frequency: 256 Hz */</span><span class="preprocessor"></span></div><div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a69596bd3760b6f25332dd55314b50059"> 3258</a></span>&#160;<span class="preprocessor">#define RTCCALF_3              (0x0300)       </span><span class="comment">/* RTC Calibration Frequency: 1 Hz */</span><span class="preprocessor"></span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;</div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a84d8dd5061c60cf4ec7aaf26f45cf35a"> 3260</a></span>&#160;<span class="preprocessor">#define RTCAE                  (0x80)         </span><span class="comment">/* Real Time Clock Alarm enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">//#define Reserved          (0x8000)</span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af1d04a5c2ced392073a925a9b2fbff15"> 3264</a></span>&#160;<span class="preprocessor">#define RT0SSEL                (0x4000)       </span><span class="comment">/* RTC Prescale Timer 0 Source Select 0:ACLK / 1:SMCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1a3afe57c8a7bc2eb22be25a791c4496"> 3265</a></span>&#160;<span class="preprocessor">#define RT0PSDIV2              (0x2000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab6e12670e19e1a7837bd0860b3b5e291"> 3266</a></span>&#160;<span class="preprocessor">#define RT0PSDIV1              (0x1000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3de088fbebc81a530fab8d796e9250d9"> 3267</a></span>&#160;<span class="preprocessor">#define RT0PSDIV0              (0x0800)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment">//#define Reserved          (0x0400)</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="comment">//#define Reserved          (0x0200)</span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61643fa78e811cd97fb01a5ab3ccb0cb"> 3270</a></span>&#160;<span class="preprocessor">#define RT0PSHOLD              (0x0100)       </span><span class="comment">/* RTC Prescale Timer 0 Hold */</span><span class="preprocessor"></span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8df540a1b771cc337fad101d5e652bcc"> 3274</a></span>&#160;<span class="preprocessor">#define RT0IP2                 (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a80a624384d9c1a27789263cb91aca1ce"> 3275</a></span>&#160;<span class="preprocessor">#define RT0IP1                 (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9f3e3a68929ede6af6c884121f8af180"> 3276</a></span>&#160;<span class="preprocessor">#define RT0IP0                 (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a739b7de6c7ee2986ceb5c32e2d325dfa"> 3277</a></span>&#160;<span class="preprocessor">#define RT0PSIE                (0x0002)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a353de96b0083615a72a29bec48838c5c"> 3278</a></span>&#160;<span class="preprocessor">#define RT0PSIFG               (0x0001)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="comment">//#define Reserved          (0x8000)</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="comment">//#define Reserved          (0x0400)</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="comment">//#define Reserved          (0x0200)</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab7df5c8acbfd81e7e37f186eab096bca"> 3287</a></span>&#160;<span class="preprocessor">#define RT0IP2_L               (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1ccb8d85394bf76b6a4bef75c2add1c0"> 3288</a></span>&#160;<span class="preprocessor">#define RT0IP1_L               (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab12cd83d6c13080785cfbcfe9b0dc28a"> 3289</a></span>&#160;<span class="preprocessor">#define RT0IP0_L               (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaa7d6ff8d4649059a0246ff66a1c5b13"> 3290</a></span>&#160;<span class="preprocessor">#define RT0PSIE_L              (0x0002)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Enable Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a690db286ec3ec7f981c5ba2904aa275b"> 3291</a></span>&#160;<span class="preprocessor">#define RT0PSIFG_L             (0x0001)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="comment">/* RTCPS0CTL Control Bits */</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="comment">//#define Reserved          (0x8000)</span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5b62d0a07f3145395b0cde7ff7aa17b6"> 3295</a></span>&#160;<span class="preprocessor">#define RT0SSEL_H              (0x0040)       </span><span class="comment">/* RTC Prescale Timer 0 Source Select 0:ACLK / 1:SMCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a64094c976519a80bb4f6e44902d8c73b"> 3296</a></span>&#160;<span class="preprocessor">#define RT0PSDIV2_H            (0x0020)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab88e4a68b5c0dd88863642e2780eddbb"> 3297</a></span>&#160;<span class="preprocessor">#define RT0PSDIV1_H            (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aff0db234a17bb1a91c92cbf8684b3ade"> 3298</a></span>&#160;<span class="preprocessor">#define RT0PSDIV0_H            (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="comment">//#define Reserved          (0x0400)</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment">//#define Reserved          (0x0200)</span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a571df3df4c7c61e184f4aabffd9fe196"> 3301</a></span>&#160;<span class="preprocessor">#define RT0PSHOLD_H            (0x0001)       </span><span class="comment">/* RTC Prescale Timer 0 Hold */</span><span class="preprocessor"></span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;</div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a49b91f57249723afeff5b46124acd510"> 3306</a></span>&#160;<span class="preprocessor">#define RT0IP_0                (0x0000)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a99150fa82b59ef7f6a4001749d582034"> 3307</a></span>&#160;<span class="preprocessor">#define RT0IP_1                (0x0004)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa682448376f9bf9ba94d155af2729d5d"> 3308</a></span>&#160;<span class="preprocessor">#define RT0IP_2                (0x0008)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2d602e36864e87dbafb28882c85e7933"> 3309</a></span>&#160;<span class="preprocessor">#define RT0IP_3                (0x000C)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab6fef48e0f35ee1640149ea68dea99c0"> 3310</a></span>&#160;<span class="preprocessor">#define RT0IP_4                (0x0010)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a79aafe44119b27513e9d2e33b99d369d"> 3311</a></span>&#160;<span class="preprocessor">#define RT0IP_5                (0x0014)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a991860554488c62b6ff17762847279e0"> 3312</a></span>&#160;<span class="preprocessor">#define RT0IP_6                (0x0018)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /128 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9cc85af88552d737aeeedd1212f828d0"> 3313</a></span>&#160;<span class="preprocessor">#define RT0IP_7                (0x001C)       </span><span class="comment">/* RTC Prescale Timer 0 Interrupt Interval /256 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;</div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0c9a128f4d0a898fe83b5efe715b3134"> 3315</a></span>&#160;<span class="preprocessor">#define RT0PSDIV_0             (0x0000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb626e3791c655d645a0185e085c14a9"> 3316</a></span>&#160;<span class="preprocessor">#define RT0PSDIV_1             (0x0800)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a43c5fc6d0402ab25e0dd8e096b150532"> 3317</a></span>&#160;<span class="preprocessor">#define RT0PSDIV_2             (0x1000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9742534e2caaa594e90462fdfe220231"> 3318</a></span>&#160;<span class="preprocessor">#define RT0PSDIV_3             (0x1800)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3d641b286189c219d927b20a423e5c7e"> 3319</a></span>&#160;<span class="preprocessor">#define RT0PSDIV_4             (0x2000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7f4f558dba9fc488a1940117801605c5"> 3320</a></span>&#160;<span class="preprocessor">#define RT0PSDIV_5             (0x2800)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae8a897b9091d9b2e12366e2aff3465a5"> 3321</a></span>&#160;<span class="preprocessor">#define RT0PSDIV_6             (0x3000)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /128 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa77bee7d099ed0c205908c5d60f9a9ac"> 3322</a></span>&#160;<span class="preprocessor">#define RT0PSDIV_7             (0x3800)       </span><span class="comment">/* RTC Prescale Timer 0 Clock Divide /256 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2fc0e76f27cbe07e67206ddaaaf3ef86"> 3325</a></span>&#160;<span class="preprocessor">#define RT1SSEL1               (0x8000)       </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a064390806822b79c72d991e304c12b2f"> 3326</a></span>&#160;<span class="preprocessor">#define RT1SSEL0               (0x4000)       </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf6e66d5b0c9d8801680fdc31491ff10"> 3327</a></span>&#160;<span class="preprocessor">#define RT1PSDIV2              (0x2000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa0affe99d446cae73db6e97f41214fc9"> 3328</a></span>&#160;<span class="preprocessor">#define RT1PSDIV1              (0x1000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1d49280e57b75ea4916fb731a751dd10"> 3329</a></span>&#160;<span class="preprocessor">#define RT1PSDIV0              (0x0800)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="comment">//#define Reserved          (0x0400)</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="comment">//#define Reserved          (0x0200)</span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a87b1615f728d33617f129efde7fafe72"> 3332</a></span>&#160;<span class="preprocessor">#define RT1PSHOLD              (0x0100)       </span><span class="comment">/* RTC Prescale Timer 1 Hold */</span><span class="preprocessor"></span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3157982f465304ead10028351803a229"> 3336</a></span>&#160;<span class="preprocessor">#define RT1IP2                 (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a33268db844853c351d507192bce69115"> 3337</a></span>&#160;<span class="preprocessor">#define RT1IP1                 (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab2ce5078897e9e5742f6fb1d97e68d0f"> 3338</a></span>&#160;<span class="preprocessor">#define RT1IP0                 (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6298dd14e6cc5368f6717a8832649e0a"> 3339</a></span>&#160;<span class="preprocessor">#define RT1PSIE                (0x0002)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab0f50da5338a47ca2c58f09f6a2ec2c8"> 3340</a></span>&#160;<span class="preprocessor">#define RT1PSIFG               (0x0001)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">//#define Reserved          (0x0400)</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment">//#define Reserved          (0x0200)</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaf5b1fa50ac81d910c042fb993d9f89e"> 3348</a></span>&#160;<span class="preprocessor">#define RT1IP2_L               (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adde344bfc9ab9cee71bd7c3c1166f738"> 3349</a></span>&#160;<span class="preprocessor">#define RT1IP1_L               (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aae72b296ea33e6a93cc3c92ba9966c1b"> 3350</a></span>&#160;<span class="preprocessor">#define RT1IP0_L               (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0bc5d9e7719ed3f3f92133c8278b6a80"> 3351</a></span>&#160;<span class="preprocessor">#define RT1PSIE_L              (0x0002)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Enable Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a57fb6f392fedbd36f2e5f231beea06a1"> 3352</a></span>&#160;<span class="preprocessor">#define RT1PSIFG_L             (0x0001)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment">/* RTCPS1CTL Control Bits */</span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a841f875542f94484c4eef0b3e1d70c6d"> 3355</a></span>&#160;<span class="preprocessor">#define RT1SSEL1_H             (0x0080)       </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2f69dbed08b77fbe767d339b044c0e25"> 3356</a></span>&#160;<span class="preprocessor">#define RT1SSEL0_H             (0x0040)       </span><span class="comment">/* RTC Prescale Timer 1 Source Select Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abdfa1cca238dc01420cd59d0f7b4f496"> 3357</a></span>&#160;<span class="preprocessor">#define RT1PSDIV2_H            (0x0020)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4699a9fc246a2292fb5a79503b9b5c12"> 3358</a></span>&#160;<span class="preprocessor">#define RT1PSDIV1_H            (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad617668f653ff231e5d16ae31c2b1dcd"> 3359</a></span>&#160;<span class="preprocessor">#define RT1PSDIV0_H            (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment">//#define Reserved          (0x0400)</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment">//#define Reserved          (0x0200)</span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a890a26994f662abf4bd82c686fca4c55"> 3362</a></span>&#160;<span class="preprocessor">#define RT1PSHOLD_H            (0x0001)       </span><span class="comment">/* RTC Prescale Timer 1 Hold */</span><span class="preprocessor"></span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment">//#define Reserved          (0x0080)</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="comment">//#define Reserved          (0x0040)</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;</div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab2365b5e8b31825bc8b24206d84f5d7b"> 3367</a></span>&#160;<span class="preprocessor">#define RT1IP_0                (0x0000)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6d79f36d40336d8889d8f1d2e723477b"> 3368</a></span>&#160;<span class="preprocessor">#define RT1IP_1                (0x0004)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aed68aa96a094d209cc824f30c3f9298e"> 3369</a></span>&#160;<span class="preprocessor">#define RT1IP_2                (0x0008)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab5ea58c1f8d7f56f163aaca4cfa9b8c3"> 3370</a></span>&#160;<span class="preprocessor">#define RT1IP_3                (0x000C)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a81a79b9f3e8e73fc1df5951a48210ee1"> 3371</a></span>&#160;<span class="preprocessor">#define RT1IP_4                (0x0010)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a98475ccefdef43152a0eab0aad5b514c"> 3372</a></span>&#160;<span class="preprocessor">#define RT1IP_5                (0x0014)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adfc775ba97b610b642629f7fc112c10d"> 3373</a></span>&#160;<span class="preprocessor">#define RT1IP_6                (0x0018)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /128 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4dd97b54dd1fd4234fd3ad499521c76c"> 3374</a></span>&#160;<span class="preprocessor">#define RT1IP_7                (0x001C)       </span><span class="comment">/* RTC Prescale Timer 1 Interrupt Interval /256 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab847e5a176d751fe968e547f344a78f9"> 3376</a></span>&#160;<span class="preprocessor">#define RT1PSDIV_0             (0x0000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9546480f4400a3701a4015f1b6aa1298"> 3377</a></span>&#160;<span class="preprocessor">#define RT1PSDIV_1             (0x0800)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae530c4e7dd2929b51e19e13a9dffc68c"> 3378</a></span>&#160;<span class="preprocessor">#define RT1PSDIV_2             (0x1000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a229ddc1b2dbd80fb232c9085b086028d"> 3379</a></span>&#160;<span class="preprocessor">#define RT1PSDIV_3             (0x1800)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeb90dc960bde2ee28313779c2d4b666c"> 3380</a></span>&#160;<span class="preprocessor">#define RT1PSDIV_4             (0x2000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af2a366c0009b294187c94adf55877f4b"> 3381</a></span>&#160;<span class="preprocessor">#define RT1PSDIV_5             (0x2800)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4943894997a12483985da865e39a3aef"> 3382</a></span>&#160;<span class="preprocessor">#define RT1PSDIV_6             (0x3000)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /128 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1295941d1ad07b51681263b2cd7b83d5"> 3383</a></span>&#160;<span class="preprocessor">#define RT1PSDIV_7             (0x3800)       </span><span class="comment">/* RTC Prescale Timer 1 Clock Divide /256 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;</div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9ba0dd9a63ff9af83942d06d642544d3"> 3385</a></span>&#160;<span class="preprocessor">#define RT1SSEL_0              (0x0000)       </span><span class="comment">/* RTC Prescale Timer Source Select ACLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af02a5899ded91699c2c7ef14c7d074af"> 3386</a></span>&#160;<span class="preprocessor">#define RT1SSEL_1              (0x4000)       </span><span class="comment">/* RTC Prescale Timer Source Select SMCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ada3f15495b15e530962ec83c37cb036e"> 3387</a></span>&#160;<span class="preprocessor">#define RT1SSEL_2              (0x8000)       </span><span class="comment">/* RTC Prescale Timer Source Select RT0PS */</span><span class="preprocessor"></span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a24a7112ff7943fbcaa632c6353fab300"> 3388</a></span>&#160;<span class="preprocessor">#define RT1SSEL_3              (0xC000)       </span><span class="comment">/* RTC Prescale Timer Source Select RT0PS */</span><span class="preprocessor"></span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment">/* RTC Definitions */</span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a22d13d48cd82bde3ffdec106ac3b6856"> 3391</a></span>&#160;<span class="preprocessor">#define RTCIV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5734d7c4fc2f5654e0ec37cc29f3f227"> 3392</a></span>&#160;<span class="preprocessor">#define RTCIV_RTCRDYIFG        (0x0002)       </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1a97ba9e19816cb8644cd3381d0a4020"> 3393</a></span>&#160;<span class="preprocessor">#define RTCIV_RTCTEVIFG        (0x0004)       </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a71e95875f5aaf4f6e9930366ce5b35a8"> 3394</a></span>&#160;<span class="preprocessor">#define RTCIV_RTCAIFG          (0x0006)       </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aad2fa6290cbfd32551d75478b9fe17b4"> 3395</a></span>&#160;<span class="preprocessor">#define RTCIV_RT0PSIFG         (0x0008)       </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8f6274959c834437bc6d044213af0525"> 3396</a></span>&#160;<span class="preprocessor">#define RTCIV_RT1PSIFG         (0x000A)       </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment">/* Legacy Definitions */</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2d9736cf9a8625de2b2b4d432df7ea60"> 3399</a></span>&#160;<span class="preprocessor">#define RTC_NONE               (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#addcb9d30a1feceec836f1b4def919e62"> 3400</a></span>&#160;<span class="preprocessor">#define RTC_RTCRDYIFG          (0x0002)       </span><span class="comment">/* RTC ready: RTCRDYIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a59244f3880918d55bb07a75546a6a501"> 3401</a></span>&#160;<span class="preprocessor">#define RTC_RTCTEVIFG          (0x0004)       </span><span class="comment">/* RTC interval timer: RTCTEVIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeae074045be5962e4f297ff365fc6536"> 3402</a></span>&#160;<span class="preprocessor">#define RTC_RTCAIFG            (0x0006)       </span><span class="comment">/* RTC user alarm: RTCAIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa43fdc0a3415202cacce24eff1834c01"> 3403</a></span>&#160;<span class="preprocessor">#define RTC_RT0PSIFG           (0x0008)       </span><span class="comment">/* RTC prescaler 0: RT0PSIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7399d4125d679ac49be87ebd57948247"> 3404</a></span>&#160;<span class="preprocessor">#define RTC_RT1PSIFG           (0x000A)       </span><span class="comment">/* RTC prescaler 1: RT1PSIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;</div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adb94af1f6da18da10ce7a8481f9e9de3"> 3406</a></span>&#160;<span class="preprocessor">#define RTC_A_VECTOR           RTC_VECTOR     </span><span class="comment">/* 0xFFDC RTC */</span><span class="preprocessor"></span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="comment">* SFR - Special Function Register Module</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a35ea68e842326c521356b72efb077618"> 3411</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_SFR__                    </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a298b81709bf3150d4b2850729a885830"> 3412</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_SFR__ 0x0100</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afbdcfb6e1bf242739f1410f823aa5f62"> 3413</a></span>&#160;<span class="preprocessor">#define SFR_BASE               __MSP430_BASEADDRESS_SFR__</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SFRIE1);                            <span class="comment">/* Interrupt Enable 1 */</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SFRIE1_L);                           <span class="comment">/* Interrupt Enable 1 */</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SFRIE1_H);                           <span class="comment">/* Interrupt Enable 1 */</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="comment">/* SFRIE1 Control Bits */</span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab74209efcc9b0d273e44515c09ca9219"> 3420</a></span>&#160;<span class="preprocessor">#define WDTIE                  (0x0001)       </span><span class="comment">/* WDT Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab066cf7af33154ecefe4d60258c88819"> 3421</a></span>&#160;<span class="preprocessor">#define OFIE                   (0x0002)       </span><span class="comment">/* Osc Fault Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="comment">//#define Reserved          (0x0004)</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8d4c0233fc8e918dda795706fbdf1fb5"> 3423</a></span>&#160;<span class="preprocessor">#define VMAIE                  (0x0008)       </span><span class="comment">/* Vacant Memory Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a118048d5ce4a24dacaed04244c16a935"> 3424</a></span>&#160;<span class="preprocessor">#define NMIIE                  (0x0010)       </span><span class="comment">/* NMI Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a364f7874e198c9a39e23c5ed8167a859"> 3425</a></span>&#160;<span class="preprocessor">#define ACCVIE                 (0x0020)       </span><span class="comment">/* Flash Access Violation Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a82176a431ba3ae1b79ef5e367316409f"> 3426</a></span>&#160;<span class="preprocessor">#define JMBINIE                (0x0040)       </span><span class="comment">/* JTAG Mail Box input Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af438ec95f1dd9dee70d673cb1443fbc9"> 3427</a></span>&#160;<span class="preprocessor">#define JMBOUTIE               (0x0080)       </span><span class="comment">/* JTAG Mail Box output Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;</div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a36436a2ccfa78c9b68e181b1a231afa5"> 3429</a></span>&#160;<span class="preprocessor">#define WDTIE_L                (0x0001)       </span><span class="comment">/* WDT Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab7c3c6b51e60d8aef049136277716dd5"> 3430</a></span>&#160;<span class="preprocessor">#define OFIE_L                 (0x0002)       </span><span class="comment">/* Osc Fault Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="comment">//#define Reserved          (0x0004)</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a31e8e6c82fc78816fa0eb6cfdaa58cfc"> 3432</a></span>&#160;<span class="preprocessor">#define VMAIE_L                (0x0008)       </span><span class="comment">/* Vacant Memory Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab9e7e25df69b48df018aea3c086b8e8f"> 3433</a></span>&#160;<span class="preprocessor">#define NMIIE_L                (0x0010)       </span><span class="comment">/* NMI Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa5df48f5937a4c2f2c38b45c2295c29b"> 3434</a></span>&#160;<span class="preprocessor">#define ACCVIE_L               (0x0020)       </span><span class="comment">/* Flash Access Violation Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8ad7e4c24154ddeb50da66f7ecb48e3d"> 3435</a></span>&#160;<span class="preprocessor">#define JMBINIE_L              (0x0040)       </span><span class="comment">/* JTAG Mail Box input Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6e0eb3d84b72c6126edeb82bd5de8652"> 3436</a></span>&#160;<span class="preprocessor">#define JMBOUTIE_L             (0x0080)       </span><span class="comment">/* JTAG Mail Box output Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SFRIFG1);                           <span class="comment">/* Interrupt Flag 1 */</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SFRIFG1_L);                          <span class="comment">/* Interrupt Flag 1 */</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SFRIFG1_H);                          <span class="comment">/* Interrupt Flag 1 */</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="comment">/* SFRIFG1 Control Bits */</span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af9ed659059eee81941b3ee453c84968c"> 3442</a></span>&#160;<span class="preprocessor">#define WDTIFG                 (0x0001)       </span><span class="comment">/* WDT Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab5ea12efc56ad0fb6afcd9a6c3dd134b"> 3443</a></span>&#160;<span class="preprocessor">#define OFIFG                  (0x0002)       </span><span class="comment">/* Osc Fault Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">//#define Reserved          (0x0004)</span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a81e0b319f0d45759e0aa1f4a10f8fac5"> 3445</a></span>&#160;<span class="preprocessor">#define VMAIFG                 (0x0008)       </span><span class="comment">/* Vacant Memory Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab030e9aac536543b4d68ffa923bf7a30"> 3446</a></span>&#160;<span class="preprocessor">#define NMIIFG                 (0x0010)       </span><span class="comment">/* NMI Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aac35c554afd4aed29d9b18890d4b33fb"> 3448</a></span>&#160;<span class="preprocessor">#define JMBINIFG               (0x0040)       </span><span class="comment">/* JTAG Mail Box input Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf5d0fcabb799bc4774b7f5261812da8"> 3449</a></span>&#160;<span class="preprocessor">#define JMBOUTIFG              (0x0080)       </span><span class="comment">/* JTAG Mail Box output Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;</div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adc61fe0a1970368a90c8ccc48b3ccff5"> 3451</a></span>&#160;<span class="preprocessor">#define WDTIFG_L               (0x0001)       </span><span class="comment">/* WDT Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af2d52c21362999d6d6dc877bf35d8663"> 3452</a></span>&#160;<span class="preprocessor">#define OFIFG_L                (0x0002)       </span><span class="comment">/* Osc Fault Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="comment">//#define Reserved          (0x0004)</span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9b05971a3a9567131e6beb1a6a4eda04"> 3454</a></span>&#160;<span class="preprocessor">#define VMAIFG_L               (0x0008)       </span><span class="comment">/* Vacant Memory Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a27642a1c20a4f23538215198f774ea06"> 3455</a></span>&#160;<span class="preprocessor">#define NMIIFG_L               (0x0010)       </span><span class="comment">/* NMI Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="comment">//#define Reserved          (0x0020)</span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aedd08455635591870e6a72c543a7c4c0"> 3457</a></span>&#160;<span class="preprocessor">#define JMBINIFG_L             (0x0040)       </span><span class="comment">/* JTAG Mail Box input Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afaa7ff4c123bad10d53572e32afa2718"> 3458</a></span>&#160;<span class="preprocessor">#define JMBOUTIFG_L            (0x0080)       </span><span class="comment">/* JTAG Mail Box output Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SFRRPCR);                           <span class="comment">/* RESET Pin Control Register */</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SFRRPCR_L);                          <span class="comment">/* RESET Pin Control Register */</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SFRRPCR_H);                          <span class="comment">/* RESET Pin Control Register */</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="comment">/* SFRRPCR Control Bits */</span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aafc76cd3e63443c3a5fd18e7b33ed8b8"> 3464</a></span>&#160;<span class="preprocessor">#define SYSNMI                 (0x0001)       </span><span class="comment">/* NMI select */</span><span class="preprocessor"></span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a667c3f3d869b58df0171dbb66693bd6b"> 3465</a></span>&#160;<span class="preprocessor">#define SYSNMIIES              (0x0002)       </span><span class="comment">/* NMI edge select */</span><span class="preprocessor"></span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a10656af97e427ad597da2aabe8a6c755"> 3466</a></span>&#160;<span class="preprocessor">#define SYSRSTUP               (0x0004)       </span><span class="comment">/* RESET Pin pull down/up select */</span><span class="preprocessor"></span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a009aedc37e00666459fbcecf5dba2c6e"> 3467</a></span>&#160;<span class="preprocessor">#define SYSRSTRE               (0x0008)       </span><span class="comment">/* RESET Pin Resistor enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;</div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab4c6bd0107a98693637a1945cc2f1f0b"> 3469</a></span>&#160;<span class="preprocessor">#define SYSNMI_L               (0x0001)       </span><span class="comment">/* NMI select */</span><span class="preprocessor"></span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a80378895b885ed7ba64ed0155df87a96"> 3470</a></span>&#160;<span class="preprocessor">#define SYSNMIIES_L            (0x0002)       </span><span class="comment">/* NMI edge select */</span><span class="preprocessor"></span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab138176fe6b85905e92df6f015de01ca"> 3471</a></span>&#160;<span class="preprocessor">#define SYSRSTUP_L             (0x0004)       </span><span class="comment">/* RESET Pin pull down/up select */</span><span class="preprocessor"></span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5c10b408fce6721d4c4f588fb9df54fb"> 3472</a></span>&#160;<span class="preprocessor">#define SYSRSTRE_L             (0x0008)       </span><span class="comment">/* RESET Pin Resistor enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="comment">* SYS - System Module</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a40ca3ba0a201cd6557738304ce51b021"> 3477</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_SYS__                    </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2989463cf54b42ced1e9d0a2bd8f11ab"> 3478</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_SYS__ 0x0180</span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0da045a8f147a1dffad9df645d6f55db"> 3479</a></span>&#160;<span class="preprocessor">#define SYS_BASE               __MSP430_BASEADDRESS_SYS__</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SYSCTL);                            <span class="comment">/* System control */</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSCTL_L);                           <span class="comment">/* System control */</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSCTL_H);                           <span class="comment">/* System control */</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SYSBSLC);                           <span class="comment">/* Boot strap configuration area */</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSBSLC_L);                          <span class="comment">/* Boot strap configuration area */</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSBSLC_H);                          <span class="comment">/* Boot strap configuration area */</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SYSJMBC);                           <span class="comment">/* JTAG mailbox control */</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSJMBC_L);                          <span class="comment">/* JTAG mailbox control */</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSJMBC_H);                          <span class="comment">/* JTAG mailbox control */</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SYSJMBI0);                          <span class="comment">/* JTAG mailbox input 0 */</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSJMBI0_L);                         <span class="comment">/* JTAG mailbox input 0 */</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSJMBI0_H);                         <span class="comment">/* JTAG mailbox input 0 */</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SYSJMBI1);                          <span class="comment">/* JTAG mailbox input 1 */</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSJMBI1_L);                         <span class="comment">/* JTAG mailbox input 1 */</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSJMBI1_H);                         <span class="comment">/* JTAG mailbox input 1 */</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SYSJMBO0);                          <span class="comment">/* JTAG mailbox output 0 */</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSJMBO0_L);                         <span class="comment">/* JTAG mailbox output 0 */</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSJMBO0_H);                         <span class="comment">/* JTAG mailbox output 0 */</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SYSJMBO1);                          <span class="comment">/* JTAG mailbox output 1 */</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSJMBO1_L);                         <span class="comment">/* JTAG mailbox output 1 */</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSJMBO1_H);                         <span class="comment">/* JTAG mailbox output 1 */</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SYSBERRIV);                         <span class="comment">/* Bus Error vector generator */</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSBERRIV_L);                        <span class="comment">/* Bus Error vector generator */</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSBERRIV_H);                        <span class="comment">/* Bus Error vector generator */</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SYSUNIV);                           <span class="comment">/* User NMI vector generator */</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSUNIV_L);                          <span class="comment">/* User NMI vector generator */</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSUNIV_H);                          <span class="comment">/* User NMI vector generator */</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SYSSNIV);                           <span class="comment">/* System NMI vector generator */</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSSNIV_L);                          <span class="comment">/* System NMI vector generator */</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSSNIV_H);                          <span class="comment">/* System NMI vector generator */</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(SYSRSTIV);                          <span class="comment">/* Reset vector generator */</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSRSTIV_L);                         <span class="comment">/* Reset vector generator */</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(SYSRSTIV_H);                         <span class="comment">/* Reset vector generator */</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="comment">/* SYSCTL Control Bits */</span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4eb76842b7864e05e8f677d60931e258"> 3517</a></span>&#160;<span class="preprocessor">#define SYSRIVECT              (0x0001)       </span><span class="comment">/* SYS - RAM based interrupt vectors */</span><span class="preprocessor"></span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment">//#define RESERVED            (0x0002)  /* SYS - Reserved */</span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a27d1609a871d5a60e1e30c5d698da779"> 3519</a></span>&#160;<span class="preprocessor">#define SYSPMMPE               (0x0004)       </span><span class="comment">/* SYS - PMM access protect */</span><span class="preprocessor"></span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aabcbbe1f502c1636b0e0e51e4c3524d3"> 3521</a></span>&#160;<span class="preprocessor">#define SYSBSLIND              (0x0010)       </span><span class="comment">/* SYS - TCK/RST indication detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2585aaa2ee293d488f33c783168bc45d"> 3522</a></span>&#160;<span class="preprocessor">#define SYSJTAGPIN             (0x0020)       </span><span class="comment">/* SYS - Dedicated JTAG pins enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment">/* SYSCTL Control Bits */</span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3bfb28f112c2708086a45629cfce0ec3"> 3535</a></span>&#160;<span class="preprocessor">#define SYSRIVECT_L            (0x0001)       </span><span class="comment">/* SYS - RAM based interrupt vectors */</span><span class="preprocessor"></span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="comment">//#define RESERVED            (0x0002)  /* SYS - Reserved */</span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2a6d0b7d635972c646c4131f8c04302b"> 3537</a></span>&#160;<span class="preprocessor">#define SYSPMMPE_L             (0x0004)       </span><span class="comment">/* SYS - PMM access protect */</span><span class="preprocessor"></span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa64542ff9d89211e0f6121b239692575"> 3539</a></span>&#160;<span class="preprocessor">#define SYSBSLIND_L            (0x0010)       </span><span class="comment">/* SYS - TCK/RST indication detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6f7ae0621c87b0df028f418051ec2b99"> 3540</a></span>&#160;<span class="preprocessor">#define SYSJTAGPIN_L           (0x0020)       </span><span class="comment">/* SYS - Dedicated JTAG pins enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;</div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="comment">/* SYSBSLC Control Bits */</span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4266a4a221efef078dcd07689c9535b8"> 3553</a></span>&#160;<span class="preprocessor">#define SYSBSLSIZE0            (0x0001)       </span><span class="comment">/* SYS - BSL Protection Size 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5d49a0cf51a58454f1b3c15a83623b2e"> 3554</a></span>&#160;<span class="preprocessor">#define SYSBSLSIZE1            (0x0002)       </span><span class="comment">/* SYS - BSL Protection Size 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a071df8043bf164b240d377e6acfe06e4"> 3555</a></span>&#160;<span class="preprocessor">#define SYSBSLR                (0x0004)       </span><span class="comment">/* SYS - RAM assigned to BSL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="comment">//#define RESERVED            (0x0010)  /* SYS - Reserved */</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6a129d7a4103693cec3bd0ee9daef6f2"> 3567</a></span>&#160;<span class="preprocessor">#define SYSBSLOFF              (0x4000)       </span><span class="comment">/* SYS - BSL Memory disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9b4f66a4d099686c674cc9588843c71c"> 3568</a></span>&#160;<span class="preprocessor">#define SYSBSLPE               (0x8000)       </span><span class="comment">/* SYS - BSL Memory protection enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="comment">/* SYSBSLC Control Bits */</span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaa6ce80b0e7e2ca4bb5a45f2392db4c2"> 3571</a></span>&#160;<span class="preprocessor">#define SYSBSLSIZE0_L          (0x0001)       </span><span class="comment">/* SYS - BSL Protection Size 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a12fed764ab179801004136ba069cc4d2"> 3572</a></span>&#160;<span class="preprocessor">#define SYSBSLSIZE1_L          (0x0002)       </span><span class="comment">/* SYS - BSL Protection Size 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aea4499a21ea73758d20d76e358cc41c5"> 3573</a></span>&#160;<span class="preprocessor">#define SYSBSLR_L              (0x0004)       </span><span class="comment">/* SYS - RAM assigned to BSL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="comment">//#define RESERVED            (0x0010)  /* SYS - Reserved */</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment">/* SYSBSLC Control Bits */</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment">//#define RESERVED            (0x0008)  /* SYS - Reserved */</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment">//#define RESERVED            (0x0010)  /* SYS - Reserved */</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="comment">//#define RESERVED            (0x0040)  /* SYS - Reserved */</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment">//#define RESERVED            (0x0080)  /* SYS - Reserved */</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab768a33b5411eae552f71bd9ae97185b"> 3598</a></span>&#160;<span class="preprocessor">#define SYSBSLOFF_H            (0x0040)       </span><span class="comment">/* SYS - BSL Memory disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9cd3cf672e3ea2aea13b9b2ff30cd148"> 3599</a></span>&#160;<span class="preprocessor">#define SYSBSLPE_H             (0x0080)       </span><span class="comment">/* SYS - BSL Memory protection enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="comment">/* SYSJMBC Control Bits */</span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afef4e3b022cb5d66af65e7e025183484"> 3602</a></span>&#160;<span class="preprocessor">#define JMBIN0FG               (0x0001)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab6fb4648dd4de775646a4f0ea4daef3f"> 3603</a></span>&#160;<span class="preprocessor">#define JMBIN1FG               (0x0002)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a67bba6fe75e41c3824d0c9166c15fcb6"> 3604</a></span>&#160;<span class="preprocessor">#define JMBOUT0FG              (0x0004)       </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a518929196965c424dcf873193986f3b4"> 3605</a></span>&#160;<span class="preprocessor">#define JMBOUT1FG              (0x0008)       </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5cd7d5e854e69ea2db9ac39c2148a06f"> 3606</a></span>&#160;<span class="preprocessor">#define JMBMODE                (0x0010)       </span><span class="comment">/* SYS - JMB 16/32 Bit Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6947ab4ae35277711d7db4fcea706b0f"> 3608</a></span>&#160;<span class="preprocessor">#define JMBCLR0OFF             (0x0040)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a25f329db5b762104981e46048be11170"> 3609</a></span>&#160;<span class="preprocessor">#define JMBCLR1OFF             (0x0080)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="comment">/* SYSJMBC Control Bits */</span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a22e47470e1b8259a85ec075e8f4b5eee"> 3620</a></span>&#160;<span class="preprocessor">#define JMBIN0FG_L             (0x0001)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab72671a4300f770472444fe2f0347728"> 3621</a></span>&#160;<span class="preprocessor">#define JMBIN1FG_L             (0x0002)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a642a9bdb3907bb85c3cded68cdf58d07"> 3622</a></span>&#160;<span class="preprocessor">#define JMBOUT0FG_L            (0x0004)       </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 0 Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a802cb991cee12ba0b13886225b3657d0"> 3623</a></span>&#160;<span class="preprocessor">#define JMBOUT1FG_L            (0x0008)       </span><span class="comment">/* SYS - Outgoing JTAG Mailbox 1 Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd75c82b5cea9e368c6d948ef590dae3"> 3624</a></span>&#160;<span class="preprocessor">#define JMBMODE_L              (0x0010)       </span><span class="comment">/* SYS - JMB 16/32 Bit Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="comment">//#define RESERVED            (0x0020)  /* SYS - Reserved */</span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acd43100008baf56dca3fb1f4f6e4474b"> 3626</a></span>&#160;<span class="preprocessor">#define JMBCLR0OFF_L           (0x0040)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 0 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a830d408d5a2e1b3eaf02f487f03b748e"> 3627</a></span>&#160;<span class="preprocessor">#define JMBCLR1OFF_L           (0x0080)       </span><span class="comment">/* SYS - Incoming JTAG Mailbox 1 Flag auto-clear disalbe */</span><span class="preprocessor"></span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="comment">//#define RESERVED            (0x0100)  /* SYS - Reserved */</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="comment">//#define RESERVED            (0x0200)  /* SYS - Reserved */</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment">//#define RESERVED            (0x0400)  /* SYS - Reserved */</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="comment">//#define RESERVED            (0x0800)  /* SYS - Reserved */</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="comment">//#define RESERVED            (0x1000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="comment">//#define RESERVED            (0x2000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">//#define RESERVED            (0x4000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment">//#define RESERVED            (0x8000)  /* SYS - Reserved */</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment">/* SYSUNIV Definitions */</span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2718b741b9c6e9bbf4f9c77ccc9b7ac8"> 3639</a></span>&#160;<span class="preprocessor">#define SYSUNIV_NONE           (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a23a4c1ed90b96cf8b0133369258f00de"> 3640</a></span>&#160;<span class="preprocessor">#define SYSUNIV_NMIIFG         (0x0002)       </span><span class="comment">/* SYSUNIV : NMIIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeae1dd85120d9b8fbe8ae39142afec3c"> 3641</a></span>&#160;<span class="preprocessor">#define SYSUNIV_OFIFG          (0x0004)       </span><span class="comment">/* SYSUNIV : Osc. Fail - OFIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af5304b66f8ba206c3caba1e737aabbbd"> 3642</a></span>&#160;<span class="preprocessor">#define SYSUNIV_ACCVIFG        (0x0006)       </span><span class="comment">/* SYSUNIV : Access Violation - ACCVIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a25ea86e9d4f358dc2dfb4de8820fac93"> 3643</a></span>&#160;<span class="preprocessor">#define SYSUNIV_SYSBERRIV      (0x0008)       </span><span class="comment">/* SYSUNIV : Bus Error - SYSBERRIV */</span><span class="preprocessor"></span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="comment">/* SYSSNIV Definitions */</span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aff430a847894ca77084d8813480a1bec"> 3646</a></span>&#160;<span class="preprocessor">#define SYSSNIV_NONE           (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#accb8f47af49ebac7b05ba6511b37876e"> 3647</a></span>&#160;<span class="preprocessor">#define SYSSNIV_SVMLIFG        (0x0002)       </span><span class="comment">/* SYSSNIV : SVMLIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac2212e7b2f6e241c478a699455427561"> 3648</a></span>&#160;<span class="preprocessor">#define SYSSNIV_SVMHIFG        (0x0004)       </span><span class="comment">/* SYSSNIV : SVMHIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac231fc85254af801e9df1f515c32b16e"> 3649</a></span>&#160;<span class="preprocessor">#define SYSSNIV_DLYLIFG        (0x0006)       </span><span class="comment">/* SYSSNIV : DLYLIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab1db7e080b7703fdabdacf030e295a86"> 3650</a></span>&#160;<span class="preprocessor">#define SYSSNIV_DLYHIFG        (0x0008)       </span><span class="comment">/* SYSSNIV : DLYHIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a82d93a20b5137d5e4365512e6aa497d7"> 3651</a></span>&#160;<span class="preprocessor">#define SYSSNIV_VMAIFG         (0x000A)       </span><span class="comment">/* SYSSNIV : VMAIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0c5c86574ced3b8e2ac4ea6f89cf5b24"> 3652</a></span>&#160;<span class="preprocessor">#define SYSSNIV_JMBINIFG       (0x000C)       </span><span class="comment">/* SYSSNIV : JMBINIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae2da6ce4a5ea2e4c4b0aab016220973e"> 3653</a></span>&#160;<span class="preprocessor">#define SYSSNIV_JMBOUTIFG      (0x000E)       </span><span class="comment">/* SYSSNIV : JMBOUTIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7e3610c3d6151fe90ddf6869bc8e162b"> 3654</a></span>&#160;<span class="preprocessor">#define SYSSNIV_VLRLIFG        (0x0010)       </span><span class="comment">/* SYSSNIV : VLRLIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae89815a447dacce736d5114cff35c546"> 3655</a></span>&#160;<span class="preprocessor">#define SYSSNIV_VLRHIFG        (0x0012)       </span><span class="comment">/* SYSSNIV : VLRHIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;</div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="comment">/* SYSRSTIV Definitions */</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afee91843b82a1d9a3f55e2e6212dae9c"> 3658</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_NONE          (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#affd9dd903ff3d0173acdd69f99ca0131"> 3659</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_BOR           (0x0002)       </span><span class="comment">/* SYSRSTIV : BOR */</span><span class="preprocessor"></span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a049af8b0d7d69d6d0fa72e91c9acf788"> 3660</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_RSTNMI        (0x0004)       </span><span class="comment">/* SYSRSTIV : RST/NMI */</span><span class="preprocessor"></span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a062007a634e1376ef52ed860d952255b"> 3661</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_DOBOR         (0x0006)       </span><span class="comment">/* SYSRSTIV : Do BOR */</span><span class="preprocessor"></span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a95fcdce2f7e8b7a4662fe27c8dca5942"> 3662</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_LPM5WU        (0x0008)       </span><span class="comment">/* SYSRSTIV : Port LPM5 Wake Up */</span><span class="preprocessor"></span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0bcefd96ce31aaa909bf02bd23e67cae"> 3663</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_SECYV         (0x000A)       </span><span class="comment">/* SYSRSTIV : Security violation */</span><span class="preprocessor"></span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad7b8011078bfcea751754861087f5e8c"> 3664</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_SVSL          (0x000C)       </span><span class="comment">/* SYSRSTIV : SVSL */</span><span class="preprocessor"></span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a43e2006a6a43e72d8b52ddb4a5675760"> 3665</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_SVSH          (0x000E)       </span><span class="comment">/* SYSRSTIV : SVSH */</span><span class="preprocessor"></span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7c565df3b9b2adfe00909c94f84ed1ae"> 3666</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_SVML_OVP      (0x0010)       </span><span class="comment">/* SYSRSTIV : SVML_OVP */</span><span class="preprocessor"></span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a22d2362da276baac27ecfa7dd96ab9f7"> 3667</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_SVMH_OVP      (0x0012)       </span><span class="comment">/* SYSRSTIV : SVMH_OVP */</span><span class="preprocessor"></span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a34e04d668c13351da7180d2ab8718009"> 3668</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_DOPOR         (0x0014)       </span><span class="comment">/* SYSRSTIV : Do POR */</span><span class="preprocessor"></span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7cf8d1e50cd29094aafe7fe8a5f85d4a"> 3669</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_WDTTO         (0x0016)       </span><span class="comment">/* SYSRSTIV : WDT Time out */</span><span class="preprocessor"></span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2ad616dd5a12f61558359f92a0fb97a0"> 3670</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_WDTKEY        (0x0018)       </span><span class="comment">/* SYSRSTIV : WDTKEY violation */</span><span class="preprocessor"></span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7d8fd104cf9a1b4b5cad345770ec481d"> 3671</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_KEYV          (0x001A)       </span><span class="comment">/* SYSRSTIV : Flash Key violation */</span><span class="preprocessor"></span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aab182465cb7bb6f760cbc473552a1064"> 3672</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_PLLUL         (0x001C)       </span><span class="comment">/* SYSRSTIV : PLL unlock */</span><span class="preprocessor"></span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb124c3ad39ecac5cf7f48cfb403534e"> 3673</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_PERF          (0x001E)       </span><span class="comment">/* SYSRSTIV : peripheral/config area fetch */</span><span class="preprocessor"></span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a758b24c88c0d136e6a7a4cc23d853981"> 3674</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_PMMKEY        (0x0020)       </span><span class="comment">/* SYSRSTIV : PMMKEY violation */</span><span class="preprocessor"></span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;</div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a117fbf4fa3d6e284a41c449e372bce4a"> 3676</a></span>&#160;<span class="preprocessor">#define SYSRSTIV_PSSKEY        (0x0020)       </span><span class="comment">/* SYSRSTIV : Legacy: PMMKEY violation */</span><span class="preprocessor"></span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="comment">* Timer0_A5</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1dc373c75713a666b6ca83d13ce176b0"> 3681</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_T0A5__                   </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9f6d13728b50eaddd31e4b06aa7e8f4b"> 3682</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_T0A5__ 0x0340</span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae77c06d9966c95373a0496f3bc5e99f1"> 3683</a></span>&#160;<span class="preprocessor">#define TIMER_A0_BASE          __MSP430_BASEADDRESS_T0A5__</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0CTL);                            <span class="comment">/* Timer0_A5 Control */</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0CCTL0);                          <span class="comment">/* Timer0_A5 Capture/Compare Control 0 */</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0CCTL1);                          <span class="comment">/* Timer0_A5 Capture/Compare Control 1 */</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0CCTL2);                          <span class="comment">/* Timer0_A5 Capture/Compare Control 2 */</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0CCTL3);                          <span class="comment">/* Timer0_A5 Capture/Compare Control 3 */</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0CCTL4);                          <span class="comment">/* Timer0_A5 Capture/Compare Control 4 */</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0R);                              <span class="comment">/* Timer0_A5 */</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0CCR0);                           <span class="comment">/*   // Internal timer output (10.5 kHz) to Radio TX</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="comment">  // NOTE: SMARTF_CC430 IOCFG0 should = 0x2E. When IOCFG0 = 0x2D,</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="comment">  // asynchronous data into the radio is taken from GDO0 and not the timer.</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="comment">  TA1CCR0 = 50;</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment">  TA1CCR1 = 50;</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="comment">  TA1CCTL0 = OUTMOD_4;</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="comment">  TA1CCTL1 = OUTMOD_4;</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="comment">  TA1CTL = TASSEL__SMCLK + MC_1 + TACLR; Capture/Compare 0 */</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0CCR1);                           <span class="comment">/* Timer0_A5 Capture/Compare 1 */</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0CCR2);                           <span class="comment">/* Timer0_A5 Capture/Compare 2 */</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0CCR3);                           <span class="comment">/* Timer0_A5 Capture/Compare 3 */</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0CCR4);                           <span class="comment">/* Timer0_A5 Capture/Compare 4 */</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0IV);                             <span class="comment">/* Timer0_A5 Interrupt Vector Word */</span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA0EX0);                            <span class="comment">/* Timer0_A5 Expansion Register 0 */</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="comment">/* TAxCTL Control Bits */</span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0b0e68d18ef37d739c0e227c52628d08"> 3709</a></span>&#160;<span class="preprocessor">#define TASSEL1                (0x0200)       </span><span class="comment">/* Timer A clock source select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5c30b6b10dac8bf5dd1f6493a9462ca9"> 3710</a></span>&#160;<span class="preprocessor">#define TASSEL0                (0x0100)       </span><span class="comment">/* Timer A clock source select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae9e0e1185f86f6ae7aa50b109fc423cc"> 3711</a></span>&#160;<span class="preprocessor">#define ID1                    (0x0080)       </span><span class="comment">/* Timer A clock input divider 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a021046fa13e45fe71b336b6bb4d00853"> 3712</a></span>&#160;<span class="preprocessor">#define ID0                    (0x0040)       </span><span class="comment">/* Timer A clock input divider 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a605de8bd4c1e03b12e8acdc7f940315a"> 3713</a></span>&#160;<span class="preprocessor">#define MC1                    (0x0020)       </span><span class="comment">/* Timer A mode control 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adbabe68524253053e23c4335c4c23006"> 3714</a></span>&#160;<span class="preprocessor">#define MC0                    (0x0010)       </span><span class="comment">/* Timer A mode control 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7607a8cc10f5baee93b1238d067d6660"> 3715</a></span>&#160;<span class="preprocessor">#define TACLR                  (0x0004)       </span><span class="comment">/* Timer A counter clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a02ea12e4823f3e8d6d432b3b14a88014"> 3716</a></span>&#160;<span class="preprocessor">#define TAIE                   (0x0002)       </span><span class="comment">/* Timer A counter interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad9ab8a5f37e34bbf12c70385c51fec85"> 3717</a></span>&#160;<span class="preprocessor">#define TAIFG                  (0x0001)       </span><span class="comment">/* Timer A counter interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;</div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3b2ed176100dbd3914f8d0a6a1da50fc"> 3719</a></span>&#160;<span class="preprocessor">#define MC_0                   (0*0x10u)      </span><span class="comment">/* Timer A mode control: 0 - Stop */</span><span class="preprocessor"></span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac74d5cf24d8aeca91ba722e5229657f2"> 3720</a></span>&#160;<span class="preprocessor">#define MC_1                   (1*0x10u)      </span><span class="comment">/* Timer A mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad367be228fa82c3f35290c9141138710"> 3721</a></span>&#160;<span class="preprocessor">#define MC_2                   (2*0x10u)      </span><span class="comment">/* Timer A mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5870c8117eb8e885036a6cb254f07716"> 3722</a></span>&#160;<span class="preprocessor">#define MC_3                   (3*0x10u)      </span><span class="comment">/* Timer A mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af427c62226a83d08842f752d7a478394"> 3723</a></span>&#160;<span class="preprocessor">#define ID_0                   (0*0x40u)      </span><span class="comment">/* Timer A input divider: 0 - /1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a340ae0fcd839f336e6174c275bfca131"> 3724</a></span>&#160;<span class="preprocessor">#define ID_1                   (1*0x40u)      </span><span class="comment">/* Timer A input divider: 1 - /2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9299cab2bdde6c3c3bb272b0cb5530b5"> 3725</a></span>&#160;<span class="preprocessor">#define ID_2                   (2*0x40u)      </span><span class="comment">/* Timer A input divider: 2 - /4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a598923d302dfb7410d59cd349a022c16"> 3726</a></span>&#160;<span class="preprocessor">#define ID_3                   (3*0x40u)      </span><span class="comment">/* Timer A input divider: 3 - /8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9aaa836fa69872a02ff5ee34acc02b4b"> 3727</a></span>&#160;<span class="preprocessor">#define TASSEL_0               (0*0x100u)     </span><span class="comment">/* Timer A clock source select: 0 - TACLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a49bfbda859edc7236f16819ab9144039"> 3728</a></span>&#160;<span class="preprocessor">#define TASSEL_1               (1*0x100u)     </span><span class="comment">/* Timer A clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a486e5a5ea3e899fff65c28faf305c8c1"> 3729</a></span>&#160;<span class="preprocessor">#define TASSEL_2               (2*0x100u)     </span><span class="comment">/* Timer A clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6e36fa1ab2cf6df4d23a279e033559e7"> 3730</a></span>&#160;<span class="preprocessor">#define TASSEL_3               (3*0x100u)     </span><span class="comment">/* Timer A clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a54863c9fc1ef5c1f5a78463be763b60d"> 3731</a></span>&#160;<span class="preprocessor">#define MC__STOP               (0*0x10u)      </span><span class="comment">/* Timer A mode control: 0 - Stop */</span><span class="preprocessor"></span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a71ad6e9743ac726669082e8d0a32ab62"> 3732</a></span>&#160;<span class="preprocessor">#define MC__UP                 (1*0x10u)      </span><span class="comment">/* Timer A mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afbce775909a378317f79785d08faed79"> 3733</a></span>&#160;<span class="preprocessor">#define MC__CONTINUOUS         (2*0x10u)      </span><span class="comment">/* Timer A mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afeb5838239c020cd90d31e0429b6159e"> 3734</a></span>&#160;<span class="preprocessor">#define MC__CONTINOUS          (2*0x10u)      </span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0ccba23925ecf96b721cf5fae8e3ef90"> 3735</a></span>&#160;<span class="preprocessor">#define MC__UPDOWN             (3*0x10u)      </span><span class="comment">/* Timer A mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abc6c90c44f1d1ba635a0a99cfb1ccbb5"> 3736</a></span>&#160;<span class="preprocessor">#define ID__1                  (0*0x40u)      </span><span class="comment">/* Timer A input divider: 0 - /1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a458481f046f7f88323874b1bb416f40c"> 3737</a></span>&#160;<span class="preprocessor">#define ID__2                  (1*0x40u)      </span><span class="comment">/* Timer A input divider: 1 - /2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a86bdf84d42f0606ad81106f74c2078e2"> 3738</a></span>&#160;<span class="preprocessor">#define ID__4                  (2*0x40u)      </span><span class="comment">/* Timer A input divider: 2 - /4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a77b0534fd6be1c88d078e585c249fde0"> 3739</a></span>&#160;<span class="preprocessor">#define ID__8                  (3*0x40u)      </span><span class="comment">/* Timer A input divider: 3 - /8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa067c27543bed6e2c3d8eca00e0c27d1"> 3740</a></span>&#160;<span class="preprocessor">#define TASSEL__TACLK          (0*0x100u)     </span><span class="comment">/* Timer A clock source select: 0 - TACLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8f96332f6515bc86ed194126da7d82b9"> 3741</a></span>&#160;<span class="preprocessor">#define TASSEL__ACLK           (1*0x100u)     </span><span class="comment">/* Timer A clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afd295defc3847b9e454d1033804e1d8a"> 3742</a></span>&#160;<span class="preprocessor">#define TASSEL__SMCLK          (2*0x100u)     </span><span class="comment">/* Timer A clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a16bd0c2dcc683f59175541cc6b39addb"> 3743</a></span>&#160;<span class="preprocessor">#define TASSEL__INCLK          (3*0x100u)     </span><span class="comment">/* Timer A clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;</div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment">/* TAxCCTLx Control Bits */</span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab007bdb892562f6c5f7c4198b99caa57"> 3746</a></span>&#160;<span class="preprocessor">#define CM1                    (0x8000)       </span><span class="comment">/* Capture mode 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abb028d575f70b61a80d0e87a9f8200cf"> 3747</a></span>&#160;<span class="preprocessor">#define CM0                    (0x4000)       </span><span class="comment">/* Capture mode 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa9c8f17f2a87ad2845779b4923eaa935"> 3748</a></span>&#160;<span class="preprocessor">#define CCIS1                  (0x2000)       </span><span class="comment">/* Capture input select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4e8056d10a025188ff958a69f6917e1b"> 3749</a></span>&#160;<span class="preprocessor">#define CCIS0                  (0x1000)       </span><span class="comment">/* Capture input select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a57d06a9e6a8f5abc296f987d4552894c"> 3750</a></span>&#160;<span class="preprocessor">#define SCS                    (0x0800)       </span><span class="comment">/* Capture sychronize */</span><span class="preprocessor"></span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a88c8d8afb2796d7b1864df203e7fb5d3"> 3751</a></span>&#160;<span class="preprocessor">#define SCCI                   (0x0400)       </span><span class="comment">/* Latched capture signal (read) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3aa216f6d9b942391fc15090d23256e5"> 3752</a></span>&#160;<span class="preprocessor">#define CAP                    (0x0100)       </span><span class="comment">/* Capture mode: 1 /Compare mode : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa49d939c4ca20b7a5ee1324af8d0254a"> 3753</a></span>&#160;<span class="preprocessor">#define OUTMOD2                (0x0080)       </span><span class="comment">/* Output mode 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a08afb72e7571d1c9380175eca0a5349c"> 3754</a></span>&#160;<span class="preprocessor">#define OUTMOD1                (0x0040)       </span><span class="comment">/* Output mode 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a489b35c385ecc427fe8ed149779ff8d2"> 3755</a></span>&#160;<span class="preprocessor">#define OUTMOD0                (0x0020)       </span><span class="comment">/* Output mode 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#add8c598d5197e4a93d162b92886a4ebb"> 3756</a></span>&#160;<span class="preprocessor">#define CCIE                   (0x0010)       </span><span class="comment">/* Capture/compare interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb6b7d45cb8d55b36621b55eb3ef5d02"> 3757</a></span>&#160;<span class="preprocessor">#define CCI                    (0x0008)       </span><span class="comment">/* Capture input signal (read) */</span><span class="preprocessor"></span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aec78e7a9e90a406a56f859ee456e8eae"> 3758</a></span>&#160;<span class="preprocessor">#define OUT                    (0x0004)       </span><span class="comment">/* PWM Output signal if output mode 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1b0fda8ba947077492614595b1371c99"> 3759</a></span>&#160;<span class="preprocessor">#define COV                    (0x0002)       </span><span class="comment">/* Capture/compare overflow flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a55f8164d2f3c7c021c080c7733dd5b2c"> 3760</a></span>&#160;<span class="preprocessor">#define CCIFG                  (0x0001)       </span><span class="comment">/* Capture/compare interrupt flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;</div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab6b5a1275a8a4f3b423735be13cfd088"> 3762</a></span>&#160;<span class="preprocessor">#define OUTMOD_0               (0*0x20u)      </span><span class="comment">/* PWM output mode: 0 - output only */</span><span class="preprocessor"></span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad2569da73cf82b4b56598b4aaaaa7b65"> 3763</a></span>&#160;<span class="preprocessor">#define OUTMOD_1               (1*0x20u)      </span><span class="comment">/* PWM output mode: 1 - set */</span><span class="preprocessor"></span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0826d934613ae687a76908aef84a1e07"> 3764</a></span>&#160;<span class="preprocessor">#define OUTMOD_2               (2*0x20u)      </span><span class="comment">/* PWM output mode: 2 - PWM toggle/reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaa16e48c1b1804f8dc5a2696d4185549"> 3765</a></span>&#160;<span class="preprocessor">#define OUTMOD_3               (3*0x20u)      </span><span class="comment">/* PWM output mode: 3 - PWM set/reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7571c82b1e1603ad944f6ea1c8ef1c51"> 3766</a></span>&#160;<span class="preprocessor">#define OUTMOD_4               (4*0x20u)      </span><span class="comment">/* PWM output mode: 4 - toggle */</span><span class="preprocessor"></span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af64a3dd5ad57a9cb6b6ea631c74d77c3"> 3767</a></span>&#160;<span class="preprocessor">#define OUTMOD_5               (5*0x20u)      </span><span class="comment">/* PWM output mode: 5 - Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad1452bc24eed82a51a5d2c08563454d5"> 3768</a></span>&#160;<span class="preprocessor">#define OUTMOD_6               (6*0x20u)      </span><span class="comment">/* PWM output mode: 6 - PWM toggle/set */</span><span class="preprocessor"></span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a04e3415b67621a5ec3077e821a4767c4"> 3769</a></span>&#160;<span class="preprocessor">#define OUTMOD_7               (7*0x20u)      </span><span class="comment">/* PWM output mode: 7 - PWM reset/set */</span><span class="preprocessor"></span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9ba6a151f54a33e229f22f57bba8c7f2"> 3770</a></span>&#160;<span class="preprocessor">#define CCIS_0                 (0*0x1000u)    </span><span class="comment">/* Capture input select: 0 - CCIxA */</span><span class="preprocessor"></span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acaab9ff42b856835386744831ae42aa7"> 3771</a></span>&#160;<span class="preprocessor">#define CCIS_1                 (1*0x1000u)    </span><span class="comment">/* Capture input select: 1 - CCIxB */</span><span class="preprocessor"></span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a26c18e08c3435e4213ff28a7ec1f3f23"> 3772</a></span>&#160;<span class="preprocessor">#define CCIS_2                 (2*0x1000u)    </span><span class="comment">/* Capture input select: 2 - GND */</span><span class="preprocessor"></span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adf7be74196631e38799cdff9b8699115"> 3773</a></span>&#160;<span class="preprocessor">#define CCIS_3                 (3*0x1000u)    </span><span class="comment">/* Capture input select: 3 - Vcc */</span><span class="preprocessor"></span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae4ac4996357d9a077b9dd574bf68ce81"> 3774</a></span>&#160;<span class="preprocessor">#define CM_0                   (0*0x4000u)    </span><span class="comment">/* Capture mode: 0 - disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a87b9b380895c28ba129dcb85d222f13c"> 3775</a></span>&#160;<span class="preprocessor">#define CM_1                   (1*0x4000u)    </span><span class="comment">/* Capture mode: 1 - pos. edge */</span><span class="preprocessor"></span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2b1b82d027be49a47ecead06bf6e8750"> 3776</a></span>&#160;<span class="preprocessor">#define CM_2                   (2*0x4000u)    </span><span class="comment">/* Capture mode: 1 - neg. edge */</span><span class="preprocessor"></span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4a1110659312c37b3e6ed09d8b6d83f6"> 3777</a></span>&#160;<span class="preprocessor">#define CM_3                   (3*0x4000u)    </span><span class="comment">/* Capture mode: 1 - both edges */</span><span class="preprocessor"></span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="comment">/* TAxEX0 Control Bits */</span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af3786bb344b573190aa5cc0c0a1b7585"> 3780</a></span>&#160;<span class="preprocessor">#define TAIDEX0                (0x0001)       </span><span class="comment">/* Timer A Input divider expansion Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ace0013c244fb31847c0a9a1803158a26"> 3781</a></span>&#160;<span class="preprocessor">#define TAIDEX1                (0x0002)       </span><span class="comment">/* Timer A Input divider expansion Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abe8d4e87136e22495a49adcf875bbb0e"> 3782</a></span>&#160;<span class="preprocessor">#define TAIDEX2                (0x0004)       </span><span class="comment">/* Timer A Input divider expansion Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;</div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a873123b2d3d7922a4aeee0c0550bcfc4"> 3784</a></span>&#160;<span class="preprocessor">#define TAIDEX_0               (0*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a84f64ded9f8aa1cae18c708e1f63e286"> 3785</a></span>&#160;<span class="preprocessor">#define TAIDEX_1               (1*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae1f8014cb2b9cb1f1b26401ac9b13b47"> 3786</a></span>&#160;<span class="preprocessor">#define TAIDEX_2               (2*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5f68674f5032e454a610fc499289e9c5"> 3787</a></span>&#160;<span class="preprocessor">#define TAIDEX_3               (3*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3b8e062c74e33efe3c93f1e69c08a30c"> 3788</a></span>&#160;<span class="preprocessor">#define TAIDEX_4               (4*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa0e4eda482f0e5bd4b8eb99926c2c4cc"> 3789</a></span>&#160;<span class="preprocessor">#define TAIDEX_5               (5*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab778a02f12dd56c34da71d2696678a86"> 3790</a></span>&#160;<span class="preprocessor">#define TAIDEX_6               (6*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a99048dbdd8ae1329fd961a6bfaf85e0c"> 3791</a></span>&#160;<span class="preprocessor">#define TAIDEX_7               (7*0x0001u)    </span><span class="comment">/* Timer A Input divider expansion : /8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="comment">/* T0A5IV Definitions */</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad6afe788d7cebda4cfbf50f207487037"> 3794</a></span>&#160;<span class="preprocessor">#define TA0IV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aff7bd2e091033faa8d26821dd27777f6"> 3795</a></span>&#160;<span class="preprocessor">#define TA0IV_TACCR1           (0x0002)       </span><span class="comment">/* TA0CCR1_CCIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0a7e0e2af8cf9e20d9a0da87972ec082"> 3796</a></span>&#160;<span class="preprocessor">#define TA0IV_TACCR2           (0x0004)       </span><span class="comment">/* TA0CCR2_CCIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a24e231be356af4b07610c9123208217c"> 3797</a></span>&#160;<span class="preprocessor">#define TA0IV_TACCR3           (0x0006)       </span><span class="comment">/* TA0CCR3_CCIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9cae735d5b9999f0a380d6ad0f4ac025"> 3798</a></span>&#160;<span class="preprocessor">#define TA0IV_TACCR4           (0x0008)       </span><span class="comment">/* TA0CCR4_CCIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa975beaa40ad59b1e171681217e5b253"> 3799</a></span>&#160;<span class="preprocessor">#define TA0IV_5                (0x000A)       </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a819dc1e75a0e20f839250b9a4f0f2080"> 3800</a></span>&#160;<span class="preprocessor">#define TA0IV_6                (0x000C)       </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a678362e146d27209bbf22b43d77bb41d"> 3801</a></span>&#160;<span class="preprocessor">#define TA0IV_TAIFG            (0x000E)       </span><span class="comment">/* TA0IFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">/* Legacy Defines */</span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae63c7a3d8e852c43a5c1a76837c95760"> 3804</a></span>&#160;<span class="preprocessor">#define TA0IV_TA0CCR1          (0x0002)       </span><span class="comment">/* TA0CCR1_CCIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a96c724c39aecdb8a867ee2f5837c7ae9"> 3805</a></span>&#160;<span class="preprocessor">#define TA0IV_TA0CCR2          (0x0004)       </span><span class="comment">/* TA0CCR2_CCIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf43bf8a8710cf9e69156c9009955b90"> 3806</a></span>&#160;<span class="preprocessor">#define TA0IV_TA0CCR3          (0x0006)       </span><span class="comment">/* TA0CCR3_CCIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aed84e4136464a88ad5f5c93353157eea"> 3807</a></span>&#160;<span class="preprocessor">#define TA0IV_TA0CCR4          (0x0008)       </span><span class="comment">/* TA0CCR4_CCIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a867c8a7a077b06a0c6e397276621fbd2"> 3808</a></span>&#160;<span class="preprocessor">#define TA0IV_TA0IFG           (0x000E)       </span><span class="comment">/* TA0IFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="comment">* Timer1_A3</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a64a09533088e2aef73ae8f0489429c55"> 3813</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_T1A3__                   </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a43908a9130aec2228deec11150181a8b"> 3814</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_T1A3__ 0x0380</span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aec263795fe53ff1b8ed4d03b8530c163"> 3815</a></span>&#160;<span class="preprocessor">#define TIMER_A1_BASE          __MSP430_BASEADDRESS_T1A3__</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA1CTL);                            <span class="comment">/* Timer1_A3 Control */</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA1CCTL0);                          <span class="comment">/* Timer1_A3 Capture/Compare Control 0 */</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA1CCTL1);                          <span class="comment">/* Timer1_A3 Capture/Compare Control 1 */</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA1CCTL2);                          <span class="comment">/* Timer1_A3 Capture/Compare Control 2 */</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA1R);                              <span class="comment">/* Timer1_A3 */</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA1CCR0);                           <span class="comment">/* Timer1_A3 Capture/Compare 0 */</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA1CCR1);                           <span class="comment">/* Timer1_A3 Capture/Compare 1 */</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA1CCR2);                           <span class="comment">/* Timer1_A3 Capture/Compare 2 */</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA1IV);                             <span class="comment">/* Timer1_A3 Interrupt Vector Word */</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(TA1EX0);                            <span class="comment">/* Timer1_A3 Expansion Register 0 */</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;</div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="comment">/* Bits are already defined within the Timer0_Ax */</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="comment">/* TA1IV Definitions */</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad54b0d94543db70849ea0dc9331e3ac3"> 3831</a></span>&#160;<span class="preprocessor">#define TA1IV_NONE             (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a468f612ca59c2965d70bc1994d336e76"> 3832</a></span>&#160;<span class="preprocessor">#define TA1IV_TACCR1           (0x0002)       </span><span class="comment">/* TA1CCR1_CCIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a873f153c00832fcacaed223bdcf0bfcd"> 3833</a></span>&#160;<span class="preprocessor">#define TA1IV_TACCR2           (0x0004)       </span><span class="comment">/* TA1CCR2_CCIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af38d38b0a4f4637b7f1884af65617a10"> 3834</a></span>&#160;<span class="preprocessor">#define TA1IV_3                (0x0006)       </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5f03fad5214f209c46fc7375a5b40336"> 3835</a></span>&#160;<span class="preprocessor">#define TA1IV_4                (0x0008)       </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab86b4fd5be52c5dbf130d1598df5faf5"> 3836</a></span>&#160;<span class="preprocessor">#define TA1IV_5                (0x000A)       </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac2c5880539893105801446c12038cbb5"> 3837</a></span>&#160;<span class="preprocessor">#define TA1IV_6                (0x000C)       </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a07776d39d4c09a2cb969bdde09299022"> 3838</a></span>&#160;<span class="preprocessor">#define TA1IV_TAIFG            (0x000E)       </span><span class="comment">/* TA1IFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="comment">/* Legacy Defines */</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae6085144f67f5cfbaea65cd56bce7d0b"> 3841</a></span>&#160;<span class="preprocessor">#define TA1IV_TA1CCR1          (0x0002)       </span><span class="comment">/* TA1CCR1_CCIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac531ca0b3603ccd4ae3185c3a0328542"> 3842</a></span>&#160;<span class="preprocessor">#define TA1IV_TA1CCR2          (0x0004)       </span><span class="comment">/* TA1CCR2_CCIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1a387627afb166d0133716c581899db1"> 3843</a></span>&#160;<span class="preprocessor">#define TA1IV_TA1IFG           (0x000E)       </span><span class="comment">/* TA1IFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="comment">* UNIFIED CLOCK SYSTEM FOR Radio Devices</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a165b9f7f433d78d1e6fd8561daf78eea"> 3848</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_UCS_RF__                 </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5c70bcb5ca52409708c118194d951e7b"> 3849</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_UCS_RF__ 0x0160</span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9975162485cdeab65e32f5531762c5a2"> 3850</a></span>&#160;<span class="preprocessor">#define UCS_BASE               __MSP430_BASEADDRESS_UCS_RF__</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCSCTL0);                           <span class="comment">/* UCS Control Register 0 */</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL0_L);                          <span class="comment">/* UCS Control Register 0 */</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL0_H);                          <span class="comment">/* UCS Control Register 0 */</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCSCTL1);                           <span class="comment">/* UCS Control Register 1 */</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL1_L);                          <span class="comment">/* UCS Control Register 1 */</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL1_H);                          <span class="comment">/* UCS Control Register 1 */</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCSCTL2);                           <span class="comment">/* UCS Control Register 2 */</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL2_L);                          <span class="comment">/* UCS Control Register 2 */</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL2_H);                          <span class="comment">/* UCS Control Register 2 */</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCSCTL3);                           <span class="comment">/* UCS Control Register 3 */</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL3_L);                          <span class="comment">/* UCS Control Register 3 */</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL3_H);                          <span class="comment">/* UCS Control Register 3 */</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCSCTL4);                           <span class="comment">/* UCS Control Register 4 */</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL4_L);                          <span class="comment">/* UCS Control Register 4 */</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL4_H);                          <span class="comment">/* UCS Control Register 4 */</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCSCTL5);                           <span class="comment">/* UCS Control Register 5 */</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL5_L);                          <span class="comment">/* UCS Control Register 5 */</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL5_H);                          <span class="comment">/* UCS Control Register 5 */</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCSCTL6);                           <span class="comment">/* UCS Control Register 6 */</span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL6_L);                          <span class="comment">/* UCS Control Register 6 */</span></div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL6_H);                          <span class="comment">/* UCS Control Register 6 */</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCSCTL7);                           <span class="comment">/* UCS Control Register 7 */</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL7_L);                          <span class="comment">/* UCS Control Register 7 */</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL7_H);                          <span class="comment">/* UCS Control Register 7 */</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCSCTL8);                           <span class="comment">/* UCS Control Register 8 */</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL8_L);                          <span class="comment">/* UCS Control Register 8 */</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCSCTL8_H);                          <span class="comment">/* UCS Control Register 8 */</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="comment">/* UCSCTL0 Control Bits */</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment">//#define RESERVED            (0x0001)    /* RESERVED */</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="comment">//#define RESERVED            (0x0002)    /* RESERVED */</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa6841fd8ebf7a101e19770ce291d29c6"> 3884</a></span>&#160;<span class="preprocessor">#define MOD0                   (0x0008)       </span><span class="comment">/* Modulation Bit Counter Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a131b8ec0eafe940883a970ec3dd858f8"> 3885</a></span>&#160;<span class="preprocessor">#define MOD1                   (0x0010)       </span><span class="comment">/* Modulation Bit Counter Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a073641ab15479d8a7c1ee16a3c394026"> 3886</a></span>&#160;<span class="preprocessor">#define MOD2                   (0x0020)       </span><span class="comment">/* Modulation Bit Counter Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a658a9b8b2571f02b378c843bd8d6f974"> 3887</a></span>&#160;<span class="preprocessor">#define MOD3                   (0x0040)       </span><span class="comment">/* Modulation Bit Counter Bit : 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad56ff58c02d22dac36a4c6f0ed657294"> 3888</a></span>&#160;<span class="preprocessor">#define MOD4                   (0x0080)       </span><span class="comment">/* Modulation Bit Counter Bit : 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af33b2cac857379362f8b4fbef18ff2f1"> 3889</a></span>&#160;<span class="preprocessor">#define DCO0                   (0x0100)       </span><span class="comment">/* DCO TAP Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a76b93b1478111cd8d61037f08fd58399"> 3890</a></span>&#160;<span class="preprocessor">#define DCO1                   (0x0200)       </span><span class="comment">/* DCO TAP Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61ab4cfee86ead437724cd439b2dff63"> 3891</a></span>&#160;<span class="preprocessor">#define DCO2                   (0x0400)       </span><span class="comment">/* DCO TAP Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a474b9e10a36defcdb96ea80572fc05ec"> 3892</a></span>&#160;<span class="preprocessor">#define DCO3                   (0x0800)       </span><span class="comment">/* DCO TAP Bit : 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3e6224a319b75b29d2767199a5b42611"> 3893</a></span>&#160;<span class="preprocessor">#define DCO4                   (0x1000)       </span><span class="comment">/* DCO TAP Bit : 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="comment">/* UCSCTL0 Control Bits */</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="comment">//#define RESERVED            (0x0001)    /* RESERVED */</span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="comment">//#define RESERVED            (0x0002)    /* RESERVED */</span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afc2e36c50f4ab3cbb9151126f5b48b82"> 3902</a></span>&#160;<span class="preprocessor">#define MOD0_L                 (0x0008)       </span><span class="comment">/* Modulation Bit Counter Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a144ef178c3358e23773c3647eab88297"> 3903</a></span>&#160;<span class="preprocessor">#define MOD1_L                 (0x0010)       </span><span class="comment">/* Modulation Bit Counter Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3ddc436811ff85026e8bf332fb1f8891"> 3904</a></span>&#160;<span class="preprocessor">#define MOD2_L                 (0x0020)       </span><span class="comment">/* Modulation Bit Counter Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a768ff84c752d9b3ec6a24d914a6210d1"> 3905</a></span>&#160;<span class="preprocessor">#define MOD3_L                 (0x0040)       </span><span class="comment">/* Modulation Bit Counter Bit : 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac653f286d287dbcbec466d1c2a64c63f"> 3906</a></span>&#160;<span class="preprocessor">#define MOD4_L                 (0x0080)       </span><span class="comment">/* Modulation Bit Counter Bit : 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="comment">/* UCSCTL0 Control Bits */</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="comment">//#define RESERVED            (0x0001)    /* RESERVED */</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="comment">//#define RESERVED            (0x0002)    /* RESERVED */</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a200fea723ed61c43bb8c79fde77b4b22"> 3915</a></span>&#160;<span class="preprocessor">#define DCO0_H                 (0x0001)       </span><span class="comment">/* DCO TAP Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a02240873bd83279a28188482c2e03862"> 3916</a></span>&#160;<span class="preprocessor">#define DCO1_H                 (0x0002)       </span><span class="comment">/* DCO TAP Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a55e4bd02037e8340ebf6b7010d0b784c"> 3917</a></span>&#160;<span class="preprocessor">#define DCO2_H                 (0x0004)       </span><span class="comment">/* DCO TAP Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a81f9044fed2703dbe9c64766ace455e8"> 3918</a></span>&#160;<span class="preprocessor">#define DCO3_H                 (0x0008)       </span><span class="comment">/* DCO TAP Bit : 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad5ad0b74e20625f4a1586259744b7e83"> 3919</a></span>&#160;<span class="preprocessor">#define DCO4_H                 (0x0010)       </span><span class="comment">/* DCO TAP Bit : 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="comment">/* UCSCTL1 Control Bits */</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abe588aa78592d650bdd500d5f595f35e"> 3925</a></span>&#160;<span class="preprocessor">#define DISMOD                 (0x0001)       </span><span class="comment">/* Disable Modulation */</span><span class="preprocessor"></span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="comment">//#define RESERVED            (0x0002)    /* RESERVED */</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acd76f2787c12440efe969c58c34ff6fb"> 3929</a></span>&#160;<span class="preprocessor">#define DCORSEL0               (0x0010)       </span><span class="comment">/* DCO Freq. Range Select Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae13aa29a685cf337f5bfd541741345a3"> 3930</a></span>&#160;<span class="preprocessor">#define DCORSEL1               (0x0020)       </span><span class="comment">/* DCO Freq. Range Select Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5447bb30fb3ade5ab68f2af6294cc10d"> 3931</a></span>&#160;<span class="preprocessor">#define DCORSEL2               (0x0040)       </span><span class="comment">/* DCO Freq. Range Select Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment">/* UCSCTL1 Control Bits */</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7a015397da65926ba20311aede464b8f"> 3943</a></span>&#160;<span class="preprocessor">#define DISMOD_L               (0x0001)       </span><span class="comment">/* Disable Modulation */</span><span class="preprocessor"></span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="comment">//#define RESERVED            (0x0002)    /* RESERVED */</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="comment">//#define RESERVED            (0x0004)    /* RESERVED */</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa013e3e90572a0be0922d7231847b2f1"> 3947</a></span>&#160;<span class="preprocessor">#define DCORSEL0_L             (0x0010)       </span><span class="comment">/* DCO Freq. Range Select Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61f4e54d89e6ed2daad21c47490b6535"> 3948</a></span>&#160;<span class="preprocessor">#define DCORSEL1_L             (0x0020)       </span><span class="comment">/* DCO Freq. Range Select Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a678bc564a1b6b61b7df56cb2a5ecb1d8"> 3949</a></span>&#160;<span class="preprocessor">#define DCORSEL2_L             (0x0040)       </span><span class="comment">/* DCO Freq. Range Select Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;</div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad39b3e0efab0a6de012f7135f20d82e5"> 3960</a></span>&#160;<span class="preprocessor">#define DCORSEL_0              (0x0000)       </span><span class="comment">/* DCO RSEL 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0954ee50a12fc6bb455478c5c6737538"> 3961</a></span>&#160;<span class="preprocessor">#define DCORSEL_1              (0x0010)       </span><span class="comment">/* DCO RSEL 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aea8369c4d72a447c6f942395e9406e16"> 3962</a></span>&#160;<span class="preprocessor">#define DCORSEL_2              (0x0020)       </span><span class="comment">/* DCO RSEL 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8e4a232d5e2644cd265f9544d5201f8b"> 3963</a></span>&#160;<span class="preprocessor">#define DCORSEL_3              (0x0030)       </span><span class="comment">/* DCO RSEL 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7c0b79c0f9614da8ca208ae40f4e497a"> 3964</a></span>&#160;<span class="preprocessor">#define DCORSEL_4              (0x0040)       </span><span class="comment">/* DCO RSEL 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad88f4de36a586549bb0bf82a4a40b4de"> 3965</a></span>&#160;<span class="preprocessor">#define DCORSEL_5              (0x0050)       </span><span class="comment">/* DCO RSEL 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a781bb88197645c64ca220b7055ca9d63"> 3966</a></span>&#160;<span class="preprocessor">#define DCORSEL_6              (0x0060)       </span><span class="comment">/* DCO RSEL 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7c136c86c8f263de6df998230e5b3bb3"> 3967</a></span>&#160;<span class="preprocessor">#define DCORSEL_7              (0x0070)       </span><span class="comment">/* DCO RSEL 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;</div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="comment">/* UCSCTL2 Control Bits */</span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a83f8a7563be90f026d75477b2a85a83f"> 3970</a></span>&#160;<span class="preprocessor">#define FLLN0                  (0x0001)       </span><span class="comment">/* FLL Multipier Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aafc9c1ae2216e69da4d99b28fc488b70"> 3971</a></span>&#160;<span class="preprocessor">#define FLLN1                  (0x0002)       </span><span class="comment">/* FLL Multipier Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aef1d62fb7690a2b32e14f8d2ea686d6a"> 3972</a></span>&#160;<span class="preprocessor">#define FLLN2                  (0x0004)       </span><span class="comment">/* FLL Multipier Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae6fdd2810b8c154408279a19c9e1221b"> 3973</a></span>&#160;<span class="preprocessor">#define FLLN3                  (0x0008)       </span><span class="comment">/* FLL Multipier Bit : 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acbc8e0eb51d3f0c1e921b00e19f91e21"> 3974</a></span>&#160;<span class="preprocessor">#define FLLN4                  (0x0010)       </span><span class="comment">/* FLL Multipier Bit : 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7c31084070e068eae7ea991f25b80a7b"> 3975</a></span>&#160;<span class="preprocessor">#define FLLN5                  (0x0020)       </span><span class="comment">/* FLL Multipier Bit : 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a80fc11af38a090755b1f4d8ad61a5830"> 3976</a></span>&#160;<span class="preprocessor">#define FLLN6                  (0x0040)       </span><span class="comment">/* FLL Multipier Bit : 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad48321b0df97e4f6aa210771a329d541"> 3977</a></span>&#160;<span class="preprocessor">#define FLLN7                  (0x0080)       </span><span class="comment">/* FLL Multipier Bit : 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a053959ae5c821266187a8d6bae72fd27"> 3978</a></span>&#160;<span class="preprocessor">#define FLLN8                  (0x0100)       </span><span class="comment">/* FLL Multipier Bit : 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab8808d58e5b1b74dc391af2508165d21"> 3979</a></span>&#160;<span class="preprocessor">#define FLLN9                  (0x0200)       </span><span class="comment">/* FLL Multipier Bit : 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a59e7059b414afe00219cce3f48411a16"> 3982</a></span>&#160;<span class="preprocessor">#define FLLD0                  (0x1000)       </span><span class="comment">/* Loop Divider Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8a46178ff18e1f41296f762787a41b04"> 3983</a></span>&#160;<span class="preprocessor">#define FLLD1                  (0x2000)       </span><span class="comment">/* Loop Divider Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb1dd1799c4fcece2fca8ec058e4011c"> 3984</a></span>&#160;<span class="preprocessor">#define FLLD2                  (0x4000)       </span><span class="comment">/* Loop Divider Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="comment">/* UCSCTL2 Control Bits */</span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac53c3852ddc7bd6d235fd63339395999"> 3988</a></span>&#160;<span class="preprocessor">#define FLLN0_L                (0x0001)       </span><span class="comment">/* FLL Multipier Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a989e79e481f68f90fea9e854e67fe041"> 3989</a></span>&#160;<span class="preprocessor">#define FLLN1_L                (0x0002)       </span><span class="comment">/* FLL Multipier Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab89fb942c466eaa20231f6e45d5678ba"> 3990</a></span>&#160;<span class="preprocessor">#define FLLN2_L                (0x0004)       </span><span class="comment">/* FLL Multipier Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7917ee327a1d6cee494539de54a909af"> 3991</a></span>&#160;<span class="preprocessor">#define FLLN3_L                (0x0008)       </span><span class="comment">/* FLL Multipier Bit : 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1d04af3aa8572acb4e868855e141a1b0"> 3992</a></span>&#160;<span class="preprocessor">#define FLLN4_L                (0x0010)       </span><span class="comment">/* FLL Multipier Bit : 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adabe4ca9abc38f9ce8b7475047ad8fae"> 3993</a></span>&#160;<span class="preprocessor">#define FLLN5_L                (0x0020)       </span><span class="comment">/* FLL Multipier Bit : 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac1218a65cf206fdcab924f1e92cf6970"> 3994</a></span>&#160;<span class="preprocessor">#define FLLN6_L                (0x0040)       </span><span class="comment">/* FLL Multipier Bit : 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a20cc8e5845c92ce5b9d13369bd363f47"> 3995</a></span>&#160;<span class="preprocessor">#define FLLN7_L                (0x0080)       </span><span class="comment">/* FLL Multipier Bit : 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="comment">/* UCSCTL2 Control Bits */</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad4c9a9b0e915edc9db0be020a3487101"> 4001</a></span>&#160;<span class="preprocessor">#define FLLN8_H                (0x0001)       </span><span class="comment">/* FLL Multipier Bit : 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aabc706ad46d95e2c0c28a0c471155a6f"> 4002</a></span>&#160;<span class="preprocessor">#define FLLN9_H                (0x0002)       </span><span class="comment">/* FLL Multipier Bit : 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a732197425a59036e2cf3e8dfce4f1a75"> 4005</a></span>&#160;<span class="preprocessor">#define FLLD0_H                (0x0010)       </span><span class="comment">/* Loop Divider Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5204b74994c52be76fc0196deaf55605"> 4006</a></span>&#160;<span class="preprocessor">#define FLLD1_H                (0x0020)       </span><span class="comment">/* Loop Divider Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad1815f901bc632e18fde84033192e51b"> 4007</a></span>&#160;<span class="preprocessor">#define FLLD2_H                (0x0040)       </span><span class="comment">/* Loop Divider Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;</div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aba0723b9ead8e26b058f5d76a98b6b6c"> 4010</a></span>&#160;<span class="preprocessor">#define FLLD_0                 (0x0000)       </span><span class="comment">/* Multiply Selected Loop Freq. 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf33051f92c91d200055896dedb081b8"> 4011</a></span>&#160;<span class="preprocessor">#define FLLD_1                 (0x1000)       </span><span class="comment">/* Multiply Selected Loop Freq. 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a46e86b1c895620b9af8e8c97c682a9b5"> 4012</a></span>&#160;<span class="preprocessor">#define FLLD_2                 (0x2000)       </span><span class="comment">/* Multiply Selected Loop Freq. 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa39f27ca2827c57b192416a46934322a"> 4013</a></span>&#160;<span class="preprocessor">#define FLLD_3                 (0x3000)       </span><span class="comment">/* Multiply Selected Loop Freq. 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a45468931b548591bb00ab97ddf6d18b8"> 4014</a></span>&#160;<span class="preprocessor">#define FLLD_4                 (0x4000)       </span><span class="comment">/* Multiply Selected Loop Freq. 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5d870b42e3d902db15e50303e587e4ea"> 4015</a></span>&#160;<span class="preprocessor">#define FLLD_5                 (0x5000)       </span><span class="comment">/* Multiply Selected Loop Freq. 32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa5b638028f3e3de275665606f1ad1483"> 4016</a></span>&#160;<span class="preprocessor">#define FLLD_6                 (0x6000)       </span><span class="comment">/* Multiply Selected Loop Freq. 32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0fb677769ec8963d83d21a16b90bb7a3"> 4017</a></span>&#160;<span class="preprocessor">#define FLLD_7                 (0x7000)       </span><span class="comment">/* Multiply Selected Loop Freq. 32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adf07dfb8409fc019008208a9d5379d40"> 4018</a></span>&#160;<span class="preprocessor">#define FLLD__1                (0x0000)       </span><span class="comment">/* Multiply Selected Loop Freq. By 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#add35074092e3d763be61638076835d0e"> 4019</a></span>&#160;<span class="preprocessor">#define FLLD__2                (0x1000)       </span><span class="comment">/* Multiply Selected Loop Freq. By 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a05cfae6fab58e8107668acd26515efe3"> 4020</a></span>&#160;<span class="preprocessor">#define FLLD__4                (0x2000)       </span><span class="comment">/* Multiply Selected Loop Freq. By 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac63ea08e013e6c670a5c796e6fbd8a68"> 4021</a></span>&#160;<span class="preprocessor">#define FLLD__8                (0x3000)       </span><span class="comment">/* Multiply Selected Loop Freq. By 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a97e4fa65cc7a773fcd497fbadaae4ffa"> 4022</a></span>&#160;<span class="preprocessor">#define FLLD__16               (0x4000)       </span><span class="comment">/* Multiply Selected Loop Freq. By 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a45a756ff34963db724bf4c169dfcb8fe"> 4023</a></span>&#160;<span class="preprocessor">#define FLLD__32               (0x5000)       </span><span class="comment">/* Multiply Selected Loop Freq. By 32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="comment">/* UCSCTL3 Control Bits */</span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5d66cd6257a615999b7975596c210550"> 4026</a></span>&#160;<span class="preprocessor">#define FLLREFDIV0             (0x0001)       </span><span class="comment">/* Reference Divider Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a65c5a8933978b3d0de5b49b1ddbb3d0e"> 4027</a></span>&#160;<span class="preprocessor">#define FLLREFDIV1             (0x0002)       </span><span class="comment">/* Reference Divider Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6af74c053a8dbda4419c050fcb1f5a7b"> 4028</a></span>&#160;<span class="preprocessor">#define FLLREFDIV2             (0x0004)       </span><span class="comment">/* Reference Divider Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8e412fd826ca2984fcb6af440b54f2d2"> 4030</a></span>&#160;<span class="preprocessor">#define SELREF0                (0x0010)       </span><span class="comment">/* FLL Reference Clock Select Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a60eac77f2edffb23f1d624694a506ac9"> 4031</a></span>&#160;<span class="preprocessor">#define SELREF1                (0x0020)       </span><span class="comment">/* FLL Reference Clock Select Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb8555b8714c58b08e43d315ddd665ca"> 4032</a></span>&#160;<span class="preprocessor">#define SELREF2                (0x0040)       </span><span class="comment">/* FLL Reference Clock Select Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="comment">/* UCSCTL3 Control Bits */</span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7b215105451e86d52488e4ab52b1f7a1"> 4044</a></span>&#160;<span class="preprocessor">#define FLLREFDIV0_L           (0x0001)       </span><span class="comment">/* Reference Divider Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae018b834bd2b9214457ff2a6f49ca03e"> 4045</a></span>&#160;<span class="preprocessor">#define FLLREFDIV1_L           (0x0002)       </span><span class="comment">/* Reference Divider Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aec97664ef48050aeb4352d13cfa5bb87"> 4046</a></span>&#160;<span class="preprocessor">#define FLLREFDIV2_L           (0x0004)       </span><span class="comment">/* Reference Divider Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae1db9c55acf506b89a7d4283d5b073e7"> 4048</a></span>&#160;<span class="preprocessor">#define SELREF0_L              (0x0010)       </span><span class="comment">/* FLL Reference Clock Select Bit : 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa0192c2921bb31eac0fcfb393a215d7f"> 4049</a></span>&#160;<span class="preprocessor">#define SELREF1_L              (0x0020)       </span><span class="comment">/* FLL Reference Clock Select Bit : 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aee6c396a2b6d62fc390396361be9662c"> 4050</a></span>&#160;<span class="preprocessor">#define SELREF2_L              (0x0040)       </span><span class="comment">/* FLL Reference Clock Select Bit : 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span></div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;</div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4032478a6d1e87dd15b2bfdb501f155b"> 4061</a></span>&#160;<span class="preprocessor">#define FLLREFDIV_0            (0x0000)       </span><span class="comment">/* Reference Divider: f(LFCLK)/1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a726fa42660635d5f56d8f5be3a92761b"> 4062</a></span>&#160;<span class="preprocessor">#define FLLREFDIV_1            (0x0001)       </span><span class="comment">/* Reference Divider: f(LFCLK)/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5893696516ff9541e2c23221a0c7218a"> 4063</a></span>&#160;<span class="preprocessor">#define FLLREFDIV_2            (0x0002)       </span><span class="comment">/* Reference Divider: f(LFCLK)/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0601e2f96c096f24c4cc6f04425c7a38"> 4064</a></span>&#160;<span class="preprocessor">#define FLLREFDIV_3            (0x0003)       </span><span class="comment">/* Reference Divider: f(LFCLK)/8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5293d464d8ade04d68d974237cf34434"> 4065</a></span>&#160;<span class="preprocessor">#define FLLREFDIV_4            (0x0004)       </span><span class="comment">/* Reference Divider: f(LFCLK)/12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aada4a522a1113850fbc1cb7e5cb4cff7"> 4066</a></span>&#160;<span class="preprocessor">#define FLLREFDIV_5            (0x0005)       </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a584fdb3a68d62b2465146ea8136eda11"> 4067</a></span>&#160;<span class="preprocessor">#define FLLREFDIV_6            (0x0006)       </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9be532769322274e6040deb49591cb6c"> 4068</a></span>&#160;<span class="preprocessor">#define FLLREFDIV_7            (0x0007)       </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a243b209a0a195d6db3ecdca31dfe108c"> 4069</a></span>&#160;<span class="preprocessor">#define FLLREFDIV__1           (0x0000)       </span><span class="comment">/* Reference Divider: f(LFCLK)/1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a19f99cc78d57fefc56d1d2c802b8993c"> 4070</a></span>&#160;<span class="preprocessor">#define FLLREFDIV__2           (0x0001)       </span><span class="comment">/* Reference Divider: f(LFCLK)/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7acdc776cbdb93ba57a514b7fccc543f"> 4071</a></span>&#160;<span class="preprocessor">#define FLLREFDIV__4           (0x0002)       </span><span class="comment">/* Reference Divider: f(LFCLK)/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aece976bdc3e417d3088f157da59deb08"> 4072</a></span>&#160;<span class="preprocessor">#define FLLREFDIV__8           (0x0003)       </span><span class="comment">/* Reference Divider: f(LFCLK)/8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#add13ccb0d568217b5b885b051cc7488f"> 4073</a></span>&#160;<span class="preprocessor">#define FLLREFDIV__12          (0x0004)       </span><span class="comment">/* Reference Divider: f(LFCLK)/12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a281d2eaf56c89b8ae9daeafd2adc62e9"> 4074</a></span>&#160;<span class="preprocessor">#define FLLREFDIV__16          (0x0005)       </span><span class="comment">/* Reference Divider: f(LFCLK)/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af28a9eaf0ef2cf6fe4fa5286082416b1"> 4075</a></span>&#160;<span class="preprocessor">#define SELREF_0               (0x0000)       </span><span class="comment">/* FLL Reference Clock Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a995052d95cbed48428fb3baf30d355e7"> 4076</a></span>&#160;<span class="preprocessor">#define SELREF_1               (0x0010)       </span><span class="comment">/* FLL Reference Clock Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f37126bb67be554dacdaf0d76e98df1"> 4077</a></span>&#160;<span class="preprocessor">#define SELREF_2               (0x0020)       </span><span class="comment">/* FLL Reference Clock Select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3e526a63f06919415e6a46bf84694732"> 4078</a></span>&#160;<span class="preprocessor">#define SELREF_3               (0x0030)       </span><span class="comment">/* FLL Reference Clock Select 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ada661dd9da7ece003814badfc0dd423a"> 4079</a></span>&#160;<span class="preprocessor">#define SELREF_4               (0x0040)       </span><span class="comment">/* FLL Reference Clock Select 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a018630c1fc25c4788fcdf547b10f3758"> 4080</a></span>&#160;<span class="preprocessor">#define SELREF_5               (0x0050)       </span><span class="comment">/* FLL Reference Clock Select 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f7636d0a3feffa6ef892961d7914d5a"> 4081</a></span>&#160;<span class="preprocessor">#define SELREF_6               (0x0060)       </span><span class="comment">/* FLL Reference Clock Select 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa49ea833c16ad7b79dd98a4f0484d653"> 4082</a></span>&#160;<span class="preprocessor">#define SELREF_7               (0x0070)       </span><span class="comment">/* FLL Reference Clock Select 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a23efe8df30c23012fc0693861f5945e5"> 4083</a></span>&#160;<span class="preprocessor">#define SELREF__XT1CLK         (0x0000)       </span><span class="comment">/* Multiply Selected Loop Freq. By XT1CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aac99d34a443aea2a8051ca5977345cf1"> 4084</a></span>&#160;<span class="preprocessor">#define SELREF__REFOCLK        (0x0020)       </span><span class="comment">/* Multiply Selected Loop Freq. By REFOCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5c041fc623aa8235020736653e196c68"> 4085</a></span>&#160;<span class="preprocessor">#define SELREF__XT2CLK         (0x0050)       </span><span class="comment">/* Multiply Selected Loop Freq. By XT2CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="comment">/* UCSCTL4 Control Bits */</span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a35cb08212563812ca8386ee526f9a2a2"> 4088</a></span>&#160;<span class="preprocessor">#define SELM0                  (0x0001)       </span><span class="comment">/* MCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac91d3ee86da4604d663ae790f3333e41"> 4089</a></span>&#160;<span class="preprocessor">#define SELM1                  (0x0002)       </span><span class="comment">/* MCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a13a7ace2e4f14d1a9b164f21d77e52e5"> 4090</a></span>&#160;<span class="preprocessor">#define SELM2                  (0x0004)       </span><span class="comment">/* MCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaeacb2eadaad86ed2fee753a620bd8bb"> 4092</a></span>&#160;<span class="preprocessor">#define SELS0                  (0x0010)       </span><span class="comment">/* SMCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a84e656bca52912002576313f518a6c1f"> 4093</a></span>&#160;<span class="preprocessor">#define SELS1                  (0x0020)       </span><span class="comment">/* SMCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad4b73fb14580542bcb8e1b694d1e0925"> 4094</a></span>&#160;<span class="preprocessor">#define SELS2                  (0x0040)       </span><span class="comment">/* SMCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acd284a95d7ce994136923ad4db5317ea"> 4096</a></span>&#160;<span class="preprocessor">#define SELA0                  (0x0100)       </span><span class="comment">/* ACLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8d3f71c29b191c717d8bbabb68b8de6c"> 4097</a></span>&#160;<span class="preprocessor">#define SELA1                  (0x0200)       </span><span class="comment">/* ACLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaa280edabb59584941f1d0f96926ab90"> 4098</a></span>&#160;<span class="preprocessor">#define SELA2                  (0x0400)       </span><span class="comment">/* ACLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;</div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="comment">/* UCSCTL4 Control Bits */</span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7c2abdc197c8ab2750ad968c96133b41"> 4106</a></span>&#160;<span class="preprocessor">#define SELM0_L                (0x0001)       </span><span class="comment">/* MCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa0ed85629be6a12c0119836b9ce13ac4"> 4107</a></span>&#160;<span class="preprocessor">#define SELM1_L                (0x0002)       </span><span class="comment">/* MCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa779ae7ab1da1873e3d559602c5bbaaf"> 4108</a></span>&#160;<span class="preprocessor">#define SELM2_L                (0x0004)       </span><span class="comment">/* MCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3e4e05f5cd8d2c6c60adfae10d5420de"> 4110</a></span>&#160;<span class="preprocessor">#define SELS0_L                (0x0010)       </span><span class="comment">/* SMCLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a86e80d7f43822aa425075302e39b8465"> 4111</a></span>&#160;<span class="preprocessor">#define SELS1_L                (0x0020)       </span><span class="comment">/* SMCLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a63cd0c47644d7a6a7f298c6f20b61f60"> 4112</a></span>&#160;<span class="preprocessor">#define SELS2_L                (0x0040)       </span><span class="comment">/* SMCLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;</div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="comment">/* UCSCTL4 Control Bits */</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a096165f8f06bf6aacf37591ffe895c96"> 4123</a></span>&#160;<span class="preprocessor">#define SELA0_H                (0x0001)       </span><span class="comment">/* ACLK Source Select Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a853470f403ddf294d2209d826bf0c21e"> 4124</a></span>&#160;<span class="preprocessor">#define SELA1_H                (0x0002)       </span><span class="comment">/* ACLK Source Select Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aff68cb964e6eebb2a70359bd24eab31d"> 4125</a></span>&#160;<span class="preprocessor">#define SELA2_H                (0x0004)       </span><span class="comment">/* ACLK Source Select Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;</div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a273560f48c252b85ca3ac7f2dc44c282"> 4132</a></span>&#160;<span class="preprocessor">#define SELM_0                 (0x0000)       </span><span class="comment">/* MCLK Source Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa1d237ebd4520f578f7701e48e74cb7b"> 4133</a></span>&#160;<span class="preprocessor">#define SELM_1                 (0x0001)       </span><span class="comment">/* MCLK Source Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a47b6bf513f160004da4f2d8101a4d586"> 4134</a></span>&#160;<span class="preprocessor">#define SELM_2                 (0x0002)       </span><span class="comment">/* MCLK Source Select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaecf3c183a0a6870b1b20bd190b1409f"> 4135</a></span>&#160;<span class="preprocessor">#define SELM_3                 (0x0003)       </span><span class="comment">/* MCLK Source Select 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2d7c6062431026d8173d91e77cd56ae8"> 4136</a></span>&#160;<span class="preprocessor">#define SELM_4                 (0x0004)       </span><span class="comment">/* MCLK Source Select 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a193dab06131dc030b623564edd6fc105"> 4137</a></span>&#160;<span class="preprocessor">#define SELM_5                 (0x0005)       </span><span class="comment">/* MCLK Source Select 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5f7f467c367a914fd77670d083aff0ad"> 4138</a></span>&#160;<span class="preprocessor">#define SELM_6                 (0x0006)       </span><span class="comment">/* MCLK Source Select 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adc9c8c5f830f123c6e048093ff010c48"> 4139</a></span>&#160;<span class="preprocessor">#define SELM_7                 (0x0007)       </span><span class="comment">/* MCLK Source Select 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4e41360deff5be220dbf77b425b539ca"> 4140</a></span>&#160;<span class="preprocessor">#define SELM__XT1CLK           (0x0000)       </span><span class="comment">/* MCLK Source Select XT1CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab3f665910d53f3ba6a84889ca7d548f5"> 4141</a></span>&#160;<span class="preprocessor">#define SELM__VLOCLK           (0x0001)       </span><span class="comment">/* MCLK Source Select VLOCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaefafad7a62787b33f68ae8ccfc320fe"> 4142</a></span>&#160;<span class="preprocessor">#define SELM__REFOCLK          (0x0002)       </span><span class="comment">/* MCLK Source Select REFOCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acbdd72eb50f90ff4c4798b6d2669035e"> 4143</a></span>&#160;<span class="preprocessor">#define SELM__DCOCLK           (0x0003)       </span><span class="comment">/* MCLK Source Select DCOCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1798118c43018c793b483f095bd8a044"> 4144</a></span>&#160;<span class="preprocessor">#define SELM__DCOCLKDIV        (0x0004)       </span><span class="comment">/* MCLK Source Select DCOCLKDIV */</span><span class="preprocessor"></span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd9a106e03ceb2135e331add0155919a"> 4145</a></span>&#160;<span class="preprocessor">#define SELM__XT2CLK           (0x0005)       </span><span class="comment">/* MCLK Source Select XT2CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;</div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a684b927b1cc048e294c42f903d1a19fd"> 4147</a></span>&#160;<span class="preprocessor">#define SELS_0                 (0x0000)       </span><span class="comment">/* SMCLK Source Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a87265bb596fcbf13344bb1d3b183d807"> 4148</a></span>&#160;<span class="preprocessor">#define SELS_1                 (0x0010)       </span><span class="comment">/* SMCLK Source Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aac77a704ec1920ce6c86b3bec8fa9d5b"> 4149</a></span>&#160;<span class="preprocessor">#define SELS_2                 (0x0020)       </span><span class="comment">/* SMCLK Source Select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a528bc54c62417e258df24cdb94c02296"> 4150</a></span>&#160;<span class="preprocessor">#define SELS_3                 (0x0030)       </span><span class="comment">/* SMCLK Source Select 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a702f29b2147beab052fe9bee895aa189"> 4151</a></span>&#160;<span class="preprocessor">#define SELS_4                 (0x0040)       </span><span class="comment">/* SMCLK Source Select 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a88d2a6a0499d5c8a1af92d5e2c7975e7"> 4152</a></span>&#160;<span class="preprocessor">#define SELS_5                 (0x0050)       </span><span class="comment">/* SMCLK Source Select 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a26d0ddd600e1df06924a19e1d8d1b3e6"> 4153</a></span>&#160;<span class="preprocessor">#define SELS_6                 (0x0060)       </span><span class="comment">/* SMCLK Source Select 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaaf51365529e7db01dd5f89b96036485"> 4154</a></span>&#160;<span class="preprocessor">#define SELS_7                 (0x0070)       </span><span class="comment">/* SMCLK Source Select 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4da30523b57fb5d1bbccdba7a6543831"> 4155</a></span>&#160;<span class="preprocessor">#define SELS__XT1CLK           (0x0000)       </span><span class="comment">/* SMCLK Source Select XT1CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf8a1224f928ccd3ce08c177ce2b07f3"> 4156</a></span>&#160;<span class="preprocessor">#define SELS__VLOCLK           (0x0010)       </span><span class="comment">/* SMCLK Source Select VLOCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a99c2a3447b682b066dd69f1fbccd2ecb"> 4157</a></span>&#160;<span class="preprocessor">#define SELS__REFOCLK          (0x0020)       </span><span class="comment">/* SMCLK Source Select REFOCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af76b7d05471ad9ef3e89eeeda95372cb"> 4158</a></span>&#160;<span class="preprocessor">#define SELS__DCOCLK           (0x0030)       </span><span class="comment">/* SMCLK Source Select DCOCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1a0a25d51e39daf5a073148a81404a73"> 4159</a></span>&#160;<span class="preprocessor">#define SELS__DCOCLKDIV        (0x0040)       </span><span class="comment">/* SMCLK Source Select DCOCLKDIV */</span><span class="preprocessor"></span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab85625581fb113d23ef179231fbb19c3"> 4160</a></span>&#160;<span class="preprocessor">#define SELS__XT2CLK           (0x0050)       </span><span class="comment">/* SMCLK Source Select XT2CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;</div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9838c1feb082e04b6910253ef1943b1c"> 4162</a></span>&#160;<span class="preprocessor">#define SELA_0                 (0x0000)       </span><span class="comment">/* ACLK Source Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a09677a3ba15a179483b1e4126c6ebcf3"> 4163</a></span>&#160;<span class="preprocessor">#define SELA_1                 (0x0100)       </span><span class="comment">/* ACLK Source Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7b18e71fe709f84f419cb3d6d3789a99"> 4164</a></span>&#160;<span class="preprocessor">#define SELA_2                 (0x0200)       </span><span class="comment">/* ACLK Source Select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a63bccd5b7b539a45af1a58635f8a3496"> 4165</a></span>&#160;<span class="preprocessor">#define SELA_3                 (0x0300)       </span><span class="comment">/* ACLK Source Select 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a39150cc75e20dcde4928e8f564a66014"> 4166</a></span>&#160;<span class="preprocessor">#define SELA_4                 (0x0400)       </span><span class="comment">/* ACLK Source Select 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc89a0879d7eff93b8493a7877f343ed"> 4167</a></span>&#160;<span class="preprocessor">#define SELA_5                 (0x0500)       </span><span class="comment">/* ACLK Source Select 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5c131c3b358bc68f59da9e01345fd476"> 4168</a></span>&#160;<span class="preprocessor">#define SELA_6                 (0x0600)       </span><span class="comment">/* ACLK Source Select 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8c3aaec7434dbb2eb0294d2e7e1cea80"> 4169</a></span>&#160;<span class="preprocessor">#define SELA_7                 (0x0700)       </span><span class="comment">/* ACLK Source Select 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9cc0d429580d7fef9b941fb91eca83ec"> 4170</a></span>&#160;<span class="preprocessor">#define SELA__XT1CLK           (0x0000)       </span><span class="comment">/* ACLK Source Select XT1CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6044cd91ab94afeaf9396a10a3a9a5b8"> 4171</a></span>&#160;<span class="preprocessor">#define SELA__VLOCLK           (0x0100)       </span><span class="comment">/* ACLK Source Select VLOCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa6271c9d269074004f2c256789cda24a"> 4172</a></span>&#160;<span class="preprocessor">#define SELA__REFOCLK          (0x0200)       </span><span class="comment">/* ACLK Source Select REFOCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a66f1d435bded085d50f857b57117cd77"> 4173</a></span>&#160;<span class="preprocessor">#define SELA__DCOCLK           (0x0300)       </span><span class="comment">/* ACLK Source Select DCOCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab7c1ac959f60a2981762cf9cc3bfd621"> 4174</a></span>&#160;<span class="preprocessor">#define SELA__DCOCLKDIV        (0x0400)       </span><span class="comment">/* ACLK Source Select DCOCLKDIV */</span><span class="preprocessor"></span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa5d3604d7adb209b64fbdca8b1a58c71"> 4175</a></span>&#160;<span class="preprocessor">#define SELA__XT2CLK           (0x0500)       </span><span class="comment">/* ACLK Source Select XT2CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="comment">/* UCSCTL5 Control Bits */</span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afecb194ad6d3cc36efcf71a9e83c9314"> 4178</a></span>&#160;<span class="preprocessor">#define DIVM0                  (0x0001)       </span><span class="comment">/* MCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9865a617da6c8923f48857689c630fb3"> 4179</a></span>&#160;<span class="preprocessor">#define DIVM1                  (0x0002)       </span><span class="comment">/* MCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab5fd6971f511ea9d2eda373ab4e7a513"> 4180</a></span>&#160;<span class="preprocessor">#define DIVM2                  (0x0004)       </span><span class="comment">/* MCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a350876fdb12fcdd2cee9508b7c50c7d7"> 4182</a></span>&#160;<span class="preprocessor">#define DIVS0                  (0x0010)       </span><span class="comment">/* SMCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f1311376e4b7fa7406230d48ad9887e"> 4183</a></span>&#160;<span class="preprocessor">#define DIVS1                  (0x0020)       </span><span class="comment">/* SMCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a017a891d197c11061ac00e880f8f9941"> 4184</a></span>&#160;<span class="preprocessor">#define DIVS2                  (0x0040)       </span><span class="comment">/* SMCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a10b20d07a0481a701a5c5773d90b4970"> 4186</a></span>&#160;<span class="preprocessor">#define DIVA0                  (0x0100)       </span><span class="comment">/* ACLK Divider Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afbe0d4b1574a12089441ed75876d6ac2"> 4187</a></span>&#160;<span class="preprocessor">#define DIVA1                  (0x0200)       </span><span class="comment">/* ACLK Divider Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0ced1cabe84e83ddaba3c35bbde86d12"> 4188</a></span>&#160;<span class="preprocessor">#define DIVA2                  (0x0400)       </span><span class="comment">/* ACLK Divider Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ada411716ccbe419758303979523a290d"> 4190</a></span>&#160;<span class="preprocessor">#define DIVPA0                 (0x1000)       </span><span class="comment">/* ACLK from Pin Divider Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a69c0a47333bc9109f4c1b47e98475beb"> 4191</a></span>&#160;<span class="preprocessor">#define DIVPA1                 (0x2000)       </span><span class="comment">/* ACLK from Pin Divider Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a996812c891f294b4899e08fd00aaa545"> 4192</a></span>&#160;<span class="preprocessor">#define DIVPA2                 (0x4000)       </span><span class="comment">/* ACLK from Pin Divider Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;</div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="comment">/* UCSCTL5 Control Bits */</span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0dd9c3dc64e3f1880b80d5499bc58f41"> 4196</a></span>&#160;<span class="preprocessor">#define DIVM0_L                (0x0001)       </span><span class="comment">/* MCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a388ec74ea87ff898862d9a4228108c05"> 4197</a></span>&#160;<span class="preprocessor">#define DIVM1_L                (0x0002)       </span><span class="comment">/* MCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0fd3931424a060f95c21da5126ade70e"> 4198</a></span>&#160;<span class="preprocessor">#define DIVM2_L                (0x0004)       </span><span class="comment">/* MCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1ebe01cea9125e85222b0cb007744474"> 4200</a></span>&#160;<span class="preprocessor">#define DIVS0_L                (0x0010)       </span><span class="comment">/* SMCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aea7ad30a1372f270639954ad5871e10d"> 4201</a></span>&#160;<span class="preprocessor">#define DIVS1_L                (0x0020)       </span><span class="comment">/* SMCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a992bcbb00fda119e1e4b0c89920c25cf"> 4202</a></span>&#160;<span class="preprocessor">#define DIVS2_L                (0x0040)       </span><span class="comment">/* SMCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment">/* UCSCTL5 Control Bits */</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment">//#define RESERVED            (0x0008)    /* RESERVED */</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a80aef7d71410b7dd68fa35afcfb83ba9"> 4210</a></span>&#160;<span class="preprocessor">#define DIVA0_H                (0x0001)       </span><span class="comment">/* ACLK Divider Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac8754689f6b91302166b11ec2b5984ba"> 4211</a></span>&#160;<span class="preprocessor">#define DIVA1_H                (0x0002)       </span><span class="comment">/* ACLK Divider Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a51fecc327d09c9b291d8d73abd61739d"> 4212</a></span>&#160;<span class="preprocessor">#define DIVA2_H                (0x0004)       </span><span class="comment">/* ACLK Divider Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9162d57a2f39751ccffe4fafccce564a"> 4214</a></span>&#160;<span class="preprocessor">#define DIVPA0_H               (0x0010)       </span><span class="comment">/* ACLK from Pin Divider Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a48374d296639072e922b8648c3bf264a"> 4215</a></span>&#160;<span class="preprocessor">#define DIVPA1_H               (0x0020)       </span><span class="comment">/* ACLK from Pin Divider Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae0e112ffda6e1ad3b07c8dadc02c0d3f"> 4216</a></span>&#160;<span class="preprocessor">#define DIVPA2_H               (0x0040)       </span><span class="comment">/* ACLK from Pin Divider Bit: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;</div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a493cf0e2906a5d96d8472be780db4554"> 4219</a></span>&#160;<span class="preprocessor">#define DIVM_0                 (0x0000)       </span><span class="comment">/* MCLK Source Divider 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a93ef77fc30258f320665c894475da389"> 4220</a></span>&#160;<span class="preprocessor">#define DIVM_1                 (0x0001)       </span><span class="comment">/* MCLK Source Divider 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6a5a893c141dec43db5088c4472ab8c4"> 4221</a></span>&#160;<span class="preprocessor">#define DIVM_2                 (0x0002)       </span><span class="comment">/* MCLK Source Divider 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a650bb6b309d4597a57fac6240eb197e8"> 4222</a></span>&#160;<span class="preprocessor">#define DIVM_3                 (0x0003)       </span><span class="comment">/* MCLK Source Divider 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a045625153ccda5ac59a7763c4abf05dc"> 4223</a></span>&#160;<span class="preprocessor">#define DIVM_4                 (0x0004)       </span><span class="comment">/* MCLK Source Divider 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4388d2490bc43f7f5e21b019da0b5390"> 4224</a></span>&#160;<span class="preprocessor">#define DIVM_5                 (0x0005)       </span><span class="comment">/* MCLK Source Divider 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9cda538dd8e4dddb5dea6db6a4a95935"> 4225</a></span>&#160;<span class="preprocessor">#define DIVM_6                 (0x0006)       </span><span class="comment">/* MCLK Source Divider 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae81796d59dc1f56cb6c324d38f90aa65"> 4226</a></span>&#160;<span class="preprocessor">#define DIVM_7                 (0x0007)       </span><span class="comment">/* MCLK Source Divider 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a22aef947d8ad2de6a046550da4fe1e60"> 4227</a></span>&#160;<span class="preprocessor">#define DIVM__1                (0x0000)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af6cc7777c096b72d1e247c0a01c6127e"> 4228</a></span>&#160;<span class="preprocessor">#define DIVM__2                (0x0001)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa70bbab33c3a76d82274f09bbf48dc8c"> 4229</a></span>&#160;<span class="preprocessor">#define DIVM__4                (0x0002)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a81e20620264b0962b2bd17c91bc28047"> 4230</a></span>&#160;<span class="preprocessor">#define DIVM__8                (0x0003)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afd224fb15d2ba3f1d0efd990fd379d46"> 4231</a></span>&#160;<span class="preprocessor">#define DIVM__16               (0x0004)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa06702f082d3a19a92afc03c7cfc02cd"> 4232</a></span>&#160;<span class="preprocessor">#define DIVM__32               (0x0005)       </span><span class="comment">/* MCLK Source Divider f(MCLK)/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;</div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a27ee871cb6611578014d4d8630ec1e84"> 4234</a></span>&#160;<span class="preprocessor">#define DIVS_0                 (0x0000)       </span><span class="comment">/* SMCLK Source Divider 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae27b5aeb7918fcd60dbd876560f50827"> 4235</a></span>&#160;<span class="preprocessor">#define DIVS_1                 (0x0010)       </span><span class="comment">/* SMCLK Source Divider 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a80622b3d880944ec119252938b03f6a8"> 4236</a></span>&#160;<span class="preprocessor">#define DIVS_2                 (0x0020)       </span><span class="comment">/* SMCLK Source Divider 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af0d4e200e4678c65037f15b4179ff2f5"> 4237</a></span>&#160;<span class="preprocessor">#define DIVS_3                 (0x0030)       </span><span class="comment">/* SMCLK Source Divider 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af886ecb240932a240798f6c734f6b4dc"> 4238</a></span>&#160;<span class="preprocessor">#define DIVS_4                 (0x0040)       </span><span class="comment">/* SMCLK Source Divider 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a79676fc61530c1dc8f907e1c35f97337"> 4239</a></span>&#160;<span class="preprocessor">#define DIVS_5                 (0x0050)       </span><span class="comment">/* SMCLK Source Divider 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad46107c88dab442531c8a23c25308c26"> 4240</a></span>&#160;<span class="preprocessor">#define DIVS_6                 (0x0060)       </span><span class="comment">/* SMCLK Source Divider 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a15f2b301d26bd2ea1a5655011b1171f3"> 4241</a></span>&#160;<span class="preprocessor">#define DIVS_7                 (0x0070)       </span><span class="comment">/* SMCLK Source Divider 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a045fc358f5c9223afe48681113460b94"> 4242</a></span>&#160;<span class="preprocessor">#define DIVS__1                (0x0000)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaeaef6a7aee4c91577816759ca78c6b2"> 4243</a></span>&#160;<span class="preprocessor">#define DIVS__2                (0x0010)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a29c7bb4ddfe343d4b1aeef94d3f7b9df"> 4244</a></span>&#160;<span class="preprocessor">#define DIVS__4                (0x0020)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adf9ea8e3d103825d9176da45aa30bd6d"> 4245</a></span>&#160;<span class="preprocessor">#define DIVS__8                (0x0030)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#accc9056a7c1e603c839156605b7f5572"> 4246</a></span>&#160;<span class="preprocessor">#define DIVS__16               (0x0040)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1973dc28967666728421be7ac09eb0a9"> 4247</a></span>&#160;<span class="preprocessor">#define DIVS__32               (0x0050)       </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;</div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2ec9c8ac9067beef3ae76e33efd64c7d"> 4249</a></span>&#160;<span class="preprocessor">#define DIVA_0                 (0x0000)       </span><span class="comment">/* ACLK Source Divider 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab873013fc2a9cef3487d2eb49fc48e14"> 4250</a></span>&#160;<span class="preprocessor">#define DIVA_1                 (0x0100)       </span><span class="comment">/* ACLK Source Divider 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adcd5687d63c284e9e147c40b09f00961"> 4251</a></span>&#160;<span class="preprocessor">#define DIVA_2                 (0x0200)       </span><span class="comment">/* ACLK Source Divider 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad745323e830b6cc76f49123d305a8117"> 4252</a></span>&#160;<span class="preprocessor">#define DIVA_3                 (0x0300)       </span><span class="comment">/* ACLK Source Divider 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a709c0852560b6eb4024097c98e051493"> 4253</a></span>&#160;<span class="preprocessor">#define DIVA_4                 (0x0400)       </span><span class="comment">/* ACLK Source Divider 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9f272989547429dd284f892751a79451"> 4254</a></span>&#160;<span class="preprocessor">#define DIVA_5                 (0x0500)       </span><span class="comment">/* ACLK Source Divider 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aca2c958b0f76af6a675ec63892abcbc2"> 4255</a></span>&#160;<span class="preprocessor">#define DIVA_6                 (0x0600)       </span><span class="comment">/* ACLK Source Divider 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa53b82a6c09c5ab60b38c87669698e93"> 4256</a></span>&#160;<span class="preprocessor">#define DIVA_7                 (0x0700)       </span><span class="comment">/* ACLK Source Divider 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aca535fb8ffb0262a7cec8b96a14e177b"> 4257</a></span>&#160;<span class="preprocessor">#define DIVA__1                (0x0000)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6f1e9e927da65fb3ce0df2bfa0404f21"> 4258</a></span>&#160;<span class="preprocessor">#define DIVA__2                (0x0100)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aad88b16c2b9dbe85c1e2dfdae1acc992"> 4259</a></span>&#160;<span class="preprocessor">#define DIVA__4                (0x0200)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a636c6870572b18dbfb94fba68e1938c8"> 4260</a></span>&#160;<span class="preprocessor">#define DIVA__8                (0x0300)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7d7181364fec6250e79535be80a38c05"> 4261</a></span>&#160;<span class="preprocessor">#define DIVA__16               (0x0400)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4010f24306ace195dfecdd422569d533"> 4262</a></span>&#160;<span class="preprocessor">#define DIVA__32               (0x0500)       </span><span class="comment">/* ACLK Source Divider f(ACLK)/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;</div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a038e3c49f5b93023fc2b19a3f176b9a2"> 4264</a></span>&#160;<span class="preprocessor">#define DIVPA_0                (0x0000)       </span><span class="comment">/* ACLK from Pin Source Divider 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3da5e2fb341ed0d105b9ff64ffdef58f"> 4265</a></span>&#160;<span class="preprocessor">#define DIVPA_1                (0x1000)       </span><span class="comment">/* ACLK from Pin Source Divider 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f565d78afaceb6cf84907de7543a83b"> 4266</a></span>&#160;<span class="preprocessor">#define DIVPA_2                (0x2000)       </span><span class="comment">/* ACLK from Pin Source Divider 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acb8c799020e8826cbe68697ef718d50d"> 4267</a></span>&#160;<span class="preprocessor">#define DIVPA_3                (0x3000)       </span><span class="comment">/* ACLK from Pin Source Divider 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aee0615afaa68680bc2924f7ed090c46b"> 4268</a></span>&#160;<span class="preprocessor">#define DIVPA_4                (0x4000)       </span><span class="comment">/* ACLK from Pin Source Divider 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac2e31d12d0e9022221a7b2693c3f4728"> 4269</a></span>&#160;<span class="preprocessor">#define DIVPA_5                (0x5000)       </span><span class="comment">/* ACLK from Pin Source Divider 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a36dedb84af8cf66b409fab739572e862"> 4270</a></span>&#160;<span class="preprocessor">#define DIVPA_6                (0x6000)       </span><span class="comment">/* ACLK from Pin Source Divider 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a427675148de9068d5cb009a1e89ce63c"> 4271</a></span>&#160;<span class="preprocessor">#define DIVPA_7                (0x7000)       </span><span class="comment">/* ACLK from Pin Source Divider 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a82a2b9be71df43cd1b3b643b319dfda5"> 4272</a></span>&#160;<span class="preprocessor">#define DIVPA__1               (0x0000)       </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a487c1c338fb22d660369f5141e195da7"> 4273</a></span>&#160;<span class="preprocessor">#define DIVPA__2               (0x1000)       </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad5f4a758021c209f45fa071637512bdc"> 4274</a></span>&#160;<span class="preprocessor">#define DIVPA__4               (0x2000)       </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a04a45e0832775770a1f3871f4ddea474"> 4275</a></span>&#160;<span class="preprocessor">#define DIVPA__8               (0x3000)       </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6ca2e249ac4941db4d91a025dc90883b"> 4276</a></span>&#160;<span class="preprocessor">#define DIVPA__16              (0x4000)       </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae863a37c43530af57239925d70cb87c9"> 4277</a></span>&#160;<span class="preprocessor">#define DIVPA__32              (0x5000)       </span><span class="comment">/* ACLK from Pin Source Divider f(ACLK)/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="comment">/* UCSCTL6 Control Bits */</span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa335c7bb1d6559033be57c84b6b5c020"> 4280</a></span>&#160;<span class="preprocessor">#define XT1OFF                 (0x0001)       </span><span class="comment">/* High Frequency Oscillator 1 (XT1) disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aabec0a0c3b4b38654b80baaf321475f6"> 4281</a></span>&#160;<span class="preprocessor">#define SMCLKOFF               (0x0002)       </span><span class="comment">/* SMCLK Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abb735abef7b97c2987cdaadd915cafd4"> 4282</a></span>&#160;<span class="preprocessor">#define XCAP0                  (0x0004)       </span><span class="comment">/* XIN/XOUT Cap Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab327561d830a98a319a66fa3444c5f66"> 4283</a></span>&#160;<span class="preprocessor">#define XCAP1                  (0x0008)       </span><span class="comment">/* XIN/XOUT Cap Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a59239ba4dc54670cbd115a8ad1592003"> 4284</a></span>&#160;<span class="preprocessor">#define XT1BYPASS              (0x0010)       </span><span class="comment">/* XT1 bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac0ff81b5f5230ddce2bd32a979d5ed3c"> 4285</a></span>&#160;<span class="preprocessor">#define XTS                    (0x0020)       </span><span class="comment">/* 1: Selects high-freq. oscillator */</span><span class="preprocessor"></span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8f84f837002240e227fc2979048e5a92"> 4286</a></span>&#160;<span class="preprocessor">#define XT1DRIVE0              (0x0040)       </span><span class="comment">/* XT1 Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a91a4c57f7a16bd1c3823a19918409f54"> 4287</a></span>&#160;<span class="preprocessor">#define XT1DRIVE1              (0x0080)       </span><span class="comment">/* XT1 Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a052f8b7f8b9dca30943b9523ddee3981"> 4288</a></span>&#160;<span class="preprocessor">#define XT2OFF                 (0x0100)       </span><span class="comment">/* High Frequency Oscillator 2 (XT2) disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;</div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="comment">/* UCSCTL6 Control Bits */</span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a266e0f564121b5c3a184253c771e5ca5"> 4298</a></span>&#160;<span class="preprocessor">#define XT1OFF_L               (0x0001)       </span><span class="comment">/* High Frequency Oscillator 1 (XT1) disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7fa79db79aa5b8b209de4eabe10ee2c5"> 4299</a></span>&#160;<span class="preprocessor">#define SMCLKOFF_L             (0x0002)       </span><span class="comment">/* SMCLK Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac04c17744b890df92f410cd989d1dd90"> 4300</a></span>&#160;<span class="preprocessor">#define XCAP0_L                (0x0004)       </span><span class="comment">/* XIN/XOUT Cap Bit: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a614a49190e72cd91524db16fce7d336b"> 4301</a></span>&#160;<span class="preprocessor">#define XCAP1_L                (0x0008)       </span><span class="comment">/* XIN/XOUT Cap Bit: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6052d620f31261cdddaaf16f9e8734d7"> 4302</a></span>&#160;<span class="preprocessor">#define XT1BYPASS_L            (0x0010)       </span><span class="comment">/* XT1 bypass mode : 0: internal 1:sourced from external pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7a42fcc76c654b04e5e0eff51d368c1f"> 4303</a></span>&#160;<span class="preprocessor">#define XTS_L                  (0x0020)       </span><span class="comment">/* 1: Selects high-freq. oscillator */</span><span class="preprocessor"></span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab43beb999df22250be921c8e89caf4ba"> 4304</a></span>&#160;<span class="preprocessor">#define XT1DRIVE0_L            (0x0040)       </span><span class="comment">/* XT1 Drive Level mode Bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab7b0849ee859d589ad9d87610b17e8cf"> 4305</a></span>&#160;<span class="preprocessor">#define XT1DRIVE1_L            (0x0080)       </span><span class="comment">/* XT1 Drive Level mode Bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;</div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="comment">/* UCSCTL6 Control Bits */</span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a798bd21dc8d41ad56f79488aebbb54b2"> 4315</a></span>&#160;<span class="preprocessor">#define XT2OFF_H               (0x0001)       </span><span class="comment">/* High Frequency Oscillator 2 (XT2) disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;</div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3e1ab7354b6b42d7f8aa219af529dbda"> 4324</a></span>&#160;<span class="preprocessor">#define XCAP_0                 (0x0000)       </span><span class="comment">/* XIN/XOUT Cap 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af0c275c45d19c84f5edf7d7148935d95"> 4325</a></span>&#160;<span class="preprocessor">#define XCAP_1                 (0x0004)       </span><span class="comment">/* XIN/XOUT Cap 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a589aa43c062ec99964795c11ffe8bf38"> 4326</a></span>&#160;<span class="preprocessor">#define XCAP_2                 (0x0008)       </span><span class="comment">/* XIN/XOUT Cap 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a87d2ff960bbfa72c9551a76a8bc867d0"> 4327</a></span>&#160;<span class="preprocessor">#define XCAP_3                 (0x000C)       </span><span class="comment">/* XIN/XOUT Cap 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1ab0e8b7a54689d412262465614e716b"> 4328</a></span>&#160;<span class="preprocessor">#define XT1DRIVE_0             (0x0000)       </span><span class="comment">/* XT1 Drive Level mode: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9ec43e66327a4474e0347213aa9e44c8"> 4329</a></span>&#160;<span class="preprocessor">#define XT1DRIVE_1             (0x0040)       </span><span class="comment">/* XT1 Drive Level mode: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aed5a033cf2823cbbec61f82a2ed22621"> 4330</a></span>&#160;<span class="preprocessor">#define XT1DRIVE_2             (0x0080)       </span><span class="comment">/* XT1 Drive Level mode: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e4896183b159c1975a44f13e8d43c47"> 4331</a></span>&#160;<span class="preprocessor">#define XT1DRIVE_3             (0x00C0)       </span><span class="comment">/* XT1 Drive Level mode: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;</div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="comment">/* UCSCTL7 Control Bits */</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a696e593b2c57d55e71e36e64816a65fb"> 4334</a></span>&#160;<span class="preprocessor">#define DCOFFG                 (0x0001)       </span><span class="comment">/* DCO Fault Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a24c40c9144ddecdf6504f58d0842743d"> 4335</a></span>&#160;<span class="preprocessor">#define XT1LFOFFG              (0x0002)       </span><span class="comment">/* XT1 Low Frequency Oscillator Fault Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2aaaa4b6d0c8785ddd571fd6701cb049"> 4336</a></span>&#160;<span class="preprocessor">#define XT1HFOFFG              (0x0004)       </span><span class="comment">/* XT1 High Frequency Oscillator 1 Fault Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a341a38a370737208b3048c45e588ca72"> 4337</a></span>&#160;<span class="preprocessor">#define XT2OFFG                (0x0008)       </span><span class="comment">/* High Frequency Oscillator 2 Fault Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="comment">//#define RESERVED            (0x0010)    /* RESERVED */</span></div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="comment">//#define RESERVED            (0x0020)    /* RESERVED */</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span></div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;</div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="comment">/* UCSCTL7 Control Bits */</span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1cad145d6e33b6508bbc696eabf295c9"> 4352</a></span>&#160;<span class="preprocessor">#define DCOFFG_L               (0x0001)       </span><span class="comment">/* DCO Fault Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a94ab3c790a1a1374aad2175f89e411e3"> 4353</a></span>&#160;<span class="preprocessor">#define XT1LFOFFG_L            (0x0002)       </span><span class="comment">/* XT1 Low Frequency Oscillator Fault Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a88abc94d81db5eaa00127e1bed2ab623"> 4354</a></span>&#160;<span class="preprocessor">#define XT1HFOFFG_L            (0x0004)       </span><span class="comment">/* XT1 High Frequency Oscillator 1 Fault Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a83dd048ffa91cd3000cd52ced9b7f5a3"> 4355</a></span>&#160;<span class="preprocessor">#define XT2OFFG_L              (0x0008)       </span><span class="comment">/* High Frequency Oscillator 2 Fault Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="comment">//#define RESERVED            (0x0010)    /* RESERVED */</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="comment">//#define RESERVED            (0x0020)    /* RESERVED */</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="comment">/* UCSCTL8 Control Bits */</span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a022012321f1f5b0f3315d398c1d54b66"> 4370</a></span>&#160;<span class="preprocessor">#define ACLKREQEN              (0x0001)       </span><span class="comment">/* ACLK Clock Request Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6d9611b1a541e083a480d589829c714d"> 4371</a></span>&#160;<span class="preprocessor">#define MCLKREQEN              (0x0002)       </span><span class="comment">/* MCLK Clock Request Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ace5ddc929dd8a38d5ef2d2597ba90f2d"> 4372</a></span>&#160;<span class="preprocessor">#define SMCLKREQEN             (0x0004)       </span><span class="comment">/* SMCLK Clock Request Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a422623b5602e1ec82e0648ed52d120f3"> 4373</a></span>&#160;<span class="preprocessor">#define MODOSCREQEN            (0x0008)       </span><span class="comment">/* MODOSC Clock Request Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="comment">//#define RESERVED            (0x0010)    /* RESERVED */</span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="comment">//#define RESERVED            (0x0020)    /* RESERVED */</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span></div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="comment">/* UCSCTL8 Control Bits */</span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae22485a246b41f2fc6752bcd5791d9e2"> 4388</a></span>&#160;<span class="preprocessor">#define ACLKREQEN_L            (0x0001)       </span><span class="comment">/* ACLK Clock Request Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5a02e2f924a69feec195c3d284556c95"> 4389</a></span>&#160;<span class="preprocessor">#define MCLKREQEN_L            (0x0002)       </span><span class="comment">/* MCLK Clock Request Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a90f8cddabd6540d26c998d040178695f"> 4390</a></span>&#160;<span class="preprocessor">#define SMCLKREQEN_L           (0x0004)       </span><span class="comment">/* SMCLK Clock Request Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5ddc89f519a5114f46aaa53b2d2c56a2"> 4391</a></span>&#160;<span class="preprocessor">#define MODOSCREQEN_L          (0x0008)       </span><span class="comment">/* MODOSC Clock Request Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="comment">//#define RESERVED            (0x0010)    /* RESERVED */</span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="comment">//#define RESERVED            (0x0020)    /* RESERVED */</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="comment">//#define RESERVED            (0x0040)    /* RESERVED */</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="comment">//#define RESERVED            (0x0080)    /* RESERVED */</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="comment">//#define RESERVED            (0x0100)    /* RESERVED */</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="comment">//#define RESERVED            (0x0200)    /* RESERVED */</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="comment">//#define RESERVED            (0x0400)    /* RESERVED */</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="comment">//#define RESERVED            (0x0800)    /* RESERVED */</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="comment">//#define RESERVED            (0x1000)    /* RESERVED */</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="comment">//#define RESERVED            (0x2000)    /* RESERVED */</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="comment">//#define RESERVED            (0x4000)    /* RESERVED */</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="comment">//#define RESERVED            (0x8000)    /* RESERVED */</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;</div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="comment">* USCI A0</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac68f81cec47ea5ff520a2d412f3e2d93"> 4408</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_USCI_A0__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0b4bb04acfe2449a284cf7c377a4cddb"> 4409</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_USCI_A0__ 0x05C0</span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a231d48c48b561d945bb000089a49a5d3"> 4410</a></span>&#160;<span class="preprocessor">#define USCI_A0_BASE           __MSP430_BASEADDRESS_USCI_A0__</span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;</div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCA0CTLW0);                         <span class="comment">/* USCI A0 Control Word Register 0 */</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0CTLW0_L);                        <span class="comment">/* USCI A0 Control Word Register 0 */</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0CTLW0_H);                        <span class="comment">/* USCI A0 Control Word Register 0 */</span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5b367e0101a05d9dabb6f3fd72be7128"> 4415</a></span>&#160;<span class="preprocessor">#define UCA0CTL1               UCA0CTLW0_L    </span><span class="comment">/* USCI A0 Control Register 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa8230998668a447efa29448ecb05fdd1"> 4416</a></span>&#160;<span class="preprocessor">#define UCA0CTL0               UCA0CTLW0_H    </span><span class="comment">/* USCI A0 Control Register 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCA0BRW);                           <span class="comment">/* USCI A0 Baud Word Rate 0 */</span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0BRW_L);                          <span class="comment">/* USCI A0 Baud Word Rate 0 */</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0BRW_H);                          <span class="comment">/* USCI A0 Baud Word Rate 0 */</span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a85fcfbaa197b1469f46de58ec656ed7d"> 4420</a></span>&#160;<span class="preprocessor">#define UCA0BR0                UCA0BRW_L      </span><span class="comment">/* USCI A0 Baud Rate 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a667fe2da6ab163cb22ffe88bdf24d5bf"> 4421</a></span>&#160;<span class="preprocessor">#define UCA0BR1                UCA0BRW_H      </span><span class="comment">/* USCI A0 Baud Rate 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0MCTL);                           <span class="comment">/* USCI A0 Modulation Control */</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0STAT);                           <span class="comment">/* USCI A0 Status Register */</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0RXBUF);                          <span class="comment">/* USCI A0 Receive Buffer */</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0TXBUF);                          <span class="comment">/* USCI A0 Transmit Buffer */</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0ABCTL);                          <span class="comment">/* USCI A0 LIN Control */</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCA0IRCTL);                         <span class="comment">/* USCI A0 IrDA Transmit Control */</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0IRCTL_L);                        <span class="comment">/* USCI A0 IrDA Transmit Control */</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0IRCTL_H);                        <span class="comment">/* USCI A0 IrDA Transmit Control */</span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa1a5ca8b01e168e9bbc8cf3671190e3f"> 4430</a></span>&#160;<span class="preprocessor">#define UCA0IRTCTL             UCA0IRCTL_L    </span><span class="comment">/* USCI A0 IrDA Transmit Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac8dbe2833623727454be82647848e2ea"> 4431</a></span>&#160;<span class="preprocessor">#define UCA0IRRCTL             UCA0IRCTL_H    </span><span class="comment">/* USCI A0 IrDA Receive Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCA0ICTL);                          <span class="comment">/* USCI A0 Interrupt Enable Register */</span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0ICTL_L);                         <span class="comment">/* USCI A0 Interrupt Enable Register */</span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCA0ICTL_H);                         <span class="comment">/* USCI A0 Interrupt Enable Register */</span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a43229ed955b9aac5c2c64aa182fe0834"> 4435</a></span>&#160;<span class="preprocessor">#define UCA0IE                 UCA0ICTL_L     </span><span class="comment">/* USCI A0 Interrupt Enable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#add8129909150bc11b42c4adde1f67063"> 4436</a></span>&#160;<span class="preprocessor">#define UCA0IFG                UCA0ICTL_H     </span><span class="comment">/* USCI A0 Interrupt Flags Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCA0IV);                            <span class="comment">/* USCI A0 Interrupt Vector Register */</span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;</div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;</div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="comment">* USCI B0</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a80aee9a7d75f6e9b49cac920a6278597"> 4443</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_USCI_B0__                </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a972bf8148fa911f0a6ad8c6052f5a10a"> 4444</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_USCI_B0__ 0x05E0</span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2c25a969951cbe4dc1747141ccda47fb"> 4445</a></span>&#160;<span class="preprocessor">#define USCI_B0_BASE           __MSP430_BASEADDRESS_USCI_B0__</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCB0CTLW0);                         <span class="comment">/* USCI B0 Control Word Register 0 */</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0CTLW0_L);                        <span class="comment">/* USCI B0 Control Word Register 0 */</span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0CTLW0_H);                        <span class="comment">/* USCI B0 Control Word Register 0 */</span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a142d02ae04c82efa42917e3d9bd24233"> 4451</a></span>&#160;<span class="preprocessor">#define UCB0CTL1               UCB0CTLW0_L    </span><span class="comment">/* USCI B0 Control Register 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6e18af49a52c83c624934e6588ef59b0"> 4452</a></span>&#160;<span class="preprocessor">#define UCB0CTL0               UCB0CTLW0_H    </span><span class="comment">/* USCI B0 Control Register 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCB0BRW);                           <span class="comment">/* USCI B0 Baud Word Rate 0 */</span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0BRW_L);                          <span class="comment">/* USCI B0 Baud Word Rate 0 */</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0BRW_H);                          <span class="comment">/* USCI B0 Baud Word Rate 0 */</span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aab1ffeeb13e4ae7c07f0d4f565b7a3bd"> 4456</a></span>&#160;<span class="preprocessor">#define UCB0BR0                UCB0BRW_L      </span><span class="comment">/* USCI B0 Baud Rate 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd2fba4dec2d3a77cdc42721638ec677"> 4457</a></span>&#160;<span class="preprocessor">#define UCB0BR1                UCB0BRW_H      </span><span class="comment">/* USCI B0 Baud Rate 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0STAT);                           <span class="comment">/* USCI B0 Status Register */</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0RXBUF);                          <span class="comment">/* USCI B0 Receive Buffer */</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0TXBUF);                          <span class="comment">/* USCI B0 Transmit Buffer */</span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCB0I2COA);                         <span class="comment">/* USCI B0 I2C Own Address */</span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0I2COA_L);                        <span class="comment">/* USCI B0 I2C Own Address */</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0I2COA_H);                        <span class="comment">/* USCI B0 I2C Own Address */</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCB0I2CSA);                         <span class="comment">/* USCI B0 I2C Slave Address */</span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0I2CSA_L);                        <span class="comment">/* USCI B0 I2C Slave Address */</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0I2CSA_H);                        <span class="comment">/* USCI B0 I2C Slave Address */</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCB0ICTL);                          <span class="comment">/* USCI B0 Interrupt Enable Register */</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0ICTL_L);                         <span class="comment">/* USCI B0 Interrupt Enable Register */</span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(UCB0ICTL_H);                         <span class="comment">/* USCI B0 Interrupt Enable Register */</span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af9b26ce96953e3b0ddf9aa51e3435909"> 4470</a></span>&#160;<span class="preprocessor">#define UCB0IE                 UCB0ICTL_L     </span><span class="comment">/* USCI B0 Interrupt Enable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac22d901e250290478b886d32ed14114b"> 4471</a></span>&#160;<span class="preprocessor">#define UCB0IFG                UCB0ICTL_H     </span><span class="comment">/* USCI B0 Interrupt Flags Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(UCB0IV);                            <span class="comment">/* USCI B0 Interrupt Vector Register */</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;</div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="comment">// UCAxCTL0 UART-Mode Control Bits</span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"> 4475</a></span>&#160;<span class="preprocessor">#define UCPEN                  (0x80)         </span><span class="comment">/* Async. Mode: Parity enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a05da44320219dcbc56214c9fd424a219"> 4476</a></span>&#160;<span class="preprocessor">#define UCPAR                  (0x40)         </span><span class="comment">/* Async. Mode: Parity     0:odd / 1:even */</span><span class="preprocessor"></span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a199ca0dc5cd21e551af5c23d9beec934"> 4477</a></span>&#160;<span class="preprocessor">#define UCMSB                  (0x20)         </span><span class="comment">/* Async. Mode: MSB first  0:LSB / 1:MSB */</span><span class="preprocessor"></span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad69178fe7f891cc7fa438e804cbf92a4"> 4478</a></span>&#160;<span class="preprocessor">#define UC7BIT                 (0x10)         </span><span class="comment">/* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a17059906b161d93c430b7ee875e0f356"> 4479</a></span>&#160;<span class="preprocessor">#define UCSPB                  (0x08)         </span><span class="comment">/* Async. Mode: Stop Bits  0:one / 1: two */</span><span class="preprocessor"></span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a42f9ff56e2a51f5f23172d9e022eb9d3"> 4480</a></span>&#160;<span class="preprocessor">#define UCMODE1                (0x04)         </span><span class="comment">/* Async. Mode: USCI Mode 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae7c62a73b40e065045c7ce2c2dc4ee54"> 4481</a></span>&#160;<span class="preprocessor">#define UCMODE0                (0x02)         </span><span class="comment">/* Async. Mode: USCI Mode 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a13fabf0a0544eb82d9e0896ef8e818c5"> 4482</a></span>&#160;<span class="preprocessor">#define UCSYNC                 (0x01)         </span><span class="comment">/* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;</div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="comment">// UCxxCTL0 SPI-Mode Control Bits</span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a51ab25e3e65cd1bb9863b0e6d0b7b6bd"> 4485</a></span>&#160;<span class="preprocessor">#define UCCKPH                 (0x80)         </span><span class="comment">/* Sync. Mode: Clock Phase */</span><span class="preprocessor"></span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab4313a6c37c97ba5cdba16c4ca56b517"> 4486</a></span>&#160;<span class="preprocessor">#define UCCKPL                 (0x40)         </span><span class="comment">/* Sync. Mode: Clock Polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a83010f7d75e7283b79244ce5a4fa7870"> 4487</a></span>&#160;<span class="preprocessor">#define UCMST                  (0x08)         </span><span class="comment">/* Sync. Mode: Master Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;</div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="comment">// UCBxCTL0 I2C-Mode Control Bits</span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7aaa4e5d0a84cda0e759fe84dc059a75"> 4490</a></span>&#160;<span class="preprocessor">#define UCA10                  (0x80)         </span><span class="comment">/* 10-bit Address Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6eb866cf9b13ba1891a0184afa7ca19b"> 4491</a></span>&#160;<span class="preprocessor">#define UCSLA10                (0x40)         </span><span class="comment">/* 10-bit Slave Address Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a678176f3eb3226c0bb5bd5812e553b07"> 4492</a></span>&#160;<span class="preprocessor">#define UCMM                   (0x20)         </span><span class="comment">/* Multi-Master Environment */</span><span class="preprocessor"></span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="comment">//#define res               (0x10)    /* reserved */</span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2f02e983d228152bb8491fb6cb0f1228"> 4494</a></span>&#160;<span class="preprocessor">#define UCMODE_0               (0x00)         </span><span class="comment">/* Sync. Mode: USCI Mode: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a207fbbe8ef93ccdd9774348ba0794b08"> 4495</a></span>&#160;<span class="preprocessor">#define UCMODE_1               (0x02)         </span><span class="comment">/* Sync. Mode: USCI Mode: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a57df40fcf2c24a4605e30a900d2b239e"> 4496</a></span>&#160;<span class="preprocessor">#define UCMODE_2               (0x04)         </span><span class="comment">/* Sync. Mode: USCI Mode: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a760c41f322f6e332a3bf8c5a269e1837"> 4497</a></span>&#160;<span class="preprocessor">#define UCMODE_3               (0x06)         </span><span class="comment">/* Sync. Mode: USCI Mode: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;</div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="comment">// UCAxCTL1 UART-Mode Control Bits</span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a847437387b4f7e066bece3a6d16dd629"> 4500</a></span>&#160;<span class="preprocessor">#define UCSSEL1                (0x80)         </span><span class="comment">/* USCI 0 Clock Source Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abf16135c2738ff3fc116ad82cf48c196"> 4501</a></span>&#160;<span class="preprocessor">#define UCSSEL0                (0x40)         </span><span class="comment">/* USCI 0 Clock Source Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae54706b57b264155a533ba8673b8ed96"> 4502</a></span>&#160;<span class="preprocessor">#define UCRXEIE                (0x20)         </span><span class="comment">/* RX Error interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac4f7aaa4d67ed80a4099d40e2dde3ccc"> 4503</a></span>&#160;<span class="preprocessor">#define UCBRKIE                (0x10)         </span><span class="comment">/* Break interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6d58a8e741c77478dafc016c41fd57b2"> 4504</a></span>&#160;<span class="preprocessor">#define UCDORM                 (0x08)         </span><span class="comment">/* Dormant (Sleep) Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acaeea39b1576322937c0b9fb40f25def"> 4505</a></span>&#160;<span class="preprocessor">#define UCTXADDR               (0x04)         </span><span class="comment">/* Send next Data as Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0cabfd22bb4e9eeec238096778f3481a"> 4506</a></span>&#160;<span class="preprocessor">#define UCTXBRK                (0x02)         </span><span class="comment">/* Send next Data as Break */</span><span class="preprocessor"></span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5ed16d537b5b0bc2315389cea834a1a0"> 4507</a></span>&#160;<span class="preprocessor">#define UCSWRST                (0x01)         </span><span class="comment">/* USCI Software Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="comment">// UCxxCTL1 SPI-Mode Control Bits</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="comment">//#define res               (0x20)    /* reserved */</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="comment">//#define res               (0x10)    /* reserved */</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="comment">//#define res               (0x08)    /* reserved */</span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="comment">//#define res               (0x04)    /* reserved */</span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="comment">//#define res               (0x02)    /* reserved */</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;</div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="comment">// UCBxCTL1 I2C-Mode Control Bits</span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="comment">//#define res               (0x20)    /* reserved */</span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a311c1dc057c97e3b6e6e8fafaa82ffcd"> 4518</a></span>&#160;<span class="preprocessor">#define UCTR                   (0x10)         </span><span class="comment">/* Transmit/Receive Select/Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9047505c0b45bd40203b5bcb99c0f9e4"> 4519</a></span>&#160;<span class="preprocessor">#define UCTXNACK               (0x08)         </span><span class="comment">/* Transmit NACK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f09a606879b645c1a3fd42d9cf30b97"> 4520</a></span>&#160;<span class="preprocessor">#define UCTXSTP                (0x04)         </span><span class="comment">/* Transmit STOP */</span><span class="preprocessor"></span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a29b01fc2d0d6715b33ba6f2d2a4e5e02"> 4521</a></span>&#160;<span class="preprocessor">#define UCTXSTT                (0x02)         </span><span class="comment">/* Transmit START */</span><span class="preprocessor"></span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afc67af00f443bcf35e6864137fc64056"> 4522</a></span>&#160;<span class="preprocessor">#define UCSSEL_0               (0x00)         </span><span class="comment">/* USCI 0 Clock Source: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a73c578a990628e924d98da6dffaf0629"> 4523</a></span>&#160;<span class="preprocessor">#define UCSSEL_1               (0x40)         </span><span class="comment">/* USCI 0 Clock Source: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1d80b08053e2c8dcad61e17d520da303"> 4524</a></span>&#160;<span class="preprocessor">#define UCSSEL_2               (0x80)         </span><span class="comment">/* USCI 0 Clock Source: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae659974d98f91adde08c264fe5fa8165"> 4525</a></span>&#160;<span class="preprocessor">#define UCSSEL_3               (0xC0)         </span><span class="comment">/* USCI 0 Clock Source: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a13fa9b9ab47cb8ae4eec8a0ab529b585"> 4526</a></span>&#160;<span class="preprocessor">#define UCSSEL__UCLK           (0x00)         </span><span class="comment">/* USCI 0 Clock Source: UCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0f626fe9582cd1346b2f6835b7b10925"> 4527</a></span>&#160;<span class="preprocessor">#define UCSSEL__ACLK           (0x40)         </span><span class="comment">/* USCI 0 Clock Source: ACLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abe57498c220324a8ac4e7e4a46328216"> 4528</a></span>&#160;<span class="preprocessor">#define UCSSEL__SMCLK          (0x80)         </span><span class="comment">/* USCI 0 Clock Source: SMCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;</div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="comment">/* UCAxMCTL Control Bits */</span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4408d07b05a23e57068b1d285503ce60"> 4531</a></span>&#160;<span class="preprocessor">#define UCBRF3                 (0x80)         </span><span class="comment">/* USCI First Stage Modulation Select 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a40a2661da2e5244abfe5e1c74a3aac4d"> 4532</a></span>&#160;<span class="preprocessor">#define UCBRF2                 (0x40)         </span><span class="comment">/* USCI First Stage Modulation Select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a17208d428772ae7445f645966181217a"> 4533</a></span>&#160;<span class="preprocessor">#define UCBRF1                 (0x20)         </span><span class="comment">/* USCI First Stage Modulation Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a36581e17f67455f5dc03be51ca47025c"> 4534</a></span>&#160;<span class="preprocessor">#define UCBRF0                 (0x10)         </span><span class="comment">/* USCI First Stage Modulation Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc6701b0c6d9c81ae08c96bd7e225aff"> 4535</a></span>&#160;<span class="preprocessor">#define UCBRS2                 (0x08)         </span><span class="comment">/* USCI Second Stage Modulation Select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac076b7ebd3abd116ea62a8936d517500"> 4536</a></span>&#160;<span class="preprocessor">#define UCBRS1                 (0x04)         </span><span class="comment">/* USCI Second Stage Modulation Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae27903702e6f9ebd4dfbf8fd323c0a88"> 4537</a></span>&#160;<span class="preprocessor">#define UCBRS0                 (0x02)         </span><span class="comment">/* USCI Second Stage Modulation Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0b03700b79b767caf7154e4e96d61276"> 4538</a></span>&#160;<span class="preprocessor">#define UCOS16                 (0x01)         </span><span class="comment">/* USCI 16-times Oversampling enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;</div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4fc653be8a64ea940d2cf2471d293dc9"> 4540</a></span>&#160;<span class="preprocessor">#define UCBRF_0                (0x00)         </span><span class="comment">/* USCI First Stage Modulation: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc7c7c82c39a1bfc744c7cc70fcf5538"> 4541</a></span>&#160;<span class="preprocessor">#define UCBRF_1                (0x10)         </span><span class="comment">/* USCI First Stage Modulation: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a963b53bdf37504320ec6a5139cc7938a"> 4542</a></span>&#160;<span class="preprocessor">#define UCBRF_2                (0x20)         </span><span class="comment">/* USCI First Stage Modulation: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a880cc6131eea504b1d153b8914651c22"> 4543</a></span>&#160;<span class="preprocessor">#define UCBRF_3                (0x30)         </span><span class="comment">/* USCI First Stage Modulation: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a361fac0c8b173e09cc852e023b6428dc"> 4544</a></span>&#160;<span class="preprocessor">#define UCBRF_4                (0x40)         </span><span class="comment">/* USCI First Stage Modulation: 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8035233f6f1e30ece00703060422490b"> 4545</a></span>&#160;<span class="preprocessor">#define UCBRF_5                (0x50)         </span><span class="comment">/* USCI First Stage Modulation: 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#add3ba091a140acdf8173f6f0585d6785"> 4546</a></span>&#160;<span class="preprocessor">#define UCBRF_6                (0x60)         </span><span class="comment">/* USCI First Stage Modulation: 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0d84224ce1273bb07de0fc61e3f0e4cf"> 4547</a></span>&#160;<span class="preprocessor">#define UCBRF_7                (0x70)         </span><span class="comment">/* USCI First Stage Modulation: 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaa5a4206271567279ffe60427e7674e4"> 4548</a></span>&#160;<span class="preprocessor">#define UCBRF_8                (0x80)         </span><span class="comment">/* USCI First Stage Modulation: 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7a93826ded110a057038c77b6f6505d1"> 4549</a></span>&#160;<span class="preprocessor">#define UCBRF_9                (0x90)         </span><span class="comment">/* USCI First Stage Modulation: 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aaf607b8775ece328fafb1c841a2d8959"> 4550</a></span>&#160;<span class="preprocessor">#define UCBRF_10               (0xA0)         </span><span class="comment">/* USCI First Stage Modulation: A */</span><span class="preprocessor"></span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a245fe9b5eeaea55856bcb9528196942c"> 4551</a></span>&#160;<span class="preprocessor">#define UCBRF_11               (0xB0)         </span><span class="comment">/* USCI First Stage Modulation: B */</span><span class="preprocessor"></span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1833b13696cdde3098b048b8cfcbcc3d"> 4552</a></span>&#160;<span class="preprocessor">#define UCBRF_12               (0xC0)         </span><span class="comment">/* USCI First Stage Modulation: C */</span><span class="preprocessor"></span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8e0c5e3778ca4add4e180ad11f972836"> 4553</a></span>&#160;<span class="preprocessor">#define UCBRF_13               (0xD0)         </span><span class="comment">/* USCI First Stage Modulation: D */</span><span class="preprocessor"></span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a22ee82a97b0f09bc0369ee12dd785267"> 4554</a></span>&#160;<span class="preprocessor">#define UCBRF_14               (0xE0)         </span><span class="comment">/* USCI First Stage Modulation: E */</span><span class="preprocessor"></span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac9c004757456785ee5c65b5e16d69bf6"> 4555</a></span>&#160;<span class="preprocessor">#define UCBRF_15               (0xF0)         </span><span class="comment">/* USCI First Stage Modulation: F */</span><span class="preprocessor"></span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;</div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a814c0b45d1f6fc0d1ce4ffb989ef4109"> 4557</a></span>&#160;<span class="preprocessor">#define UCBRS_0                (0x00)         </span><span class="comment">/* USCI Second Stage Modulation: 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adcfe685f67a15683b1729540697fd430"> 4558</a></span>&#160;<span class="preprocessor">#define UCBRS_1                (0x02)         </span><span class="comment">/* USCI Second Stage Modulation: 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aae9529b17505fc526b793694453a755c"> 4559</a></span>&#160;<span class="preprocessor">#define UCBRS_2                (0x04)         </span><span class="comment">/* USCI Second Stage Modulation: 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2a695a424a15af787bf22d46aae6af4e"> 4560</a></span>&#160;<span class="preprocessor">#define UCBRS_3                (0x06)         </span><span class="comment">/* USCI Second Stage Modulation: 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3c5dd6e1c6869863e15dc3ab96f6ee0e"> 4561</a></span>&#160;<span class="preprocessor">#define UCBRS_4                (0x08)         </span><span class="comment">/* USCI Second Stage Modulation: 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3e04e49c1a7f3c15f228317f82c271ab"> 4562</a></span>&#160;<span class="preprocessor">#define UCBRS_5                (0x0A)         </span><span class="comment">/* USCI Second Stage Modulation: 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad1fc9e86d44fbbd9dbfb340a3e04a224"> 4563</a></span>&#160;<span class="preprocessor">#define UCBRS_6                (0x0C)         </span><span class="comment">/* USCI Second Stage Modulation: 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a26ab12c05ce35bd334c9076407468bcd"> 4564</a></span>&#160;<span class="preprocessor">#define UCBRS_7                (0x0E)         </span><span class="comment">/* USCI Second Stage Modulation: 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="comment">/* UCAxSTAT Control Bits */</span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae085d44dc023baad3b7c17e8da7aa6a5"> 4567</a></span>&#160;<span class="preprocessor">#define UCLISTEN               (0x80)         </span><span class="comment">/* USCI Listen mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8eba4323e39b8f5b2fc6120b58310ba5"> 4568</a></span>&#160;<span class="preprocessor">#define UCFE                   (0x40)         </span><span class="comment">/* USCI Frame Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af6cb2162cfafbf147ec28f39bc356ba8"> 4569</a></span>&#160;<span class="preprocessor">#define UCOE                   (0x20)         </span><span class="comment">/* USCI Overrun Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae5eed65048711c570c134f944a13ab57"> 4570</a></span>&#160;<span class="preprocessor">#define UCPE                   (0x10)         </span><span class="comment">/* USCI Parity Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ada7b81fb11a9cafee09d8cdddbd1bd8a"> 4571</a></span>&#160;<span class="preprocessor">#define UCBRK                  (0x08)         </span><span class="comment">/* USCI Break received */</span><span class="preprocessor"></span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a84ad357d23c96c81325f76fcd79c646f"> 4572</a></span>&#160;<span class="preprocessor">#define UCRXERR                (0x04)         </span><span class="comment">/* USCI RX Error Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ada5d77bcc1b35c10a0bcc18eb29862eb"> 4573</a></span>&#160;<span class="preprocessor">#define UCADDR                 (0x02)         </span><span class="comment">/* USCI Address received Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9ae5503cf88ab5680e1bbb5f49e59e67"> 4574</a></span>&#160;<span class="preprocessor">#define UCBUSY                 (0x01)         </span><span class="comment">/* USCI Busy Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a83c683af4314d47842847c90c289f449"> 4575</a></span>&#160;<span class="preprocessor">#define UCIDLE                 (0x02)         </span><span class="comment">/* USCI Idle line detected Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="comment">/* UCBxSTAT Control Bits */</span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a34cb4b920b18fde5c1f2a2fe00a9fa89"> 4578</a></span>&#160;<span class="preprocessor">#define UCSCLLOW               (0x40)         </span><span class="comment">/* SCL low */</span><span class="preprocessor"></span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a365242c9fc30f5ee5135968394e580f7"> 4579</a></span>&#160;<span class="preprocessor">#define UCGC                   (0x20)         </span><span class="comment">/* General Call address received Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1d9592d79881ade638e6bbe2f5d19efa"> 4580</a></span>&#160;<span class="preprocessor">#define UCBBUSY                (0x10)         </span><span class="comment">/* Bus Busy Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;</div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment">/* UCAxIRTCTL Control Bits */</span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab4af2a43b89e2a5d5da389ddddab7862"> 4583</a></span>&#160;<span class="preprocessor">#define UCIRTXPL5              (0x80)         </span><span class="comment">/* IRDA Transmit Pulse Length 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8a91974e5e0e11d5f1f6621871b2aee4"> 4584</a></span>&#160;<span class="preprocessor">#define UCIRTXPL4              (0x40)         </span><span class="comment">/* IRDA Transmit Pulse Length 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a14deb1ebc9bb5db24444a90a7f47fea2"> 4585</a></span>&#160;<span class="preprocessor">#define UCIRTXPL3              (0x20)         </span><span class="comment">/* IRDA Transmit Pulse Length 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab8ddc881f9612939211f21663b873a82"> 4586</a></span>&#160;<span class="preprocessor">#define UCIRTXPL2              (0x10)         </span><span class="comment">/* IRDA Transmit Pulse Length 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2923815fcf54a0c125fa6e165ef09d4e"> 4587</a></span>&#160;<span class="preprocessor">#define UCIRTXPL1              (0x08)         </span><span class="comment">/* IRDA Transmit Pulse Length 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0fe03ec309cde7e68fcd071a5e4dc965"> 4588</a></span>&#160;<span class="preprocessor">#define UCIRTXPL0              (0x04)         </span><span class="comment">/* IRDA Transmit Pulse Length 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a91913c7686c3db97a2fcd5362b697d79"> 4589</a></span>&#160;<span class="preprocessor">#define UCIRTXCLK              (0x02)         </span><span class="comment">/* IRDA Transmit Pulse Clock Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a79bc9df6c8baa0e2cd1929e2244c8fc0"> 4590</a></span>&#160;<span class="preprocessor">#define UCIREN                 (0x01)         </span><span class="comment">/* IRDA Encoder/Decoder enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;</div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="comment">/* UCAxIRRCTL Control Bits */</span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a87d3b2fdebe96ec52bfc65000d765f9e"> 4593</a></span>&#160;<span class="preprocessor">#define UCIRRXFL5              (0x80)         </span><span class="comment">/* IRDA Receive Filter Length 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa83fd3a68ad9430c72c124964829d647"> 4594</a></span>&#160;<span class="preprocessor">#define UCIRRXFL4              (0x40)         </span><span class="comment">/* IRDA Receive Filter Length 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae8861eba5f1e56d2d7b3d92dc9b38493"> 4595</a></span>&#160;<span class="preprocessor">#define UCIRRXFL3              (0x20)         </span><span class="comment">/* IRDA Receive Filter Length 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1d4128ac2bf039306346144a065be92b"> 4596</a></span>&#160;<span class="preprocessor">#define UCIRRXFL2              (0x10)         </span><span class="comment">/* IRDA Receive Filter Length 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae14cc4e637b513c43f90f2ad9c27d8e2"> 4597</a></span>&#160;<span class="preprocessor">#define UCIRRXFL1              (0x08)         </span><span class="comment">/* IRDA Receive Filter Length 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afd5376421befbeaaff0989659acb89a7"> 4598</a></span>&#160;<span class="preprocessor">#define UCIRRXFL0              (0x04)         </span><span class="comment">/* IRDA Receive Filter Length 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aff6da73b1dfca37a6994b6239a41d3e3"> 4599</a></span>&#160;<span class="preprocessor">#define UCIRRXPL               (0x02)         </span><span class="comment">/* IRDA Receive Input Polarity */</span><span class="preprocessor"></span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0e49a3dac01669021d009ae679dc5d71"> 4600</a></span>&#160;<span class="preprocessor">#define UCIRRXFE               (0x01)         </span><span class="comment">/* IRDA Receive Filter enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;</div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="comment">/* UCAxABCTL Control Bits */</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="comment">//#define res               (0x80)    /* reserved */</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="comment">//#define res               (0x40)    /* reserved */</span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afb5328c617d763ceccd98432daacab20"> 4605</a></span>&#160;<span class="preprocessor">#define UCDELIM1               (0x20)         </span><span class="comment">/* Break Sync Delimiter 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab5f69bbf65646554040de549c8eec3f9"> 4606</a></span>&#160;<span class="preprocessor">#define UCDELIM0               (0x10)         </span><span class="comment">/* Break Sync Delimiter 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a330c3954a27b153b17b4a83815eb502b"> 4607</a></span>&#160;<span class="preprocessor">#define UCSTOE                 (0x08)         </span><span class="comment">/* Sync-Field Timeout error */</span><span class="preprocessor"></span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa02211aae2addea00ba79924f3b19045"> 4608</a></span>&#160;<span class="preprocessor">#define UCBTOE                 (0x04)         </span><span class="comment">/* Break Timeout error */</span><span class="preprocessor"></span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment">//#define res               (0x02)    /* reserved */</span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adeeeeed290c44855540b9ca36d71978f"> 4610</a></span>&#160;<span class="preprocessor">#define UCABDEN                (0x01)         </span><span class="comment">/* Auto Baud Rate detect enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="comment">/* UCBxI2COA Control Bits */</span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7ca82d1b80751597351fb7f9e7a42a19"> 4613</a></span>&#160;<span class="preprocessor">#define UCGCEN                 (0x8000)       </span><span class="comment">/* I2C General Call enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad1267b49d9249bf11e74031be96e31b8"> 4614</a></span>&#160;<span class="preprocessor">#define UCOA9                  (0x0200)       </span><span class="comment">/* I2C Own Address 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a702a180caec4004d3f9b0d010cd9ffd8"> 4615</a></span>&#160;<span class="preprocessor">#define UCOA8                  (0x0100)       </span><span class="comment">/* I2C Own Address 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a33df4713e6d3a7f213eab756bd4ad92f"> 4616</a></span>&#160;<span class="preprocessor">#define UCOA7                  (0x0080)       </span><span class="comment">/* I2C Own Address 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0724c1818b59a7fa568da48f3a50983a"> 4617</a></span>&#160;<span class="preprocessor">#define UCOA6                  (0x0040)       </span><span class="comment">/* I2C Own Address 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aca78f8b03492172d593c6a272533a000"> 4618</a></span>&#160;<span class="preprocessor">#define UCOA5                  (0x0020)       </span><span class="comment">/* I2C Own Address 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a076aebed65faeef44c4ffc1ac92a0c63"> 4619</a></span>&#160;<span class="preprocessor">#define UCOA4                  (0x0010)       </span><span class="comment">/* I2C Own Address 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a18c433d1f5cc8c90b57b06e6906def36"> 4620</a></span>&#160;<span class="preprocessor">#define UCOA3                  (0x0008)       </span><span class="comment">/* I2C Own Address 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a72c4b733295c5cd896c79638eaeae0b5"> 4621</a></span>&#160;<span class="preprocessor">#define UCOA2                  (0x0004)       </span><span class="comment">/* I2C Own Address 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aedf7d29569e22eaf504e9d19852edf27"> 4622</a></span>&#160;<span class="preprocessor">#define UCOA1                  (0x0002)       </span><span class="comment">/* I2C Own Address 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a71eac9172783e6d6d757eee9a2e1529a"> 4623</a></span>&#160;<span class="preprocessor">#define UCOA0                  (0x0001)       </span><span class="comment">/* I2C Own Address 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;</div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="comment">/* UCBxI2COA Control Bits */</span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa2d192c17d0e940a51e28a03bfe38b58"> 4626</a></span>&#160;<span class="preprocessor">#define UCOA7_L                (0x0080)       </span><span class="comment">/* I2C Own Address 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a708c06ddda05d2a740e3242bdb304d51"> 4627</a></span>&#160;<span class="preprocessor">#define UCOA6_L                (0x0040)       </span><span class="comment">/* I2C Own Address 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8d03c06d7bbdcca2be15e039f2cde027"> 4628</a></span>&#160;<span class="preprocessor">#define UCOA5_L                (0x0020)       </span><span class="comment">/* I2C Own Address 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e63f53590870c6c2f4a918c3c4df29e"> 4629</a></span>&#160;<span class="preprocessor">#define UCOA4_L                (0x0010)       </span><span class="comment">/* I2C Own Address 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5eb93c32f6d99a59240bdb634f38ae09"> 4630</a></span>&#160;<span class="preprocessor">#define UCOA3_L                (0x0008)       </span><span class="comment">/* I2C Own Address 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a39910f39ddebb891b0b1ab1b12419ca3"> 4631</a></span>&#160;<span class="preprocessor">#define UCOA2_L                (0x0004)       </span><span class="comment">/* I2C Own Address 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a21c0cecedb7de23aeb61a5fac461b328"> 4632</a></span>&#160;<span class="preprocessor">#define UCOA1_L                (0x0002)       </span><span class="comment">/* I2C Own Address 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a787f05608b7e54253d67637bc2eddf8f"> 4633</a></span>&#160;<span class="preprocessor">#define UCOA0_L                (0x0001)       </span><span class="comment">/* I2C Own Address 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="comment">/* UCBxI2COA Control Bits */</span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af1e9c50f01b78a7afe062d32bc12a30e"> 4636</a></span>&#160;<span class="preprocessor">#define UCGCEN_H               (0x0080)       </span><span class="comment">/* I2C General Call enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd56c75a1fb025ab9e88e26a90b0f7e4"> 4637</a></span>&#160;<span class="preprocessor">#define UCOA9_H                (0x0002)       </span><span class="comment">/* I2C Own Address 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a09862b727f612fb2a85bfd7e4309dd43"> 4638</a></span>&#160;<span class="preprocessor">#define UCOA8_H                (0x0001)       </span><span class="comment">/* I2C Own Address 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4f2c05616fa7a6f40976bfcfdb26484b"> 4641</a></span>&#160;<span class="preprocessor">#define UCSA9                  (0x0200)       </span><span class="comment">/* I2C Slave Address 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7c0e8b37403f927740711a4b6e96c587"> 4642</a></span>&#160;<span class="preprocessor">#define UCSA8                  (0x0100)       </span><span class="comment">/* I2C Slave Address 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4785e47a3bd98904891307075358506b"> 4643</a></span>&#160;<span class="preprocessor">#define UCSA7                  (0x0080)       </span><span class="comment">/* I2C Slave Address 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a41536b70ab3f0d5c8f44a21aa1c28fb6"> 4644</a></span>&#160;<span class="preprocessor">#define UCSA6                  (0x0040)       </span><span class="comment">/* I2C Slave Address 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aef723f772b964be95b1111c343454ad1"> 4645</a></span>&#160;<span class="preprocessor">#define UCSA5                  (0x0020)       </span><span class="comment">/* I2C Slave Address 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a813c806a3731761ac8a946585a44250d"> 4646</a></span>&#160;<span class="preprocessor">#define UCSA4                  (0x0010)       </span><span class="comment">/* I2C Slave Address 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1fd0206b817f75b420b231e3c00659ae"> 4647</a></span>&#160;<span class="preprocessor">#define UCSA3                  (0x0008)       </span><span class="comment">/* I2C Slave Address 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aad2fe387d794752fd2629628cd7f26aa"> 4648</a></span>&#160;<span class="preprocessor">#define UCSA2                  (0x0004)       </span><span class="comment">/* I2C Slave Address 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa5daaad6fd339addfb7fb9718d931bda"> 4649</a></span>&#160;<span class="preprocessor">#define UCSA1                  (0x0002)       </span><span class="comment">/* I2C Slave Address 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae299acfa6145b342f61f66151b69de10"> 4650</a></span>&#160;<span class="preprocessor">#define UCSA0                  (0x0001)       </span><span class="comment">/* I2C Slave Address 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac2d3afa1acc5767930194c099c13dd5a"> 4653</a></span>&#160;<span class="preprocessor">#define UCSA7_L                (0x0080)       </span><span class="comment">/* I2C Slave Address 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a56f059d88e0fc75da9a145c05f51fa63"> 4654</a></span>&#160;<span class="preprocessor">#define UCSA6_L                (0x0040)       </span><span class="comment">/* I2C Slave Address 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae2eb2fa656cb84e44317d23f6e625b5a"> 4655</a></span>&#160;<span class="preprocessor">#define UCSA5_L                (0x0020)       </span><span class="comment">/* I2C Slave Address 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a903b4f417728853b35198686a347d495"> 4656</a></span>&#160;<span class="preprocessor">#define UCSA4_L                (0x0010)       </span><span class="comment">/* I2C Slave Address 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7944488b1efae23bce5120523def3be2"> 4657</a></span>&#160;<span class="preprocessor">#define UCSA3_L                (0x0008)       </span><span class="comment">/* I2C Slave Address 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3e378ef2f3f39d946d5925c51b7b665c"> 4658</a></span>&#160;<span class="preprocessor">#define UCSA2_L                (0x0004)       </span><span class="comment">/* I2C Slave Address 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3fa579d6fe4d918bfa58eb9370d30991"> 4659</a></span>&#160;<span class="preprocessor">#define UCSA1_L                (0x0002)       </span><span class="comment">/* I2C Slave Address 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afa0a87b720017eabdf49647c7838b39b"> 4660</a></span>&#160;<span class="preprocessor">#define UCSA0_L                (0x0001)       </span><span class="comment">/* I2C Slave Address 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;</div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acaed3b240a46db34396f1b7ad2afd85a"> 4663</a></span>&#160;<span class="preprocessor">#define UCSA9_H                (0x0002)       </span><span class="comment">/* I2C Slave Address 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab7f2aed244b5c504fbd361c59db90b2b"> 4664</a></span>&#160;<span class="preprocessor">#define UCSA8_H                (0x0001)       </span><span class="comment">/* I2C Slave Address 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="comment">/* UCAxIE Control Bits */</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor">#define UCTXIE                 (0x0002)       </span><span class="comment">/* USCI Transmit Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define UCRXIE                 (0x0001)       </span><span class="comment">/* USCI Receive Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;</div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="comment">/* UCBxIE Control Bits */</span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a807b95c77966b1a98602f758dd3574c3"> 4671</a></span>&#160;<span class="preprocessor">#define UCNACKIE               (0x0020)       </span><span class="comment">/* NACK Condition interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af15d0aea857d03c13db91c4a9cc09d30"> 4672</a></span>&#160;<span class="preprocessor">#define UCALIE                 (0x0010)       </span><span class="comment">/* Arbitration Lost interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5582dba1b54706acaef2ee956de19b56"> 4673</a></span>&#160;<span class="preprocessor">#define UCSTPIE                (0x0008)       </span><span class="comment">/* STOP Condition interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac42e8480323eb6fb27540dbc63c4683d"> 4674</a></span>&#160;<span class="preprocessor">#define UCSTTIE                (0x0004)       </span><span class="comment">/* START Condition interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a6ca4c79c701e7f5505d1297702b1deb7"> 4675</a></span>&#160;<span class="preprocessor">#define UCTXIE                 (0x0002)       </span><span class="comment">/* USCI Transmit Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad98473de149e0c0eafdfe9c1d4e4bc13"> 4676</a></span>&#160;<span class="preprocessor">#define UCRXIE                 (0x0001)       </span><span class="comment">/* USCI Receive Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;</div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="comment">/* UCAxIFG Control Bits */</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#define UCTXIFG                (0x0002)       </span><span class="comment">/* USCI Transmit Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define UCRXIFG                (0x0001)       </span><span class="comment">/* USCI Receive Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="comment">/* UCBxIFG Control Bits */</span></div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abcf889d04bb8c7e834a6c97919a27206"> 4683</a></span>&#160;<span class="preprocessor">#define UCNACKIFG              (0x0020)       </span><span class="comment">/* NAK Condition interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1110f82dacad8e86491fe3a183ca6767"> 4684</a></span>&#160;<span class="preprocessor">#define UCALIFG                (0x0010)       </span><span class="comment">/* Arbitration Lost interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a58eea93e916c37e9a53b1a867a952460"> 4685</a></span>&#160;<span class="preprocessor">#define UCSTPIFG               (0x0008)       </span><span class="comment">/* STOP Condition interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adb0fe432e6af4f5e1e8074c10cfae5cf"> 4686</a></span>&#160;<span class="preprocessor">#define UCSTTIFG               (0x0004)       </span><span class="comment">/* START Condition interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a75aabfe7574015e407c4c33a8ed39b87"> 4687</a></span>&#160;<span class="preprocessor">#define UCTXIFG                (0x0002)       </span><span class="comment">/* USCI Transmit Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aec002d2c3f94454804b4438c0cddafe8"> 4688</a></span>&#160;<span class="preprocessor">#define UCRXIFG                (0x0001)       </span><span class="comment">/* USCI Receive Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="comment">/* USCI Definitions */</span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a46f6de64041bdd0523af9d653bd3d939"> 4691</a></span>&#160;<span class="preprocessor">#define USCI_NONE              (0x0000)       </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1377a640056f94dbbc03872478d2dd35"> 4692</a></span>&#160;<span class="preprocessor">#define USCI_UCRXIFG           (0x0002)       </span><span class="comment">/* USCI UCRXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a54e0fdd7d1c9d92a3579ca6bfc807b18"> 4693</a></span>&#160;<span class="preprocessor">#define USCI_UCTXIFG           (0x0004)       </span><span class="comment">/* USCI UCTXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8224b68ea3728b2f506e8866b7ebc805"> 4694</a></span>&#160;<span class="preprocessor">#define USCI_I2C_UCALIFG       (0x0002)       </span><span class="comment">/* USCI I2C Mode: UCALIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a596ff18ecfb547771443b154de66750f"> 4695</a></span>&#160;<span class="preprocessor">#define USCI_I2C_UCNACKIFG     (0x0004)       </span><span class="comment">/* USCI I2C Mode: UCNACKIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acf6bc5e7c75434543c77f0feb69bfe6b"> 4696</a></span>&#160;<span class="preprocessor">#define USCI_I2C_UCSTTIFG      (0x0006)       </span><span class="comment">/* USCI I2C Mode: UCSTTIFG*/</span><span class="preprocessor"></span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af5c1c13d3c62c626e11cffba71cad0ac"> 4697</a></span>&#160;<span class="preprocessor">#define USCI_I2C_UCSTPIFG      (0x0008)       </span><span class="comment">/* USCI I2C Mode: UCSTPIFG*/</span><span class="preprocessor"></span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aafa7fd3f28a878849528b7590ba6b03a"> 4698</a></span>&#160;<span class="preprocessor">#define USCI_I2C_UCRXIFG       (0x000A)       </span><span class="comment">/* USCI I2C Mode: UCRXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afbdd444514b867ce39ea944f51d3add9"> 4699</a></span>&#160;<span class="preprocessor">#define USCI_I2C_UCTXIFG       (0x000C)       </span><span class="comment">/* USCI I2C Mode: UCTXIFG */</span><span class="preprocessor"></span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;</div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="comment">* WATCHDOG TIMER A</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a153e8c8f63cce205eca73e7597220270"> 4704</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_WDT_A__                  </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aad05fdf578b3713ecfd0a225be742fb1"> 4705</a></span>&#160;<span class="preprocessor">#define __MSP430_BASEADDRESS_WDT_A__ 0x0150</span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aad1b72322c71d7f9ab7e0e809655eed3"> 4706</a></span>&#160;<span class="preprocessor">#define WDT_A_BASE             __MSP430_BASEADDRESS_WDT_A__</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;</div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<a class="code" href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(WDTCTL);                            <span class="comment">/* Watchdog Timer Control */</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(WDTCTL_L);                           <span class="comment">/* Watchdog Timer Control */</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<a class="code" href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(WDTCTL_H);                           <span class="comment">/* Watchdog Timer Control */</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment">/* The bit names have been prefixed with &quot;WDT&quot; */</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="comment">/* WDTCTL Control Bits */</span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36"> 4713</a></span>&#160;<span class="preprocessor">#define WDTIS0                 (0x0001)       </span><span class="comment">/* WDT - Timer Interval Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7267af954dbc64c6569376baf2624fcd"> 4714</a></span>&#160;<span class="preprocessor">#define WDTIS1                 (0x0002)       </span><span class="comment">/* WDT - Timer Interval Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a81136418b6577d7314f0b47d32093401"> 4715</a></span>&#160;<span class="preprocessor">#define WDTIS2                 (0x0004)       </span><span class="comment">/* WDT - Timer Interval Select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94"> 4716</a></span>&#160;<span class="preprocessor">#define WDTCNTCL               (0x0008)       </span><span class="comment">/* WDT - Timer Clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8515ee8943dee4b6402faffe8482266f"> 4717</a></span>&#160;<span class="preprocessor">#define WDTTMSEL               (0x0010)       </span><span class="comment">/* WDT - Timer Mode Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0206b1a722f01da26652f8b9403bf706"> 4718</a></span>&#160;<span class="preprocessor">#define WDTSSEL0               (0x0020)       </span><span class="comment">/* WDT - Timer Clock Source Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0fa491348630f0b0001a24ec9a0d2df6"> 4719</a></span>&#160;<span class="preprocessor">#define WDTSSEL1               (0x0040)       </span><span class="comment">/* WDT - Timer Clock Source Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a828ad95ff2264e83fff9d2442e11d0a4"> 4720</a></span>&#160;<span class="preprocessor">#define WDTHOLD                (0x0080)       </span><span class="comment">/* WDT - Timer hold */</span><span class="preprocessor"></span></div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;</div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="comment">/* WDTCTL Control Bits */</span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a114d6cf83a00f06631ef737d9924a9a4"> 4723</a></span>&#160;<span class="preprocessor">#define WDTIS0_L               (0x0001)       </span><span class="comment">/* WDT - Timer Interval Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aadb79f695639192192b31748b58d4f00"> 4724</a></span>&#160;<span class="preprocessor">#define WDTIS1_L               (0x0002)       </span><span class="comment">/* WDT - Timer Interval Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeb4754dce12bd3d0beb711f1ed586597"> 4725</a></span>&#160;<span class="preprocessor">#define WDTIS2_L               (0x0004)       </span><span class="comment">/* WDT - Timer Interval Select 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acabd203a418fdb3b55f4d39936e0ef00"> 4726</a></span>&#160;<span class="preprocessor">#define WDTCNTCL_L             (0x0008)       </span><span class="comment">/* WDT - Timer Clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acbf5c47b2c1b495728a47fca4cf218c7"> 4727</a></span>&#160;<span class="preprocessor">#define WDTTMSEL_L             (0x0010)       </span><span class="comment">/* WDT - Timer Mode Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a68f120130540cb8b5a16b7308905618b"> 4728</a></span>&#160;<span class="preprocessor">#define WDTSSEL0_L             (0x0020)       </span><span class="comment">/* WDT - Timer Clock Source Select 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afcb1db0be8f682de13462aaab6828a66"> 4729</a></span>&#160;<span class="preprocessor">#define WDTSSEL1_L             (0x0040)       </span><span class="comment">/* WDT - Timer Clock Source Select 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae608f8908c8b88d33c871e8eb1f08809"> 4730</a></span>&#160;<span class="preprocessor">#define WDTHOLD_L              (0x0080)       </span><span class="comment">/* WDT - Timer hold */</span><span class="preprocessor"></span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;</div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a23abcd1f3bd7f79a552481e21dc97f86"> 4732</a></span>&#160;<span class="preprocessor">#define WDTPW                  (0x5A00)</span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;</div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad4344e99513ef0c97fe3d82e5f19fbce"> 4734</a></span>&#160;<span class="preprocessor">#define WDTIS_0                (0*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /2G */</span><span class="preprocessor"></span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad419fd7daba845f5a844bb312128942d"> 4735</a></span>&#160;<span class="preprocessor">#define WDTIS_1                (1*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /128M */</span><span class="preprocessor"></span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8f7c07569badf9caaa17c92878b60f79"> 4736</a></span>&#160;<span class="preprocessor">#define WDTIS_2                (2*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /8192k */</span><span class="preprocessor"></span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afa486b8fb8a6c389a281ad295be2112e"> 4737</a></span>&#160;<span class="preprocessor">#define WDTIS_3                (3*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /512k */</span><span class="preprocessor"></span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acc674820fbf1a5caf571a0f1f1e561d1"> 4738</a></span>&#160;<span class="preprocessor">#define WDTIS_4                (4*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /32k */</span><span class="preprocessor"></span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad436e5db9e5d4644d0fea5e9e8974121"> 4739</a></span>&#160;<span class="preprocessor">#define WDTIS_5                (5*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /8192 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a59cdc6b85521efbc5670a68a322f9c59"> 4740</a></span>&#160;<span class="preprocessor">#define WDTIS_6                (6*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a71542fd9695a3cfec3db23112cf9c73d"> 4741</a></span>&#160;<span class="preprocessor">#define WDTIS_7                (7*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ace554c323bb109ac5eeb11331face467"> 4742</a></span>&#160;<span class="preprocessor">#define WDTIS__2G              (0*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /2G */</span><span class="preprocessor"></span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a5e20ac12d3387bea286e5727221231f6"> 4743</a></span>&#160;<span class="preprocessor">#define WDTIS__128M            (1*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /128M */</span><span class="preprocessor"></span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a112e314dca55be7d8a165b98035695ed"> 4744</a></span>&#160;<span class="preprocessor">#define WDTIS__8192K           (2*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /8192k */</span><span class="preprocessor"></span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#abd6f768026df1be247dce267b9acf01f"> 4745</a></span>&#160;<span class="preprocessor">#define WDTIS__512K            (3*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /512k */</span><span class="preprocessor"></span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab4e447b7eb99626de9023dfd45a7ff24"> 4746</a></span>&#160;<span class="preprocessor">#define WDTIS__32K             (4*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /32k */</span><span class="preprocessor"></span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0441912e98d06ff722fa49df8497d118"> 4747</a></span>&#160;<span class="preprocessor">#define WDTIS__8192            (5*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /8192 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0cd332ff8ac6ea6470703013eefd5d94"> 4748</a></span>&#160;<span class="preprocessor">#define WDTIS__512             (6*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a2be71b51892d0d8df2970df699f4d45f"> 4749</a></span>&#160;<span class="preprocessor">#define WDTIS__64              (7*0x0001u)    </span><span class="comment">/* WDT - Timer Interval Select: /64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;</div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa3e5e48fd896c1bb1b5a8f5a87aacbd8"> 4751</a></span>&#160;<span class="preprocessor">#define WDTSSEL_0              (0*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: SMCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad3823c38958f53abb4cdcae9ad063471"> 4752</a></span>&#160;<span class="preprocessor">#define WDTSSEL_1              (1*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: ACLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9b0f69147bc04a806056d23711d3e883"> 4753</a></span>&#160;<span class="preprocessor">#define WDTSSEL_2              (2*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: VLO_CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae34548009de80f955195f27ecf843dea"> 4754</a></span>&#160;<span class="preprocessor">#define WDTSSEL_3              (3*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7a85cee2c94cc958d2b37b8944d071e2"> 4755</a></span>&#160;<span class="preprocessor">#define WDTSSEL__SMCLK         (0*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: SMCLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a894b918149fa06ef63d0a4ca835287f3"> 4756</a></span>&#160;<span class="preprocessor">#define WDTSSEL__ACLK          (1*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: ACLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61e6baec23528e9b6eb9a2ba37a7fa38"> 4757</a></span>&#160;<span class="preprocessor">#define WDTSSEL__VLO           (2*0x0020u)    </span><span class="comment">/* WDT - Timer Clock Source Select: VLO_CLK */</span><span class="preprocessor"></span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;</div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="comment">/* WDT-interval times [1ms] coded with Bits 0-2 */</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8ad7fce92237f747de12fe7c4b39bc04"> 4761</a></span>&#160;<span class="preprocessor">#define WDT_MDLY_32         (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2)                         </span><span class="comment">/* 32ms interval (default) */</span><span class="preprocessor"></span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4ec025dd4289bf1e2083e0563136268b"> 4762</a></span>&#160;<span class="preprocessor">#define WDT_MDLY_8          (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS0)                  </span><span class="comment">/* 8ms     &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ace11c301d6e1e3162b1239d645e97c5b"> 4763</a></span>&#160;<span class="preprocessor">#define WDT_MDLY_0_5        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS1)                  </span><span class="comment">/* 0.5ms   &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ab02c656e88af035996ea5917077426bc"> 4764</a></span>&#160;<span class="preprocessor">#define WDT_MDLY_0_064      (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTIS1+WDTIS0)           </span><span class="comment">/* 0.064ms &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1344f6dc6d787174163e1b46473428b6"> 4766</a></span>&#160;<span class="preprocessor">#define WDT_ADLY_1000       (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0)                </span><span class="comment">/* 1000ms  &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1031d4a9a951dd04b6c2bafe5875ac2e"> 4767</a></span>&#160;<span class="preprocessor">#define WDT_ADLY_250        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS0)         </span><span class="comment">/* 250ms   &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a125e7b704eaea55d87677f75bdb29feb"> 4768</a></span>&#160;<span class="preprocessor">#define WDT_ADLY_16         (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1)         </span><span class="comment">/* 16ms    &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a58991561855e4927b3ffb5c407765859"> 4769</a></span>&#160;<span class="preprocessor">#define WDT_ADLY_1_9        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS2+WDTSSEL0+WDTIS1+WDTIS0)  </span><span class="comment">/* 1.9ms   &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="comment">/* Watchdog mode -&gt; reset after expired time */</span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8b86276617a1a7feebb81218ab4cd3b0"> 4772</a></span>&#160;<span class="preprocessor">#define WDT_MRST_32         (WDTPW+WDTCNTCL+WDTIS2)                                  </span><span class="comment">/* 32ms interval (default) */</span><span class="preprocessor"></span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a15214cc0e5d6c6834399c3a7c40386e3"> 4773</a></span>&#160;<span class="preprocessor">#define WDT_MRST_8          (WDTPW+WDTCNTCL+WDTIS2+WDTIS0)                           </span><span class="comment">/* 8ms     &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1e377d6605a1694ad61a723b8941b206"> 4774</a></span>&#160;<span class="preprocessor">#define WDT_MRST_0_5        (WDTPW+WDTCNTCL+WDTIS2+WDTIS1)                           </span><span class="comment">/* 0.5ms   &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a799f88f6dae1d6cb6fb57b6e61fdefef"> 4775</a></span>&#160;<span class="preprocessor">#define WDT_MRST_0_064      (WDTPW+WDTCNTCL+WDTIS2+WDTIS1+WDTIS0)                    </span><span class="comment">/* 0.064ms &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ad8076d3f6c36282c3e866c910717b3ce"> 4777</a></span>&#160;<span class="preprocessor">#define WDT_ARST_1000       (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2)                         </span><span class="comment">/* 1000ms  &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa4545588dd3b5430f07b9b3397c70698"> 4778</a></span>&#160;<span class="preprocessor">#define WDT_ARST_250        (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS0)                  </span><span class="comment">/* 250ms   &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3dd4fb072594e97a48042f9716180c08"> 4779</a></span>&#160;<span class="preprocessor">#define WDT_ARST_16         (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS1)                  </span><span class="comment">/* 16ms    &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac28cfe91830b1e7f71269bf39f307928"> 4780</a></span>&#160;<span class="preprocessor">#define WDT_ARST_1_9        (WDTPW+WDTCNTCL+WDTSSEL0+WDTIS2+WDTIS1+WDTIS0)           </span><span class="comment">/* 1.9ms   &quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;</div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;</div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="comment">* TLV Descriptors</span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0bc48132eb990536a25383fd032baeec"> 4786</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_TLV__                    </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a90ebe81c73e5c54216ddfd624972a1e9"> 4787</a></span>&#160;<span class="preprocessor">#define TLV_BASE               __MSP430_BASEADDRESS_TLV__</span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;</div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a9a084129ab89c49fe27a2ead430a9cfa"> 4789</a></span>&#160;<span class="preprocessor">#define TLV_CRC_LENGTH         (0x1A01)       </span><span class="comment">/* CRC length of the TLV structure */</span><span class="preprocessor"></span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a774dd60a201274d297f0c821ec9eb943"> 4790</a></span>&#160;<span class="preprocessor">#define TLV_CRC_VALUE          (0x1A02)       </span><span class="comment">/* CRC value of the TLV structure */</span><span class="preprocessor"></span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a3f2902197dc6ef9f691916b1454006ca"> 4791</a></span>&#160;<span class="preprocessor">#define TLV_START              (0x1A08)       </span><span class="comment">/* Start Address of the TLV structure */</span><span class="preprocessor"></span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ac95ecb647a4c1f1cc41685af4248b58d"> 4792</a></span>&#160;<span class="preprocessor">#define TLV_END                (0x1AFF)       </span><span class="comment">/* End Address of the TLV structure */</span><span class="preprocessor"></span></div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;</div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#adfce44c423e1a442442325211403dbd2"> 4794</a></span>&#160;<span class="preprocessor">#define TLV_LDTAG              (0x01)         </span><span class="comment">/*  Legacy descriptor (1xx, 2xx, 4xx families) */</span><span class="preprocessor"></span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aece20c9fedfc40f829fba7bbe11c4772"> 4795</a></span>&#160;<span class="preprocessor">#define TLV_PDTAG              (0x02)         </span><span class="comment">/*  Peripheral discovery descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afc5e3f9b2bccb75bad5652c44e395dac"> 4796</a></span>&#160;<span class="preprocessor">#define TLV_Reserved3          (0x03)         </span><span class="comment">/*  Future usage */</span><span class="preprocessor"></span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4741ab60ec343caf1f262d2aa942f43f"> 4797</a></span>&#160;<span class="preprocessor">#define TLV_Reserved4          (0x04)         </span><span class="comment">/*  Future usage */</span><span class="preprocessor"></span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afe47d4196e2c9ea6638a7e946b4d43a7"> 4798</a></span>&#160;<span class="preprocessor">#define TLV_BLANK              (0x05)         </span><span class="comment">/*  Blank descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae44afc4b678039295dddb989012aa0c8"> 4799</a></span>&#160;<span class="preprocessor">#define TLV_Reserved6          (0x06)         </span><span class="comment">/*  Future usage */</span><span class="preprocessor"></span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a22a9fa59a7d8e3727234864bcb82c316"> 4800</a></span>&#160;<span class="preprocessor">#define TLV_Reserved7          (0x07)         </span><span class="comment">/*  Serial Number */</span><span class="preprocessor"></span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aeaec1507ca60b9cefdd050d3d8760778"> 4801</a></span>&#160;<span class="preprocessor">#define TLV_DIERECORD          (0x08)         </span><span class="comment">/*  Die Record  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a74b01a17793b5bde9e6e16001996e3b4"> 4802</a></span>&#160;<span class="preprocessor">#define TLV_ADCCAL             (0x11)         </span><span class="comment">/*  ADC12 calibration */</span><span class="preprocessor"></span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a705977844312a275696f04a03d0f8342"> 4803</a></span>&#160;<span class="preprocessor">#define TLV_ADC12CAL           (0x11)         </span><span class="comment">/*  ADC12 calibration */</span><span class="preprocessor"></span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a437b56896ac8bbd6a752a8a41c9af769"> 4804</a></span>&#160;<span class="preprocessor">#define TLV_ADC10CAL           (0x13)         </span><span class="comment">/*  ADC10 calibration */</span><span class="preprocessor"></span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aee14810940aa9ee4f2543886d1cb2253"> 4805</a></span>&#160;<span class="preprocessor">#define TLV_REFCAL             (0x12)         </span><span class="comment">/*  REF calibration */</span><span class="preprocessor"></span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ace35a875a10e42a450af150d7ee54788"> 4806</a></span>&#160;<span class="preprocessor">#define TLV_TAGEXT             (0xFE)         </span><span class="comment">/*  Tag extender */</span><span class="preprocessor"></span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a4a5e6daa859fbdab835deb50cc02d935"> 4807</a></span>&#160;<span class="preprocessor">#define TLV_TAGEND             (0xFF)         //  Tag End of Table</span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;</div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="comment">* Interrupt Vectors (offset from 0xFF80)</span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;</div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">#pragma diag_suppress 1107</span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af5d9b2ff8a57d56b639d3ad670116757"> 4814</a></span>&#160;<span class="preprocessor">#define VECTOR_NAME(name)             name##_ptr</span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a1dc596b181345ba4a55863d2b9d20270"> 4815</a></span>&#160;<span class="preprocessor">#define EMIT_PRAGMA(x)                _Pragma(#x)</span></div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afd0fe1696cf4ad417a75a631c780a32f"> 4816</a></span>&#160;<span class="preprocessor">#define CREATE_VECTOR(name)           void * const VECTOR_NAME(name) = (void *)(long)&amp;name</span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#afca7bef61e92acd9c422728386d2c46b"> 4817</a></span>&#160;<span class="preprocessor">#define PLACE_VECTOR(vector,section)  EMIT_PRAGMA(DATA_SECTION(vector,section))</span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a584631e796a416e96df9346eab62dd3b"> 4818</a></span>&#160;<span class="preprocessor">#define PLACE_INTERRUPT(func)         EMIT_PRAGMA(CODE_SECTION(func,&quot;.text:_isr&quot;))</span></div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aab94346c461d7b7df781f7c5216d4bd8"> 4819</a></span>&#160;<span class="preprocessor">#define ISR_VECTOR(func,offset)       CREATE_VECTOR(func); \</span></div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="preprocessor">                                      PLACE_VECTOR(VECTOR_NAME(func), offset) \</span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">                                      PLACE_INTERRUPT(func)</span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;</div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;</div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define AES_VECTOR              &quot;.int45&quot;                     </span><span class="comment">/* 0xFFDA AES */</span><span class="preprocessor"></span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a758730296039a2fcdc3e8916051a1059"> 4827</a></span>&#160;<span class="preprocessor">#define AES_VECTOR              (45 * 1u)                    </span><span class="comment">/* 0xFFDA AES */</span><span class="preprocessor"></span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="preprocessor">#define RTC_VECTOR              &quot;.int46&quot;                     </span><span class="comment">/* 0xFFDC RTC */</span><span class="preprocessor"></span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#af6d851a02f2f4e422a158d67cfc574da"> 4832</a></span>&#160;<span class="preprocessor">#define RTC_VECTOR              (46 * 1u)                    </span><span class="comment">/* 0xFFDC RTC */</span><span class="preprocessor"></span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="preprocessor">#define LCD_B_VECTOR            &quot;.int47&quot;                     </span><span class="comment">/* 0xFFDE LCD B */</span><span class="preprocessor"></span></div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acb987237efa7669fb04cab6273b8ae52"> 4837</a></span>&#160;<span class="preprocessor">#define LCD_B_VECTOR            (47 * 1u)                    </span><span class="comment">/* 0xFFDE LCD B */</span><span class="preprocessor"></span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor">#define PORT2_VECTOR            &quot;.int48&quot;                     </span><span class="comment">/* 0xFFE0 Port 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a82eb955e26de3c6554a0e3f6e17f9eca"> 4842</a></span>&#160;<span class="preprocessor">#define PORT2_VECTOR            (48 * 1u)                    </span><span class="comment">/* 0xFFE0 Port 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="preprocessor">#define PORT1_VECTOR            &quot;.int49&quot;                     </span><span class="comment">/* 0xFFE2 Port 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a204547eb1ab05f8dee4857f39aa82479"> 4847</a></span>&#160;<span class="preprocessor">#define PORT1_VECTOR            (49 * 1u)                    </span><span class="comment">/* 0xFFE2 Port 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define TIMER1_A1_VECTOR        &quot;.int50&quot;                     </span><span class="comment">/* 0xFFE4 Timer1_A3 CC1-2, TA1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a8a8138a4f0e30cb9c329341e4c1575d0"> 4852</a></span>&#160;<span class="preprocessor">#define TIMER1_A1_VECTOR        (50 * 1u)                    </span><span class="comment">/* 0xFFE4 Timer1_A3 CC1-2, TA1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor">#define TIMER1_A0_VECTOR        &quot;.int51&quot;                     </span><span class="comment">/* 0xFFE6 Timer1_A3 CC0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a387f95c93fd4281080a6b0c94b89fced"> 4857</a></span>&#160;<span class="preprocessor">#define TIMER1_A0_VECTOR        (51 * 1u)                    </span><span class="comment">/* 0xFFE6 Timer1_A3 CC0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define DMA_VECTOR              &quot;.int52&quot;                     </span><span class="comment">/* 0xFFE8 DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#aa0ee75bfd34b358ee58effe191ef693f"> 4862</a></span>&#160;<span class="preprocessor">#define DMA_VECTOR              (52 * 1u)                    </span><span class="comment">/* 0xFFE8 DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor">#define CC1101_VECTOR           &quot;.int53&quot;                     </span><span class="comment">/* 0xFFEA CC1101 Radio Interface */</span><span class="preprocessor"></span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a781d63ad47c6481d7159e70d024f71c3"> 4867</a></span>&#160;<span class="preprocessor">#define CC1101_VECTOR           (53 * 1u)                    </span><span class="comment">/* 0xFFEA CC1101 Radio Interface */</span><span class="preprocessor"></span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define TIMER0_A1_VECTOR        &quot;.int54&quot;                     </span><span class="comment">/* 0xFFEC Timer0_A5 CC1-4, TA */</span><span class="preprocessor"></span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a46deb446c20edb894a9deda8e495733b"> 4872</a></span>&#160;<span class="preprocessor">#define TIMER0_A1_VECTOR        (54 * 1u)                    </span><span class="comment">/* 0xFFEC Timer0_A5 CC1-4, TA */</span><span class="preprocessor"></span></div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor">#define TIMER0_A0_VECTOR        &quot;.int55&quot;                     </span><span class="comment">/* 0xFFEE Timer0_A5 CC0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a778d35020527d2525a75001a03500936"> 4877</a></span>&#160;<span class="preprocessor">#define TIMER0_A0_VECTOR        (55 * 1u)                    </span><span class="comment">/* 0xFFEE Timer0_A5 CC0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor">#define ADC12_VECTOR            &quot;.int56&quot;                     </span><span class="comment">/* 0xFFF0 ADC */</span><span class="preprocessor"></span></div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a61349726db734bbc023b5d4817f79bae"> 4882</a></span>&#160;<span class="preprocessor">#define ADC12_VECTOR            (56 * 1u)                    </span><span class="comment">/* 0xFFF0 ADC */</span><span class="preprocessor"></span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor">#define USCI_B0_VECTOR          &quot;.int57&quot;                     </span><span class="comment">/* 0xFFF2 USCI B0 Receive/Transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae991bbe7fc65addcefd5660aadf073a8"> 4887</a></span>&#160;<span class="preprocessor">#define USCI_B0_VECTOR          (57 * 1u)                    </span><span class="comment">/* 0xFFF2 USCI B0 Receive/Transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define USCI_A0_VECTOR          &quot;.int58&quot;                     </span><span class="comment">/* 0xFFF4 USCI A0 Receive/Transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#acef79da6b635c8e512a43bd17dd90f49"> 4892</a></span>&#160;<span class="preprocessor">#define USCI_A0_VECTOR          (58 * 1u)                    </span><span class="comment">/* 0xFFF4 USCI A0 Receive/Transmit */</span><span class="preprocessor"></span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define WDT_VECTOR              &quot;.int59&quot;                     </span><span class="comment">/* 0xFFF6 Watchdog Timer */</span><span class="preprocessor"></span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a99907a0eaf5b956c3583ba1b9756169e"> 4897</a></span>&#160;<span class="preprocessor">#define WDT_VECTOR              (59 * 1u)                    </span><span class="comment">/* 0xFFF6 Watchdog Timer */</span><span class="preprocessor"></span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define COMP_B_VECTOR           &quot;.int60&quot;                     </span><span class="comment">/* 0xFFF8 Comparator B */</span><span class="preprocessor"></span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#ae38103d18d46e20d63713a8fa3cee295"> 4902</a></span>&#160;<span class="preprocessor">#define COMP_B_VECTOR           (60 * 1u)                    </span><span class="comment">/* 0xFFF8 Comparator B */</span><span class="preprocessor"></span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor">#define UNMI_VECTOR             &quot;.int61&quot;                     </span><span class="comment">/* 0xFFFA User Non-maskable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a0d3fc80237fb6f018d704bf936a53a06"> 4907</a></span>&#160;<span class="preprocessor">#define UNMI_VECTOR             (61 * 1u)                    </span><span class="comment">/* 0xFFFA User Non-maskable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">#define SYSNMI_VECTOR           &quot;.int62&quot;                     </span><span class="comment">/* 0xFFFC System Non-maskable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a020db131bb32d70248757a51594f6900"> 4912</a></span>&#160;<span class="preprocessor">#define SYSNMI_VECTOR           (62 * 1u)                    </span><span class="comment">/* 0xFFFC System Non-maskable */</span><span class="preprocessor"></span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#ifdef __ASM_HEADER__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">#define RESET_VECTOR            &quot;.reset&quot;                     </span><span class="comment">/* 0xFFFE Reset [Highest Priority] */</span><span class="preprocessor"></span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="cc430f6137_8h.html#a7510be19d0a99129f884c189b7601c75"> 4917</a></span>&#160;<span class="preprocessor">#define RESET_VECTOR            (63 * 1u)                    </span><span class="comment">/* 0xFFFE Reset [Highest Priority] */</span><span class="preprocessor"></span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;</div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="comment">/************************************************************</span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="comment">* End of Modules</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="comment">************************************************************/</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;</div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;}</div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* extern &quot;C&quot; */</span><span class="preprocessor"></span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #ifndef __cc430x613x */</span><span class="preprocessor"></span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;</div><div class="ttc" id="cc430f6137_8h_html_a7001ea86bed0278790eae2a226143288"><div class="ttname"><a href="cc430f6137_8h.html#a7001ea86bed0278790eae2a226143288">__SFR_FARPTR</a></div><div class="ttdeci">void(* __SFR_FARPTR)()</div><div class="ttdef"><b>Definition:</b> cc430f6137.h:76</div></div>
<div class="ttc" id="cc430f6137_8h_html_a315dd8ba89e8428ca9c187eb5ba23e4f"><div class="ttname"><a href="cc430f6137_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a></div><div class="ttdeci">#define SFR_8BIT(address)</div><div class="ttdef"><b>Definition:</b> cc430f6137.h:73</div></div>
<div class="ttc" id="cc430f6137_8h_html_a0167481d5c433235268ca36add63d03b"><div class="ttname"><a href="cc430f6137_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a></div><div class="ttdeci">#define SFR_16BIT(address)</div><div class="ttdef"><b>Definition:</b> cc430f6137.h:74</div></div>
<div class="ttc" id="cc430f6137_8h_html_afe3e4a9a37574b45e8946150a84e4f11"><div class="ttname"><a href="cc430f6137_8h.html#afe3e4a9a37574b45e8946150a84e4f11">SFR_20BIT</a></div><div class="ttdeci">#define SFR_20BIT(address)</div><div class="ttdef"><b>Definition:</b> cc430f6137.h:77</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="cc430f6137_8h.html">cc430f6137.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.12 </li>
  </ul>
</div>
</body>
</html>
