INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/AnodeDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AnodeDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/CharacterDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CharacterDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/ConstCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debouncer
INFO: [VRFC 10-2458] undeclared symbol enabled, assumed default net type wire [C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Debouncer.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/FourDigitDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-2458] undeclared symbol new_clk, assumed default net type wire [C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/FourDigitDriver.v:23]
INFO: [VRFC 10-2458] undeclared symbol button, assumed default net type wire [C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/FourDigitDriver.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Hold_to_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hold_to_step
WARNING: [VRFC 10-3676] redeclaration of ansi port 'spike' is not allowed [C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Hold_to_step.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/LEDdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Sender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sender
WARNING: [VRFC 10-3676] redeclaration of ansi port 'TxD' is not allowed [C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Sender.v:3]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'button_step' is not allowed [C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Sender.v:4]
INFO: [VRFC 10-2458] undeclared symbol Enable_debounced, assumed default net type wire [C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Sender.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/baud_controller_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_controller_r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/baud_controller_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_controller_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/display_listener.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_listener
WARNING: [VRFC 10-3676] redeclaration of ansi port 'TxD' is not allowed [C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/display_listener.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/Display_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Sender
