#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb 27 00:39:48 2018
# Process ID: 12628
# Current directory: C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1
# Command line: vivado.exe -log Scaler_Streamer_Top_Block.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Scaler_Streamer_Top_Block.tcl
# Log file: C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1/Scaler_Streamer_Top_Block.vds
# Journal file: C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Scaler_Streamer_Top_Block.tcl -notrace
Command: synth_design -top Scaler_Streamer_Top_Block -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7628 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 398.086 ; gain = 97.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Scaler_Streamer_Top_Block' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Scaler_Streamer_Top_Block.v:23]
	Parameter WAIT_FOR_START bound to: 12 - type: integer 
	Parameter STREAMING bound to: 1 - type: integer 
	Parameter READ_HOST_DATA bound to: 2 - type: integer 
	Parameter PROCESS_HOST_DATA bound to: 3 - type: integer 
	Parameter RESET bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/clk_div.v:24]
	Parameter DIVIDER bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/clk_div.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized0' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/clk_div.v:24]
	Parameter DIVIDER bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized0' (1#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/clk_div.v:24]
INFO: [Synth 8-638] synthesizing module 'camera_top' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_top.v:23]
INFO: [Synth 8-638] synthesizing module 'cam_reg_config' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/cam_reg_config.v:25]
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter SEND_DATA bound to: 2 - type: integer 
	Parameter DONE bound to: 3 - type: integer 
	Parameter WAIT bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/cam_reg_config.v:62]
INFO: [Synth 8-256] done synthesizing module 'cam_reg_config' (2#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/cam_reg_config.v:25]
INFO: [Synth 8-638] synthesizing module 'camera_reg' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_reg.v:25]
INFO: [Synth 8-256] done synthesizing module 'camera_reg' (3#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_reg.v:25]
INFO: [Synth 8-638] synthesizing module 'sccb' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/sccb.v:240]
	Parameter CLK_FREQ bound to: 25000000 - type: integer 
	Parameter SCCB_FREQ bound to: 100000 - type: integer 
	Parameter CAMERA_ID_W bound to: 8'b01000010 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter START_TX bound to: 2 - type: integer 
	Parameter START_DATA_TX bound to: 3 - type: integer 
	Parameter LOAD_DATA1 bound to: 4 - type: integer 
	Parameter LOAD_DATA2 bound to: 5 - type: integer 
	Parameter SEND_BIT bound to: 6 - type: integer 
	Parameter END_BIT bound to: 7 - type: integer 
	Parameter STOP_DATA_TX bound to: 8 - type: integer 
	Parameter STOP_TX bound to: 9 - type: integer 
	Parameter WAIT bound to: 10 - type: integer 
	Parameter T_LOW_BUF bound to: 33 - type: integer 
	Parameter T_HIGH_SETUP bound to: 15 - type: integer 
	Parameter T_RISE_FALL bound to: 2 - type: integer 
	Parameter T_AA bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sccb' (4#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/sccb.v:240]
INFO: [Synth 8-638] synthesizing module 'camera_receiver' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_receiver.v:25]
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter FRAME_START bound to: 1 - type: integer 
	Parameter GET_PIXEL bound to: 2 - type: integer 
	Parameter SEND_PIXEL bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized1' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/clk_div.v:24]
	Parameter DIVIDER bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized1' (4#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/clk_div.v:24]
WARNING: [Synth 8-6014] Unused sequential element validFrame_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_receiver.v:55]
WARNING: [Synth 8-6014] Unused sequential element validFrame_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_receiver.v:61]
INFO: [Synth 8-256] done synthesizing module 'camera_receiver' (5#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_receiver.v:25]
INFO: [Synth 8-638] synthesizing module 'rgb2gray' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/rgb2gray.v:26]
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter RUN bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/rgb2gray.v:72]
INFO: [Synth 8-256] done synthesizing module 'rgb2gray' (6#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/rgb2gray.v:26]
INFO: [Synth 8-256] done synthesizing module 'camera_top' (7#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_top.v:23]
INFO: [Synth 8-638] synthesizing module 'Sync_245_Controller' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Sync_245_Controller.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter PRE_RD_START bound to: 1 - type: integer 
	Parameter RD_START bound to: 2 - type: integer 
	Parameter READ_DATA bound to: 3 - type: integer 
	Parameter RD_STOP bound to: 4 - type: integer 
	Parameter WR_START bound to: 5 - type: integer 
	Parameter WR_START_POST bound to: 6 - type: integer 
	Parameter WRITE_DATA bound to: 7 - type: integer 
	Parameter WR_STOP bound to: 8 - type: integer 
	Parameter WR_POST_2 bound to: 9 - type: integer 
	Parameter WR_START_PRE bound to: 10 - type: integer 
	Parameter WR_WAIT bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'async_fifo' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/async_fifo.v:29]
	Parameter datawidth bound to: 8 - type: integer 
	Parameter DATADEPTH bound to: 1024 - type: integer 
	Parameter addresswidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'graycounter' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:22]
	Parameter counterwidth bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'graycounter' (8#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:22]
INFO: [Synth 8-256] done synthesizing module 'async_fifo' (9#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/async_fifo.v:29]
INFO: [Synth 8-638] synthesizing module 'async_fifo__parameterized0' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/async_fifo.v:29]
	Parameter datawidth bound to: 8 - type: integer 
	Parameter DATADEPTH bound to: 128 - type: integer 
	Parameter addresswidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'graycounter__parameterized0' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:22]
	Parameter counterwidth bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'graycounter__parameterized0' (9#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:22]
INFO: [Synth 8-256] done synthesizing module 'async_fifo__parameterized0' (9#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/async_fifo.v:29]
INFO: [Synth 8-256] done synthesizing module 'Sync_245_Controller' (10#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Sync_245_Controller.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Scaler_Streamer_Top_Block.v:140]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1/.Xil/Vivado-12628-DESKTOP-VPQ35UP/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (11#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1/.Xil/Vivado-12628-DESKTOP-VPQ35UP/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debugger'. This will prevent further optimization [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Scaler_Streamer_Top_Block.v:140]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'controller'. This will prevent further optimization [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Scaler_Streamer_Top_Block.v:106]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cam1'. This will prevent further optimization [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Scaler_Streamer_Top_Block.v:80]
INFO: [Synth 8-256] done synthesizing module 'Scaler_Streamer_Top_Block' (12#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Scaler_Streamer_Top_Block.v:23]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port pixel_data_in[15]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port pixel_data_in[14]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port pixel_data_in[13]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port pixel_data_in[12]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port pixel_data_in[11]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port pixel_data_in[10]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port pixel_data_in[9]
WARNING: [Synth 8-3331] design rgb2gray has unconnected port pixel_data_in[8]
WARNING: [Synth 8-3331] design sccb has unconnected port sys_clk
WARNING: [Synth 8-3331] design cam_reg_config has unconnected port sys_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 449.797 ; gain = 148.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 449.797 ; gain = 148.766
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1/.Xil/Vivado-12628-DESKTOP-VPQ35UP/dcp1/ila_0_in_context.xdc] for cell 'debugger'
Finished Parsing XDC File [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1/.Xil/Vivado-12628-DESKTOP-VPQ35UP/dcp1/ila_0_in_context.xdc] for cell 'debugger'
Parsing XDC File [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/constrs_1/imports/new/Sync_Scaler_Constraint.xdc]
Finished Parsing XDC File [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/constrs_1/imports/new/Sync_Scaler_Constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/constrs_1/imports/new/Sync_Scaler_Constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Scaler_Streamer_Top_Block_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Scaler_Streamer_Top_Block_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 803.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 803.941 ; gain = 502.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 803.941 ; gain = 502.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for debugger. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 803.941 ; gain = 502.910
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clk_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sccb_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_time" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_time" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element loc_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/cam_reg_config.v:66]
INFO: [Synth 8-5546] ROM "addr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_time" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element binary_count_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:35]
WARNING: [Synth 8-6014] Unused sequential element binary_count_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:35]
INFO: [Synth 8-5544] ROM "readHostData" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "global_rst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'status_reg' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/async_fifo.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'status_reg' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/async_fifo.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'WR_reg' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Sync_245_Controller.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'RD_reg' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Sync_245_Controller.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'OE_reg' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Sync_245_Controller.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'sendData_reg' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Sync_245_Controller.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'recvData_reg' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Sync_245_Controller.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'global_rst_reg' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Scaler_Streamer_Top_Block.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'dataGood_reg' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/Scaler_Streamer_Top_Block.v:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 803.941 ; gain = 502.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---RAMs : 
	               8K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 12    
	  12 Input      1 Bit        Muxes := 13    
	  13 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Scaler_Streamer_Top_Block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cam_reg_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
Module camera_reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
Module sccb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 13    
	  13 Input      1 Bit        Muxes := 1     
Module clk_div__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module camera_receiver 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module rgb2gray 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module graycounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module async_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module graycounter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module async_fifo__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Sync_245_Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clkDiv/clk_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clkDiv2/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readHostData" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "global_rst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sccb1/wait_time" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element config1/loc_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/cam_reg_config.v:66]
WARNING: [Synth 8-6014] Unused sequential element dataTxFifo/pWrite_counter/binary_count_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:35]
WARNING: [Synth 8-6014] Unused sequential element dataTxFifo/pRead_counter/binary_count_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:35]
WARNING: [Synth 8-6014] Unused sequential element dataRxFifo/pWrite_counter/binary_count_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:35]
WARNING: [Synth 8-6014] Unused sequential element dataRxFifo/pRead_counter/binary_count_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:35]
WARNING: [Synth 8-3331] design camera_top has unconnected port sys_clk
INFO: [Synth 8-5784] Optimized 0 bits of RAM "dataRxFifo/memory_reg" due to constant propagation. Old ram width 8 bits, new ram width 8 bits.
WARNING: [Synth 8-3332] Sequential element (clkDiv/count_reg[1]) is unused and will be removed from module Scaler_Streamer_Top_Block.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cam1/\config1/state_return_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cam1/\config1/state_return_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cam1/\reg1/addr_data_reg[12] )
INFO: [Synth 8-3886] merging instance 'cam1/reg1/addr_data_reg[11]' (FD) to 'cam1/reg1/addr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'cam1/reg1/addr_data_reg[10]' (FD) to 'cam1/reg1/addr_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'cam1/reg1/addr_data_reg[13]' (FD) to 'cam1/reg1/addr_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'cam1/reg1/addr_data_reg[15]' (FD) to 'cam1/reg1/addr_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'cam1/reg1/addr_data_reg[14]' (FD) to 'cam1/reg1/addr_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'cam1/reg1/addr_data_reg[6]' (FD) to 'cam1/reg1/addr_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'cam1/reg1/addr_data_reg[4]' (FD) to 'cam1/reg1/addr_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'cam1/reg1/addr_data_reg[2]' (FD) to 'cam1/reg1/addr_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'cam1/reg1/addr_data_reg[3]' (FD) to 'cam1/reg1/addr_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'cam1/reg1/addr_data_reg[0]' (FD) to 'cam1/reg1/addr_data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cam1/\receive1/clkDiv/count_reg[0] )
INFO: [Synth 8-3886] merging instance 'cam1/config1/addr_data_reg[15]' (FDE) to 'cam1/config1/addr_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'cam1/config1/addr_data_reg[14]' (FDE) to 'cam1/config1/addr_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'cam1/config1/addr_data_reg[6]' (FDE) to 'cam1/config1/addr_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'cam1/config1/addr_data_reg[5]' (FDE) to 'cam1/config1/addr_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'cam1/config1/addr_data_reg[13]' (FDE) to 'cam1/config1/addr_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'cam1/config1/addr_data_reg[4]' (FDE) to 'cam1/config1/addr_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'cam1/config1/addr_data_reg[3]' (FDE) to 'cam1/config1/addr_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'cam1/config1/addr_data_reg[11]' (FDE) to 'cam1/config1/addr_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'cam1/config1/addr_data_reg[2]' (FDE) to 'cam1/config1/addr_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'cam1/config1/addr_data_reg[1]' (FDE) to 'cam1/config1/addr_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'cam1/sccb1/addr_reg[7]' (FDE) to 'cam1/sccb1/addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'cam1/sccb1/addr_reg[6]' (FDE) to 'cam1/sccb1/addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'cam1/sccb1/data_reg[6]' (FDE) to 'cam1/sccb1/addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'cam1/sccb1/data_reg[5]' (FDE) to 'cam1/sccb1/addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'cam1/sccb1/addr_reg[5]' (FDE) to 'cam1/sccb1/addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'cam1/sccb1/data_reg[4]' (FDE) to 'cam1/sccb1/addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'cam1/sccb1/data_reg[3]' (FDE) to 'cam1/sccb1/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'cam1/sccb1/addr_reg[3]' (FDE) to 'cam1/sccb1/addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'cam1/sccb1/data_reg[2]' (FDE) to 'cam1/sccb1/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'cam1/sccb1/data_reg[1]' (FDE) to 'cam1/sccb1/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'cam1/sccb1/tx_data_reg[3]' (FDE) to 'cam1/sccb1/tx_data_reg[2]'
WARNING: [Synth 8-3332] Sequential element (reg1/addr_data_reg[12]) is unused and will be removed from module camera_top.
WARNING: [Synth 8-3332] Sequential element (config1/state_return_reg[1]) is unused and will be removed from module camera_top.
WARNING: [Synth 8-3332] Sequential element (config1/state_return_reg[0]) is unused and will be removed from module camera_top.
WARNING: [Synth 8-3332] Sequential element (receive1/clkDiv/count_reg[0]) is unused and will be removed from module camera_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 803.941 ; gain = 502.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|async_fifo:                 | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|async_fifo__parameterized0: | memory_reg | 128 x 8(NO_CHANGE)     | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 803.941 ; gain = 502.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal dataRxFifo/memory_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal dataRxFifo/memory_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 817.270 ; gain = 516.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|async_fifo: | memory_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'clkDiv/reset_reg' (FDE) to 'clkDiv2/reset_reg'
INFO: [Synth 8-3886] merging instance 'controller/dataTxFifo/pRead_counter/binary_count_reg[1]' (FDRE_1) to 'controller/dataTxFifo/pRead_counter/graycount_reg[0]'
INFO: [Synth 8-3886] merging instance 'controller/dataTxFifo/pWrite_counter/binary_count_reg[1]' (FDRE_1) to 'controller/dataTxFifo/pWrite_counter/graycount_reg[0]'
INFO: [Synth 8-3886] merging instance 'controller/dataRxFifo/pWrite_counter/binary_count_reg[1]' (FDRE_1) to 'controller/dataRxFifo/pWrite_counter/graycount_reg[0]'
INFO: [Synth 8-3886] merging instance 'controller/dataRxFifo/pRead_counter/binary_count_reg[1]' (FDRE_1) to 'controller/dataRxFifo/pRead_counter/graycount_reg[0]'
INFO: [Synth 8-4480] The timing for the instance controller/dataTxFifo/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 818.734 ; gain = 517.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 818.734 ; gain = 517.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 818.734 ; gain = 517.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 818.734 ; gain = 517.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 818.734 ; gain = 517.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 818.734 ; gain = 517.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 818.734 ; gain = 517.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |ila_0    |     1|
|2     |BUFG     |     3|
|3     |CARRY4   |     1|
|4     |LUT1     |    13|
|5     |LUT2     |    64|
|6     |LUT3     |    38|
|7     |LUT4     |    51|
|8     |LUT5     |    43|
|9     |LUT6     |    65|
|10    |MUXF7    |     1|
|11    |RAM64M   |     4|
|12    |RAM64X1D |     4|
|13    |RAMB18E1 |     1|
|14    |FDPE     |     4|
|15    |FDRE     |   205|
|16    |FDSE     |     4|
|17    |LD       |     7|
|18    |LDC      |     2|
|19    |IBUF     |    15|
|20    |IOBUF    |     8|
|21    |OBUF     |    12|
|22    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+------------------------------+------+
|      |Instance             |Module                        |Cells |
+------+---------------------+------------------------------+------+
|1     |top                  |                              |   546|
|2     |  cam1               |camera_top                    |   223|
|3     |    config1          |cam_reg_config                |    76|
|4     |    gray1            |rgb2gray                      |    10|
|5     |    receive1         |camera_receiver               |    31|
|6     |      clkDiv         |clk_div__parameterized1       |     3|
|7     |    reg1             |camera_reg                    |    10|
|8     |    sccb1            |sccb                          |    95|
|9     |  controller         |Sync_245_Controller           |   225|
|10    |    dataRxFifo       |async_fifo__parameterized0    |    95|
|11    |      pRead_counter  |graycounter__parameterized0   |    40|
|12    |      pWrite_counter |graycounter__parameterized0_1 |    30|
|13    |    dataTxFifo       |async_fifo                    |    97|
|14    |      pRead_counter  |graycounter                   |    45|
|15    |      pWrite_counter |graycounter_0                 |    41|
|16    |  clkDiv             |clk_div                       |     4|
|17    |  clkDiv2            |clk_div__parameterized0       |    16|
+------+---------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 818.734 ; gain = 517.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 818.734 ; gain = 163.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 818.734 ; gain = 517.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 10 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LD => LDCE: 7 instances
  LDC => LDCE: 2 instances
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances
  RAM64X1D => RAM64X1D (inverted pins: WCLK) (RAMD64E, RAMD64E): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 820.648 ; gain = 520.320
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1/Scaler_Streamer_Top_Block.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Scaler_Streamer_Top_Block_utilization_synth.rpt -pb Scaler_Streamer_Top_Block_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 820.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 00:40:46 2018...
