#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar  1 16:22:25 2020
# Process ID: 13129
# Current directory: /media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.runs/synth_1
# Command line: vivado -log AluN.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AluN.tcl
# Log file: /media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.runs/synth_1/AluN.vds
# Journal file: /media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source AluN.tcl -notrace
Command: synth_design -top AluN -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.449 ; gain = 201.684 ; free physical = 510 ; free virtual = 7352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AluN' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/new/AluN.vhd:14]
	Parameter m bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu1' declared at '/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/new/AluN.vhd:29]
INFO: [Synth 8-638] synthesizing module 'alu1' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:11]
INFO: [Synth 8-3491] module 'sumador' declared at '/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/imports/new/sumador.vhd:6' bound to instance 'sumador1' of component 'sumador' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:30]
INFO: [Synth 8-638] synthesizing module 'sumador' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/imports/new/sumador.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sumador' (1#1) [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/imports/new/sumador.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'alu1' (2#1) [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:11]
INFO: [Synth 8-3491] module 'alu1' declared at '/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/new/AluN.vhd:29]
INFO: [Synth 8-3491] module 'alu1' declared at '/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/new/AluN.vhd:29]
INFO: [Synth 8-3491] module 'alu1' declared at '/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/new/AluN.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'AluN' (3#1) [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/new/AluN.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2056.199 ; gain = 263.434 ; free physical = 542 ; free virtual = 7386
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2059.168 ; gain = 266.402 ; free physical = 538 ; free virtual = 7383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2059.168 ; gain = 266.402 ; free physical = 538 ; free virtual = 7383
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.168 ; gain = 0.000 ; free physical = 531 ; free virtual = 7376
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/constrs_1/new/PinesAlu.xdc]
Finished Parsing XDC File [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/constrs_1/new/PinesAlu.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.965 ; gain = 0.000 ; free physical = 455 ; free virtual = 7300
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2181.965 ; gain = 0.000 ; free physical = 455 ; free virtual = 7300
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 511 ; free virtual = 7357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 511 ; free virtual = 7357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 511 ; free virtual = 7357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 502 ; free virtual = 7351
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AluN 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sumador 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module alu1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 488 ; free virtual = 7342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 362 ; free virtual = 7218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 362 ; free virtual = 7218
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 360 ; free virtual = 7217
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 351 ; free virtual = 7232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 351 ; free virtual = 7232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 351 ; free virtual = 7232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 353 ; free virtual = 7232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 353 ; free virtual = 7232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 353 ; free virtual = 7232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     6|
|2     |LUT4 |     1|
|3     |LUT5 |     3|
|4     |LUT6 |     9|
|5     |IBUF |    12|
|6     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    39|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.965 ; gain = 389.199 ; free physical = 353 ; free virtual = 7232
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2181.965 ; gain = 266.402 ; free physical = 407 ; free virtual = 7286
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2181.973 ; gain = 389.199 ; free physical = 407 ; free virtual = 7286
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.973 ; gain = 0.000 ; free physical = 475 ; free virtual = 7353
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.973 ; gain = 0.000 ; free physical = 420 ; free virtual = 7299
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2181.973 ; gain = 645.188 ; free physical = 552 ; free virtual = 7431
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.973 ; gain = 0.000 ; free physical = 552 ; free virtual = 7431
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.runs/synth_1/AluN.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AluN_utilization_synth.rpt -pb AluN_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  1 16:23:21 2020...
