set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {LAB07.vo LAB07_v.sdo}}
	{{"Fast Model"} {LAB07_fast.vo LAB07_v_fast.sdo}}
}
