/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [3:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = !(celloutsig_0_25z ? celloutsig_0_21z[2] : celloutsig_0_36z);
  assign celloutsig_1_2z = !(in_data[96] ? in_data[120] : celloutsig_1_1z[0]);
  assign celloutsig_1_13z = !(celloutsig_1_5z ? celloutsig_1_3z : celloutsig_1_6z);
  assign celloutsig_0_2z = ~(in_data[25] | celloutsig_0_1z[1]);
  assign celloutsig_1_8z = ~celloutsig_1_4z;
  assign celloutsig_0_15z = ~celloutsig_0_25z;
  assign celloutsig_0_36z = ~((celloutsig_0_33z | in_data[77]) & (celloutsig_0_25z | in_data[80]));
  assign celloutsig_0_8z = ~((celloutsig_0_0z | in_data[69]) & (in_data[30] | celloutsig_0_6z[11]));
  assign celloutsig_0_14z = ~((celloutsig_0_12z[1] | celloutsig_0_6z[14]) & (celloutsig_0_2z | celloutsig_0_25z));
  assign celloutsig_0_33z = in_data[7] | ~(celloutsig_0_20z[0]);
  assign celloutsig_1_5z = celloutsig_1_2z | ~(celloutsig_1_4z);
  assign celloutsig_0_9z = celloutsig_0_3z[7] | celloutsig_0_7z;
  assign celloutsig_1_4z = ~(celloutsig_1_2z ^ in_data[120]);
  assign celloutsig_0_6z = in_data[69:54] + { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_2z };
  assign celloutsig_1_19z = celloutsig_1_1z[14:2] + { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_25z } + { celloutsig_0_1z[3:2], celloutsig_0_7z };
  assign celloutsig_1_9z = { celloutsig_1_1z[5:4], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z } / { 1'h1, celloutsig_1_1z[5:1] };
  assign celloutsig_1_10z = { in_data[108:104], celloutsig_1_3z } / { 1'h1, celloutsig_1_0z[4:0] };
  assign celloutsig_0_5z = in_data[90:85] === celloutsig_0_3z[10:5];
  assign celloutsig_0_34z = { celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_19z } > { celloutsig_0_21z, celloutsig_0_16z };
  assign celloutsig_0_13z = celloutsig_0_3z[9:1] > celloutsig_0_3z[9:1];
  assign celloutsig_0_0z = in_data[15:8] < in_data[67:60];
  assign celloutsig_1_1z = in_data[150:134] % { 1'h1, in_data[143:134], celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_7z } % { 1'h1, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_21z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_5z } % { 1'h1, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_43z = { in_data[15:14], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_40z } !== { celloutsig_0_6z[12:7], celloutsig_0_34z };
  assign celloutsig_1_3z = { celloutsig_1_0z[5:3], celloutsig_1_2z } !== in_data[179:176];
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_4z } !== { celloutsig_1_1z[9:5], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[133:128] | in_data[180:175];
  assign celloutsig_0_1z = in_data[29:25] | { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { in_data[59:56], celloutsig_0_2z } | { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_40z = & { celloutsig_0_12z[2:1], celloutsig_0_11z };
  assign celloutsig_0_25z = & { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_18z = & { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_16z = & { celloutsig_0_8z, celloutsig_0_6z[14:12] };
  assign celloutsig_0_11z = | { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z[9:0] };
  assign celloutsig_0_7z = ^ celloutsig_0_3z[6:0];
  assign celloutsig_0_3z = { in_data[34:25], celloutsig_0_0z } ~^ { in_data[95:88], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_18z = ~((celloutsig_0_1z[0] & celloutsig_0_9z) | celloutsig_0_15z);
  assign celloutsig_0_26z = ~((celloutsig_0_3z[0] & celloutsig_0_5z) | celloutsig_0_25z);
  always_latch
    if (clkin_data[0]) celloutsig_0_42z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_42z = { celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_39z };
  assign celloutsig_1_7z = ~((celloutsig_1_5z & celloutsig_1_2z) | (celloutsig_1_1z[5] & celloutsig_1_2z));
  assign celloutsig_0_19z = ~((celloutsig_0_1z[1] & celloutsig_0_15z) | (celloutsig_0_17z[5] & celloutsig_0_7z));
  assign { out_data[128], out_data[108:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
