{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603647516339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603647516339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 20:38:34 2020 " "Processing started: Sun Oct 25 20:38:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603647516339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603647516339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_epcs -c nios_epcs " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_epcs -c nios_epcs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603647516339 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603647517546 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios.qsys " "Elaborating Qsys system entity \"nios.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603647517597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:39 Progress: Loading nios_epcs/nios.qsys " "2020.10.25.20:38:39 Progress: Loading nios_epcs/nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647519156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:39 Progress: Reading input file " "2020.10.25.20:38:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647519359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:39 Progress: Adding clk \[clock_source 13.0\] " "2020.10.25.20:38:39 Progress: Adding clk \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647519393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:39 Progress: Parameterizing module clk " "2020.10.25.20:38:39 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647519565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:39 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\] " "2020.10.25.20:38:39 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647519568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:40 Progress: Parameterizing module nios2_qsys_0 " "2020.10.25.20:38:40 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647520209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:40 Progress: Adding pio_0 \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.25.20:38:40 Progress: Adding pio_0 \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647520212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:40 Progress: Parameterizing module pio_0 " "2020.10.25.20:38:40 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647520260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:40 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2020.10.25.20:38:40 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647520261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:40 Progress: Parameterizing module onchip_memory2_0 " "2020.10.25.20:38:40 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647520324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:40 Progress: Adding sram_16bit_512k_0 \[sram_16bit_512k 1.0.3\] " "2020.10.25.20:38:40 Progress: Adding sram_16bit_512k_0 \[sram_16bit_512k 1.0.3\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647520325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:40 Progress: Parameterizing module sram_16bit_512k_0 " "2020.10.25.20:38:40 Progress: Parameterizing module sram_16bit_512k_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647520570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:40 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 13.0\] " "2020.10.25.20:38:40 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647520571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:40 Progress: Parameterizing module sysid_qsys_0 " "2020.10.25.20:38:40 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647520598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:40 Progress: Building connections " "2020.10.25.20:38:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647520598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:40 Progress: Parameterizing connections " "2020.10.25.20:38:40 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647520851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:40 Progress: Validating " "2020.10.25.20:38:40 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647520853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.25.20:38:41 Progress: Done reading input file " "2020.10.25.20:38:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647521242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647521478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647521478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Generating nios \"nios\" for QUARTUS_SYNTH " "Nios: Generating nios \"nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647522635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 6 modules, 21 connections " "Pipeline_bridge_swap_transform: After transform: 6 modules, 21 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647522806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647522813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 13 modules, 48 connections " "Merlin_translator_transform: After transform: 13 modules, 48 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647523210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 26 modules, 131 connections " "Merlin_domain_transform: After transform: 26 modules, 131 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647523740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 33 modules, 158 connections " "Merlin_router_transform: After transform: 33 modules, 158 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647523904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_burst_transform: After transform: 34 modules, 161 connections " "Merlin_burst_transform: After transform: 34 modules, 161 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 36 modules, 134 connections " "Reset_adaptation_transform: After transform: 36 modules, 134 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 49 modules, 162 connections " "Merlin_network_to_switch_transform: After transform: 49 modules, 162 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_width_transform: After transform: 51 modules, 168 connections " "Merlin_width_transform: After transform: 51 modules, 168 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 51 modules, 168 connections " "Merlin_mm_transform: After transform: 51 modules, 168 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 52 modules, 171 connections " "Merlin_interrupt_mapper_transform: After transform: 52 modules, 171 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524445 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524927 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524927 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524927 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524927 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524927 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524928 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524928 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524928 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524928 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524928 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524929 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524929 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524929 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524929 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524930 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524930 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524930 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524930 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524930 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524931 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524931 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524931 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524931 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524931 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524931 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524934 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524934 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524935 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524935 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524936 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524936 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524936 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524936 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524937 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524937 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524938 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524938 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Nios: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1603647524939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647525243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_4180757133948053627.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_4180757133948053627.dir/0001_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_4180757133948053627.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_4180757133948053627.dir/0001_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647525243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.25 20:38:45 (*) Starting Nios II generation " "Nios2_qsys_0: # 2020.10.25 20:38:45 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.25 20:38:45 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2020.10.25 20:38:45 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.25 20:38:47 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Nios2_qsys_0: # 2020.10.25 20:38:47 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.25 20:38:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2020.10.25 20:38:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.25 20:38:48 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2020.10.25 20:38:48 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.25 20:38:48 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2020.10.25 20:38:48 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.25 20:38:48 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2020.10.25 20:38:48 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.25 20:38:48 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2020.10.25 20:38:48 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.25 20:38:49 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2020.10.25 20:38:49 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.25 20:38:49 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2020.10.25 20:38:49 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.25 20:38:52 (*) Done Nios II generation " "Nios2_qsys_0: # 2020.10.25 20:38:52 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"nios\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"nios\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'nios_pio_0' " "Pio_0: Starting RTL generation for module 'nios_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_0 --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_4180757133948053627.dir/0002_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_4180757133948053627.dir/0002_pio_0_gen//nios_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_0 --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_4180757133948053627.dir/0002_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_4180757133948053627.dir/0002_pio_0_gen//nios_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647532956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'nios_pio_0' " "Pio_0: Done RTL generation for module 'nios_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647534368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"nios\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"nios\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647534372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647534379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_4180757133948053627.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_4180757133948053627.dir/0003_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/Artem/AppData/Local/Temp/alt8560_4180757133948053627.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/Artem/AppData/Local/Temp/alt8560_4180757133948053627.dir/0003_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647534379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647535340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647535539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_16bit_512k_0: \"nios\" instantiated sram_16bit_512k \"sram_16bit_512k_0\" " "Sram_16bit_512k_0: \"nios\" instantiated sram_16bit_512k \"sram_16bit_512k_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647535542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"nios\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"nios\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647535775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"nios\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"nios\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647535777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_translator: \"nios\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\" " "Pio_0_s1_translator: \"nios\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647535779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: \"nios\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: \"nios\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647535782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_translator_avalon_universal_slave_0_agent: \"nios\" instantiated altera_merlin_slave_agent \"pio_0_s1_translator_avalon_universal_slave_0_agent\" " "Pio_0_s1_translator_avalon_universal_slave_0_agent: \"nios\" instantiated altera_merlin_slave_agent \"pio_0_s1_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647535785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: \"nios\" instantiated altera_avalon_sc_fifo \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: \"nios\" instantiated altera_avalon_sc_fifo \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647535786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"nios\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"nios\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647536011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"nios\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"nios\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647536022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"nios\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"nios\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647536034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_002: \"nios\" instantiated altera_merlin_router \"id_router_002\" " "Id_router_002: \"nios\" instantiated altera_merlin_router \"id_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647536045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_004: \"nios\" instantiated altera_merlin_router \"id_router_004\" " "Id_router_004: \"nios\" instantiated altera_merlin_router \"id_router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647536057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Burst_adapter: \"nios\" instantiated altera_merlin_burst_adapter \"burst_adapter\" " "Burst_adapter: \"nios\" instantiated altera_merlin_burst_adapter \"burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647536060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647536063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647536075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"nios\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647536088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux_002: \"nios\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_002\" " "Cmd_xbar_mux_002: \"nios\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647536688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"nios\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647536700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647536916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647538280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"nios\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647540537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647540542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Width_adapter: \"nios\" instantiated altera_merlin_width_adapter \"width_adapter\" " "Width_adapter: \"nios\" instantiated altera_merlin_width_adapter \"width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647540561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647540820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647541728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647541737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Done nios\" with 26 modules, 73 files, 1446810 bytes " "Nios: Done nios\" with 26 modules, 73 files, 1446810 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1603647541738 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios.qsys " "Finished elaborating Qsys system entity \"nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603647542556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_rst_controller_001-rtl " "Found design unit 1: nios_rst_controller_001-rtl" {  } { { "nios/synthesis/nios_rst_controller_001.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647543262 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_rst_controller_001 " "Found entity 1: nios_rst_controller_001" {  } { { "nios/synthesis/nios_rst_controller_001.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647543262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647543262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_rst_controller-rtl " "Found design unit 1: nios_rst_controller-rtl" {  } { { "nios/synthesis/nios_rst_controller.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647543989 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_rst_controller " "Found entity 1: nios_rst_controller" {  } { { "nios/synthesis/nios_rst_controller.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647543989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647543989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647543993 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_translator" {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647543993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647543993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux_001 " "Found entity 1: nios_rsp_xbar_mux_001" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647543998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647543998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_nios2_qsys_0_oci_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_004.sv(48) " "Verilog HDL Declaration information at nios_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router_004.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_004.sv(49) " "Verilog HDL Declaration information at nios_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router_004.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_004_default_decode " "Found entity 1: nios_id_router_004_default_decode" {  } { { "nios/synthesis/submodules/nios_id_router_004.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544022 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_004 " "Found entity 2: nios_id_router_004" {  } { { "nios/synthesis/submodules/nios_id_router_004.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0 " "Found entity 1: nios_sysid_qsys_0" {  } { { "nios/synthesis/submodules/nios_sysid_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sysid_qsys_0_control_slave_translator-rtl " "Found design unit 1: nios_sysid_qsys_0_control_slave_translator-rtl" {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544031 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0_control_slave_translator " "Found entity 1: nios_sysid_qsys_0_control_slave_translator" {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/sram_16bit_512k.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/sram_16bit_512k.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Found entity 1: SRAM_16Bit_512K" {  } { { "nios/synthesis/submodules/SRAM_16Bit_512K.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/SRAM_16Bit_512K.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux " "Found entity 1: nios_rsp_xbar_mux" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_mux.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_demux_002 " "Found entity 1: nios_rsp_xbar_demux_002" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_demux " "Found entity 1: nios_rsp_xbar_demux" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_demux.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_pio_0 " "Found entity 1: nios_pio_0" {  } { { "nios/synthesis/submodules/nios_pio_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_test_bench " "Found entity 1: nios_nios2_qsys_0_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios_nios2_qsys_0_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios_nios2_qsys_0_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios_nios2_qsys_0_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios_nios2_qsys_0_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios_nios2_qsys_0_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: nios_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: nios_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: nios_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios_nios2_qsys_0_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios_nios2_qsys_0_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_qsys_0_nios2_oci " "Found entity 20: nios_nios2_qsys_0_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_qsys_0 " "Found entity 21: nios_nios2_qsys_0" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_003.sv(48) " "Verilog HDL Declaration information at nios_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router_003.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_003.sv(49) " "Verilog HDL Declaration information at nios_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router_003.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_003_default_decode " "Found entity 1: nios_id_router_003_default_decode" {  } { { "nios/synthesis/submodules/nios_id_router_003.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544091 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_003 " "Found entity 2: nios_id_router_003" {  } { { "nios/synthesis/submodules/nios_id_router_003.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_002_default_decode " "Found entity 1: nios_id_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544095 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_002 " "Found entity 2: nios_id_router_002" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_001.sv(48) " "Verilog HDL Declaration information at nios_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router_001.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_001.sv(49) " "Verilog HDL Declaration information at nios_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router_001.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_001_default_decode " "Found entity 1: nios_id_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_id_router_001.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544099 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_001 " "Found entity 2: nios_id_router_001" {  } { { "nios/synthesis/submodules/nios_id_router_001.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router.sv(48) " "Verilog HDL Declaration information at nios_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router.sv(49) " "Verilog HDL Declaration information at nios_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_default_decode " "Found entity 1: nios_id_router_default_decode" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544103 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router " "Found entity 2: nios_id_router" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_mux_002 " "Found entity 1: nios_cmd_xbar_mux_002" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_mux_002.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_mux " "Found entity 1: nios_cmd_xbar_mux" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_mux.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux_002 " "Found entity 1: nios_cmd_xbar_demux_002" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_demux_002.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux_001 " "Found entity 1: nios_cmd_xbar_demux_001" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux " "Found entity 1: nios_cmd_xbar_demux" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_demux.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router_002.sv(48) " "Verilog HDL Declaration information at nios_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router_002.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router_002.sv(49) " "Verilog HDL Declaration information at nios_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router_002.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_002_default_decode " "Found entity 1: nios_addr_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_addr_router_002.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544124 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router_002 " "Found entity 2: nios_addr_router_002" {  } { { "nios/synthesis/submodules/nios_addr_router_002.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544124 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_001_default_decode " "Found entity 1: nios_addr_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544128 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router_001 " "Found entity 2: nios_addr_router_001" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router.sv(48) " "Verilog HDL Declaration information at nios_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router.sv(49) " "Verilog HDL Declaration information at nios_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647544131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_default_decode " "Found entity 1: nios_addr_router_default_decode" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544133 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router " "Found entity 2: nios_addr_router" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544176 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544176 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544176 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544176 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544176 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544176 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544180 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nios_epcs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/nios_epcs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_epcs-rtl " "Found design unit 1: nios_epcs-rtl" {  } { { "src/nios_epcs.vhd" "" { Text "D:/DE2/nios_epcs/src/nios_epcs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544192 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_epcs " "Found entity 1: nios_epcs" {  } { { "src/nios_epcs.vhd" "" { Text "D:/DE2/nios_epcs/src/nios_epcs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_width_adapter_001-rtl " "Found design unit 1: nios_width_adapter_001-rtl" {  } { { "nios/synthesis/nios_width_adapter_001.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544195 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_width_adapter_001 " "Found entity 1: nios_width_adapter_001" {  } { { "nios/synthesis/nios_width_adapter_001.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_width_adapter-rtl " "Found design unit 1: nios_width_adapter-rtl" {  } { { "nios/synthesis/nios_width_adapter.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544199 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_width_adapter " "Found entity 1: nios_width_adapter" {  } { { "nios/synthesis/nios_width_adapter.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544202 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544205 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sram_16bit_512k_0_avalon_slave_0_translator-rtl " "Found design unit 1: nios_sram_16bit_512k_0_avalon_slave_0_translator-rtl" {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544208 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sram_16bit_512k_0_avalon_slave_0_translator " "Found entity 1: nios_sram_16bit_512k_0_avalon_slave_0_translator" {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544212 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_pio_0_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_pio_0_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544216 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_pio_0_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_pio_0_s1_translator_avalon_universal_slave_0_agent" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_pio_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_pio_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_pio_0_s1_translator-rtl " "Found design unit 1: nios_pio_0_s1_translator-rtl" {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544219 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_pio_0_s1_translator " "Found entity 1: nios_pio_0_s1_translator" {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: nios_onchip_memory2_0_s1_translator-rtl" {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544223 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0_s1_translator " "Found entity 1: nios_onchip_memory2_0_s1_translator" {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544227 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_instruction_master_translator " "Found entity 1: nios_nios2_qsys_0_instruction_master_translator" {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: nios_nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544232 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Found entity 1: nios_nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_data_master_translator-rtl" {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544236 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_data_master_translator " "Found entity 1: nios_nios2_qsys_0_data_master_translator" {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544242 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544246 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" {  } { { "nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_anti_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_anti_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ext_sram_0_avalon_slave_0_translator_avalon_anti_slave_0_agent-rtl " "Found design unit 1: nios_ext_sram_0_avalon_slave_0_translator_avalon_anti_slave_0_agent-rtl" {  } { { "nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_anti_slave_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_anti_slave_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544251 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ext_sram_0_avalon_slave_0_translator_avalon_anti_slave_0_agent " "Found entity 1: nios_ext_sram_0_avalon_slave_0_translator_avalon_anti_slave_0_agent" {  } { { "nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_anti_slave_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator_avalon_anti_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ext_sram_0_avalon_slave_0_translator-rtl " "Found design unit 1: nios_ext_sram_0_avalon_slave_0_translator-rtl" {  } { { "nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544255 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ext_sram_0_avalon_slave_0_translator " "Found entity 1: nios_ext_sram_0_avalon_slave_0_translator" {  } { { "nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_ext_sram_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_ext_sram_0_avalon_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_ext_sram_0_avalon_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ext_sram_0_avalon_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_ext_sram_0_avalon_slave_0_agent_rsp_fifo-rtl" {  } { { "nios/synthesis/nios_ext_sram_0_avalon_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_ext_sram_0_avalon_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544258 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ext_sram_0_avalon_slave_0_agent_rsp_fifo " "Found entity 1: nios_ext_sram_0_avalon_slave_0_agent_rsp_fifo" {  } { { "nios/synthesis/nios_ext_sram_0_avalon_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_ext_sram_0_avalon_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_ext_sram_0_avalon_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_ext_sram_0_avalon_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_ext_sram_0_avalon_slave_0_agent-rtl " "Found design unit 1: nios_ext_sram_0_avalon_slave_0_agent-rtl" {  } { { "nios/synthesis/nios_ext_sram_0_avalon_slave_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_ext_sram_0_avalon_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544262 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_ext_sram_0_avalon_slave_0_agent " "Found entity 1: nios_ext_sram_0_avalon_slave_0_agent" {  } { { "nios/synthesis/nios_ext_sram_0_avalon_slave_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_ext_sram_0_avalon_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios-rtl " "Found design unit 1: nios-rtl" {  } { { "nios/synthesis/nios.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544275 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647544275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647544275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "db/ip/nios/nios.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647545521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647545521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/sram_16bit_512k.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/sram_16bit_512k.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Found entity 1: SRAM_16Bit_512K" {  } { { "db/ip/nios/submodules/SRAM_16Bit_512K.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/SRAM_16Bit_512K.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647545525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647545525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647545765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647545765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nios/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647545770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647545770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647545775 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647545775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647545775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647546909 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647546909 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647546909 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647546909 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647546909 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647546909 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647546909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647546909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647546913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647546913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios/submodules/altera_merlin_master_agent.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647547142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647547142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios/submodules/altera_merlin_master_translator.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647548274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647548274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647548509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647548509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647549732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647549732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647549979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647549979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647549984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647549984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647549990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647549990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router.sv(48) " "Verilog HDL Declaration information at nios_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647551309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router.sv(49) " "Verilog HDL Declaration information at nios_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647551309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_default_decode " "Found entity 1: nios_addr_router_default_decode" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551311 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router " "Found entity 2: nios_addr_router" {  } { { "db/ip/nios/submodules/nios_addr_router.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647551311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647551315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647551315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_addr_router_001_default_decode " "Found entity 1: nios_addr_router_001_default_decode" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551316 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_addr_router_001 " "Found entity 2: nios_addr_router_001" {  } { { "db/ip/nios/submodules/nios_addr_router_001.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647551316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux " "Found entity 1: nios_cmd_xbar_demux" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_demux.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647551329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_demux_001 " "Found entity 1: nios_cmd_xbar_demux_001" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647551338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cmd_xbar_mux_002 " "Found entity 1: nios_cmd_xbar_mux_002" {  } { { "db/ip/nios/submodules/nios_cmd_xbar_mux_002.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647551609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router.sv(48) " "Verilog HDL Declaration information at nios_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647551613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router.sv(49) " "Verilog HDL Declaration information at nios_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647551614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_default_decode " "Found entity 1: nios_id_router_default_decode" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551615 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router " "Found entity 2: nios_id_router" {  } { { "db/ip/nios/submodules/nios_id_router.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647551615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647551619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647551619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_002_default_decode " "Found entity 1: nios_id_router_002_default_decode" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551625 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_002 " "Found entity 2: nios_id_router_002" {  } { { "db/ip/nios/submodules/nios_id_router_002.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647551625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_id_router_004.sv(48) " "Verilog HDL Declaration information at nios_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_004.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647551629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_id_router_004.sv(49) " "Verilog HDL Declaration information at nios_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_id_router_004.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603647551629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_id_router_004_default_decode " "Found entity 1: nios_id_router_004_default_decode" {  } { { "db/ip/nios/submodules/nios_id_router_004.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551631 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_id_router_004 " "Found entity 2: nios_id_router_004" {  } { { "db/ip/nios/submodules/nios_id_router_004.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647551631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "db/ip/nios/submodules/nios_irq_mapper.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647551635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647551635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: nios_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: nios_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: nios_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_qsys_0_nios2_oci " "Found entity 20: nios_nios2_qsys_0_nios2_oci" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_qsys_0 " "Found entity 21: nios_nios2_qsys_0" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647552465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647552472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647552730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647552730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647553010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647553010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647553015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647553015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_test_bench " "Found entity 1: nios_nios2_qsys_0_test_bench" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647553864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647553864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647553867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647553867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_pio_0 " "Found entity 1: nios_pio_0" {  } { { "db/ip/nios/submodules/nios_pio_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647553871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647553871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_demux " "Found entity 1: nios_rsp_xbar_demux" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_demux.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647553880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647553880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux " "Found entity 1: nios_rsp_xbar_mux" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_mux.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647554137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647554137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_rsp_xbar_mux_001 " "Found entity 1: nios_rsp_xbar_mux_001" {  } { { "db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647554669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647554669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0 " "Found entity 1: nios_sysid_qsys_0" {  } { { "db/ip/nios/submodules/nios_sysid_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647554673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647554673 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1603647554698 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1603647554698 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1603647554699 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1603647554703 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1603647554777 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1603647554777 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1603647554778 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1603647554782 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_epcs " "Elaborating entity \"nios_epcs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603647554989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:u0 " "Elaborating entity \"nios\" for hierarchy \"nios:u0\"" {  } { { "src/nios_epcs.vhd" "u0" { Text "D:/DE2/nios_epcs/src/nios_epcs.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647554993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_nios2_qsys_0\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_test_bench nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_test_bench:the_nios_nios2_qsys_0_test_bench " "Elaborating entity \"nios_nios2_qsys_0_test_bench\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_test_bench:the_nios_nios2_qsys_0_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_test_bench" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_register_bank_a_module nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_register_bank_a" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603647555115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555116 ""}  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603647555116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ig1 " "Found entity 1: altsyncram_9ig1" {  } { { "db/altsyncram_9ig1.tdf" "" { Text "D:/DE2/nios_epcs/db/altsyncram_9ig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647555220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647555220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ig1 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9ig1:auto_generated " "Elaborating entity \"altsyncram_9ig1\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9ig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_register_bank_b_module nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_register_bank_b" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603647555341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555342 ""}  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603647555342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aig1 " "Found entity 1: altsyncram_aig1" {  } { { "db/altsyncram_aig1.tdf" "" { Text "D:/DE2/nios_epcs/db/altsyncram_aig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647555434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647555434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aig1 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aig1:auto_generated " "Elaborating entity \"altsyncram_aig1\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_debug nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_debug" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603647555570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555570 ""}  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603647555570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_ocimem nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_ocimem" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_ociram_sp_ram_module nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_ociram_sp_ram" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603647555612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555613 ""}  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603647555613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dv71 " "Found entity 1: altsyncram_dv71" {  } { { "db/altsyncram_dv71.tdf" "" { Text "D:/DE2/nios_epcs/db/altsyncram_dv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647555732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647555732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dv71 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dv71:auto_generated " "Elaborating entity \"altsyncram_dv71\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_avalon_reg nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_avalon_reg:the_nios_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_avalon_reg:the_nios_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_avalon_reg" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_break nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_break" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_xbrk nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_xbrk:the_nios_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_xbrk:the_nios_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_dbrk nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dbrk:the_nios_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dbrk:the_nios_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_itrace nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_itrace" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_dtrace nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_td_mode nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\|nios_nios2_qsys_0_nios2_oci_td_mode:nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\|nios_nios2_qsys_0_nios2_oci_td_mode:nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifo nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_compute_tm_count nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_compute_tm_count:nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_compute_tm_count:nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifowp_inc nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifowp_inc:nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifowp_inc:nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifocount_inc nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifocount_inc:nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifocount_inc:nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_oci_test_bench nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_oci_test_bench:the_nios_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_oci_test_bench:the_nios_nios2_qsys_0_oci_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_oci_test_bench" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_pib nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_pib:the_nios_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_pib:the_nios_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_pib" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_im nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_im:the_nios_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_im:the_nios_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_im" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_wrapper nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_tck nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647555998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_sysclk nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603647556090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556090 ""}  } { { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603647556090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pio_0 nios:u0\|nios_pio_0:pio_0 " "Elaborating entity \"nios_pio_0\" for hierarchy \"nios:u0\|nios_pio_0:pio_0\"" {  } { { "nios/synthesis/nios.vhd" "pio_0" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 1868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:u0\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios/synthesis/nios.vhd" "onchip_memory2_0" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556124 ""}  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603647556124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7kc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7kc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7kc1 " "Found entity 1: altsyncram_7kc1" {  } { { "db/altsyncram_7kc1.tdf" "" { Text "D:/DE2/nios_epcs/db/altsyncram_7kc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603647556267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603647556267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7kc1 nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7kc1:auto_generated " "Elaborating entity \"altsyncram_7kc1\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7kc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_16Bit_512K nios:u0\|SRAM_16Bit_512K:sram_16bit_512k_0 " "Elaborating entity \"SRAM_16Bit_512K\" for hierarchy \"nios:u0\|SRAM_16Bit_512K:sram_16bit_512k_0\"" {  } { { "nios/synthesis/nios.vhd" "sram_16bit_512k_0" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sysid_qsys_0 nios:u0\|nios_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_sysid_qsys_0\" for hierarchy \"nios:u0\|nios_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios/synthesis/nios.vhd" "sysid_qsys_0" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 1914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_data_master_translator nios:u0\|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"nios_nios2_qsys_0_data_master_translator\" for hierarchy \"nios:u0\|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556385 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556389 "|nios_epcs|nios:u0|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556405 "|nios_epcs|nios:u0|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556406 "|nios_epcs|nios:u0|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556406 "|nios_epcs|nios:u0|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556406 "|nios_epcs|nios:u0|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:u0\|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:u0\|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_instruction_master_translator nios:u0\|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"nios_nios2_qsys_0_instruction_master_translator\" for hierarchy \"nios:u0\|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 1986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556428 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556430 "|nios_epcs|nios:u0|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556430 "|nios_epcs|nios:u0|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556431 "|nios_epcs|nios:u0|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556431 "|nios_epcs|nios:u0|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556431 "|nios_epcs|nios:u0|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:u0\|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:u0\|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pio_0_s1_translator nios:u0\|nios_pio_0_s1_translator:pio_0_s1_translator " "Elaborating entity \"nios_pio_0_s1_translator\" for hierarchy \"nios:u0\|nios_pio_0_s1_translator:pio_0_s1_translator\"" {  } { { "nios/synthesis/nios.vhd" "pio_0_s1_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 2050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556438 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_pio_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556440 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_pio_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556441 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_pio_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556441 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_pio_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556441 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_pio_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556441 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_pio_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556441 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_pio_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556441 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_pio_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556443 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_pio_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556443 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_pio_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556443 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_pio_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556444 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_pio_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556444 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_pio_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556444 "|nios_epcs|nios:u0|nios_pio_0_s1_translator:pio_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_pio_0_s1_translator:pio_0_s1_translator\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_pio_0_s1_translator:pio_0_s1_translator\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "nios/synthesis/nios_pio_0_s1_translator.vhd" "pio_0_s1_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0_s1_translator nios:u0\|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"nios_onchip_memory2_0_s1_translator\" for hierarchy \"nios:u0\|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios/synthesis/nios.vhd" "onchip_memory2_0_s1_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 2118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556451 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556453 "|nios_epcs|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556453 "|nios_epcs|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556453 "|nios_epcs|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556453 "|nios_epcs|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556453 "|nios_epcs|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556453 "|nios_epcs|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556453 "|nios_epcs|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556453 "|nios_epcs|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556454 "|nios_epcs|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556454 "|nios_epcs|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556454 "|nios_epcs|nios:u0|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sram_16bit_512k_0_avalon_slave_0_translator nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator " "Elaborating entity \"nios_sram_16bit_512k_0_avalon_slave_0_translator\" for hierarchy \"nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator\"" {  } { { "nios/synthesis/nios.vhd" "sram_16bit_512k_0_avalon_slave_0_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 2186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556461 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556463 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556463 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556463 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556463 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556463 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556463 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556464 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556464 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556464 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556464 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556464 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator\|altera_merlin_slave_translator:sram_16bit_512k_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator:sram_16bit_512k_0_avalon_slave_0_translator\|altera_merlin_slave_translator:sram_16bit_512k_0_avalon_slave_0_translator\"" {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" "sram_16bit_512k_0_avalon_slave_0_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sysid_qsys_0_control_slave_translator nios:u0\|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"nios_sysid_qsys_0_control_slave_translator\" for hierarchy \"nios:u0\|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios/synthesis/nios.vhd" "sysid_qsys_0_control_slave_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 2254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556473 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_sysid_qsys_0_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556474 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_sysid_qsys_0_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556475 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_sysid_qsys_0_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556475 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_sysid_qsys_0_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556475 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_sysid_qsys_0_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556475 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_sysid_qsys_0_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556475 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_sysid_qsys_0_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556476 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_sysid_qsys_0_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556478 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_sysid_qsys_0_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556478 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_sysid_qsys_0_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556478 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_sysid_qsys_0_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556478 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_sysid_qsys_0_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556479 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_sysid_qsys_0_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556479 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_sysid_qsys_0_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556479 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_sysid_qsys_0_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556479 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_sysid_qsys_0_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556479 "|nios_epcs|nios:u0|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "sysid_qsys_0_control_slave_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_translator nios:u0\|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"nios:u0\|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556487 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556488 "|nios_epcs|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556488 "|nios_epcs|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556489 "|nios_epcs|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556489 "|nios_epcs|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556489 "|nios_epcs|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556491 "|nios_epcs|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556491 "|nios_epcs|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556491 "|nios_epcs|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556491 "|nios_epcs|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556491 "|nios_epcs|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556491 "|nios_epcs|nios:u0|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios/synthesis/nios.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pio_0_s1_translator_avalon_universal_slave_0_agent nios:u0\|nios_pio_0_s1_translator_avalon_universal_slave_0_agent:pio_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_pio_0_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios:u0\|nios_pio_0_s1_translator_avalon_universal_slave_0_agent:pio_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios/synthesis/nios.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 2554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556512 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_pio_0_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556517 "|nios_epcs|nios:u0|nios_pio_0_s1_translator_avalon_universal_slave_0_agent:pio_0_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:u0\|nios_pio_0_s1_translator_avalon_universal_slave_0_agent:pio_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:u0\|nios_pio_0_s1_translator_avalon_universal_slave_0_agent:pio_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:u0\|nios_pio_0_s1_translator_avalon_universal_slave_0_agent:pio_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:u0\|nios_pio_0_s1_translator_avalon_universal_slave_0_agent:pio_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:pio_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo nios:u0\|nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios:u0\|nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/synthesis/nios.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556532 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556534 "|nios_epcs|nios:u0|nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556534 "|nios_epcs|nios:u0|nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556534 "|nios_epcs|nios:u0|nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556534 "|nios_epcs|nios:u0|nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556535 "|nios_epcs|nios:u0|nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556535 "|nios_epcs|nios:u0|nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:u0\|nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:u0\|nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "nios/synthesis/nios.vhd" "sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556564 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556567 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" "sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/synthesis/nios.vhd" "sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556586 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556588 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556588 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556588 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556588 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556588 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647556588 "|nios_epcs|nios:u0|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:u0\|nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_sram_16bit_512k_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router nios:u0\|nios_addr_router:addr_router " "Elaborating entity \"nios_addr_router\" for hierarchy \"nios:u0\|nios_addr_router:addr_router\"" {  } { { "nios/synthesis/nios.vhd" "addr_router" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_default_decode nios:u0\|nios_addr_router:addr_router\|nios_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_addr_router_default_decode\" for hierarchy \"nios:u0\|nios_addr_router:addr_router\|nios_addr_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_addr_router.sv" "the_default_decode" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_001 nios:u0\|nios_addr_router_001:addr_router_001 " "Elaborating entity \"nios_addr_router_001\" for hierarchy \"nios:u0\|nios_addr_router_001:addr_router_001\"" {  } { { "nios/synthesis/nios.vhd" "addr_router_001" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_addr_router_001_default_decode nios:u0\|nios_addr_router_001:addr_router_001\|nios_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_addr_router_001_default_decode\" for hierarchy \"nios:u0\|nios_addr_router_001:addr_router_001\|nios_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_addr_router_001.sv" "the_default_decode" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_addr_router_001.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router nios:u0\|nios_id_router:id_router " "Elaborating entity \"nios_id_router\" for hierarchy \"nios:u0\|nios_id_router:id_router\"" {  } { { "nios/synthesis/nios.vhd" "id_router" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_default_decode nios:u0\|nios_id_router:id_router\|nios_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_default_decode\" for hierarchy \"nios:u0\|nios_id_router:id_router\|nios_id_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_id_router.sv" "the_default_decode" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_002 nios:u0\|nios_id_router_002:id_router_002 " "Elaborating entity \"nios_id_router_002\" for hierarchy \"nios:u0\|nios_id_router_002:id_router_002\"" {  } { { "nios/synthesis/nios.vhd" "id_router_002" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_002_default_decode nios:u0\|nios_id_router_002:id_router_002\|nios_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_002_default_decode\" for hierarchy \"nios:u0\|nios_id_router_002:id_router_002\|nios_id_router_002_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_id_router_002.sv" "the_default_decode" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_004 nios:u0\|nios_id_router_004:id_router_004 " "Elaborating entity \"nios_id_router_004\" for hierarchy \"nios:u0\|nios_id_router_004:id_router_004\"" {  } { { "nios/synthesis/nios.vhd" "id_router_004" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_id_router_004_default_decode nios:u0\|nios_id_router_004:id_router_004\|nios_id_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_id_router_004_default_decode\" for hierarchy \"nios:u0\|nios_id_router_004:id_router_004\|nios_id_router_004_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_id_router_004.sv" "the_default_decode" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios/synthesis/nios.vhd" "burst_adapter" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rst_controller nios:u0\|nios_rst_controller:rst_controller " "Elaborating entity \"nios_rst_controller\" for hierarchy \"nios:u0\|nios_rst_controller:rst_controller\"" {  } { { "nios/synthesis/nios.vhd" "rst_controller" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647556691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:u0\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:u0\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios/synthesis/nios_rst_controller.vhd" "rst_controller" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647557874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:u0\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:u0\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647559478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rst_controller_001 nios:u0\|nios_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_rst_controller_001\" for hierarchy \"nios:u0\|nios_rst_controller_001:rst_controller_001\"" {  } { { "nios/synthesis/nios.vhd" "rst_controller_001" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647559482 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at nios_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios/synthesis/nios_rst_controller_001.vhd" "" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1603647559483 "|nios_epcs|nios:u0|nios_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:u0\|nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:u0\|nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios/synthesis/nios_rst_controller_001.vhd" "rst_controller_001" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647561107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_demux nios:u0\|nios_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_cmd_xbar_demux\" for hierarchy \"nios:u0\|nios_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios/synthesis/nios.vhd" "cmd_xbar_demux" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_demux_001 nios:u0\|nios_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_cmd_xbar_demux_001\" for hierarchy \"nios:u0\|nios_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios/synthesis/nios.vhd" "cmd_xbar_demux_001" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cmd_xbar_mux_002 nios:u0\|nios_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"nios_cmd_xbar_mux_002\" for hierarchy \"nios:u0\|nios_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "nios/synthesis/nios.vhd" "cmd_xbar_mux_002" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:u0\|nios_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:u0\|nios_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_cmd_xbar_mux_002.sv" "arb" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_cmd_xbar_mux_002.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:u0\|nios_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:u0\|nios_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_demux nios:u0\|nios_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_rsp_xbar_demux\" for hierarchy \"nios:u0\|nios_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios/synthesis/nios.vhd" "rsp_xbar_demux" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_mux nios:u0\|nios_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_rsp_xbar_mux\" for hierarchy \"nios:u0\|nios_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios/synthesis/nios.vhd" "rsp_xbar_mux" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:u0\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:u0\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_mux.sv" "arb" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:u0\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:u0\|nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_rsp_xbar_mux_001 nios:u0\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_rsp_xbar_mux_001\" for hierarchy \"nios:u0\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios/synthesis/nios.vhd" "rsp_xbar_mux_001" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:u0\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:u0\|nios_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" "arb" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_rsp_xbar_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_width_adapter nios:u0\|nios_width_adapter:width_adapter " "Elaborating entity \"nios_width_adapter\" for hierarchy \"nios:u0\|nios_width_adapter:width_adapter\"" {  } { { "nios/synthesis/nios.vhd" "width_adapter" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios:u0\|nios_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios:u0\|nios_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios/synthesis/nios_width_adapter.vhd" "width_adapter" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_width_adapter_001 nios:u0\|nios_width_adapter_001:width_adapter_001 " "Elaborating entity \"nios_width_adapter_001\" for hierarchy \"nios:u0\|nios_width_adapter_001:width_adapter_001\"" {  } { { "nios/synthesis/nios.vhd" "width_adapter_001" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios:u0\|nios_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios:u0\|nios_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios/synthesis/nios_width_adapter_001.vhd" "width_adapter_001" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562782 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1603647562785 "|nios_epcs|nios:u0|nios_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1603647562785 "|nios_epcs|nios:u0|nios_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1603647562785 "|nios_epcs|nios:u0|nios_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1603647562785 "|nios_epcs|nios:u0|nios_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:u0\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:u0\|nios_irq_mapper:irq_mapper\"" {  } { { "nios/synthesis/nios.vhd" "irq_mapper" { Text "D:/DE2/nios_epcs/nios/synthesis/nios.vhd" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603647562790 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564367 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564367 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564367 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564367 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564367 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564367 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564380 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564380 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564380 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564380 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564380 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564381 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564404 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564404 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564404 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564405 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564405 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/DE2/nios_epcs/nios/synthesis/nios_pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1603647564405 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1603647572565 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3167 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 4133 -1 0 } } { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "nios/synthesis/submodules/nios_nios2_qsys_0.v" "" { Text "D:/DE2/nios_epcs/nios/synthesis/submodules/nios_nios2_qsys_0.v" 3740 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1603647572717 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1603647572717 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "src/nios_epcs.vhd" "" { Text "D:/DE2/nios_epcs/src/nios_epcs.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603647573898 "|nios_epcs|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "src/nios_epcs.vhd" "" { Text "D:/DE2/nios_epcs/src/nios_epcs.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603647573898 "|nios_epcs|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1603647573898 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "107 " "107 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1603647574842 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1603647574919 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1603647574919 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603647574975 "|nios_epcs|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1603647574975 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DE2/nios_epcs/output_files/nios_epcs.map.smsg " "Generated suppressed messages file D:/DE2/nios_epcs/output_files/nios_epcs.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1603647575325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603647576026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603647576026 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/nios_epcs.vhd" "" { Text "D:/DE2/nios_epcs/src/nios_epcs.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603647576320 "|nios_epcs|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/nios_epcs.vhd" "" { Text "D:/DE2/nios_epcs/src/nios_epcs.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603647576320 "|nios_epcs|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/nios_epcs.vhd" "" { Text "D:/DE2/nios_epcs/src/nios_epcs.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603647576320 "|nios_epcs|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1603647576320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1899 " "Implemented 1899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603647576320 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603647576320 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1603647576320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1704 " "Implemented 1704 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603647576320 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1603647576320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603647576320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 158 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603647576426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 20:39:36 2020 " "Processing ended: Sun Oct 25 20:39:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603647576426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603647576426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603647576426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603647576426 ""}
