/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
 */

#ifndef _CAM_IFE_CSID_695_H_
#define _CAM_IFE_CSID_695_H_

#include <linux/module.h>
#include "cam_ife_csid_hw_ver2.h"
#include "cam_ife_csid680.h"

#define CAM_CSID_VERSION_V695                 0x60090050

static struct cam_ife_csid_ver2_top_reg_info
			cam_ife_csid_695_top_reg_info = {
	.io_path_cfg0_addr = {
				    0x0,
				    0x4,
	},
	.dual_csid_cfg0_addr =  {
				    0xC,
				    0x10,
	},
	.input_core_type_shift_val      = 0,
	.sfe_offline_en_shift_val       = 12,
	.out_ife_en_shift_val           = 8,
	.dual_sync_sel_shift_val        = 8,
	.dual_en_shift_val              = 0,
	.master_slave_sel_shift_val     = 1,
	.master_sel_val                 = 0,
	.slave_sel_val                  = 1,
	.io_path_cfg_rst_val            = 1,
	.dual_cfg_rst_val               = 0,
	.sfe_pipeline_bypassed          = true,
};

static struct cam_ife_csid_ver2_reg_info cam_ife_csid_695_reg_info = {
	.top_irq_reg_info      = cam_ife_csid_680_top_irq_reg_info,
	.rx_irq_reg_info       = cam_ife_csid_680_rx_irq_reg_info,
	.path_irq_reg_info     = {
		&cam_ife_csid_680_path_irq_reg_info[CAM_IFE_PIX_PATH_RES_RDI_0],
		&cam_ife_csid_680_path_irq_reg_info[CAM_IFE_PIX_PATH_RES_RDI_1],
		&cam_ife_csid_680_path_irq_reg_info[CAM_IFE_PIX_PATH_RES_RDI_2],
		&cam_ife_csid_680_path_irq_reg_info[CAM_IFE_PIX_PATH_RES_RDI_3],
		&cam_ife_csid_680_path_irq_reg_info[CAM_IFE_PIX_PATH_RES_RDI_4],
		NULL,
		&cam_ife_csid_680_path_irq_reg_info[CAM_IFE_PIX_PATH_RES_IPP],
		&cam_ife_csid_680_path_irq_reg_info[CAM_IFE_PIX_PATH_RES_PPP],
	},
	.buf_done_irq_reg_info = &cam_ife_csid_680_buf_done_irq_reg_info,
	.cmn_reg                              = &cam_ife_csid_680_cmn_reg_info,
	.csi2_reg                             = &cam_ife_csid_680_csi2_reg_info,
	.path_reg[CAM_IFE_PIX_PATH_RES_IPP]   = &cam_ife_csid_680_ipp_reg_info,
	.path_reg[CAM_IFE_PIX_PATH_RES_PPP]   = &cam_ife_csid_680_ppp_reg_info,
	.path_reg[CAM_IFE_PIX_PATH_RES_RDI_0] = &cam_ife_csid_680_rdi_0_reg_info,
	.path_reg[CAM_IFE_PIX_PATH_RES_RDI_1] = &cam_ife_csid_680_rdi_1_reg_info,
	.path_reg[CAM_IFE_PIX_PATH_RES_RDI_2] = &cam_ife_csid_680_rdi_2_reg_info,
	.path_reg[CAM_IFE_PIX_PATH_RES_RDI_3] = &cam_ife_csid_680_rdi_3_reg_info,
	.path_reg[CAM_IFE_PIX_PATH_RES_RDI_4] = &cam_ife_csid_680_rdi_4_reg_info,
	.top_reg                              = &cam_ife_csid_695_top_reg_info,
	.input_core_sel = {
		{
			0x0,
			0x1,
			0x2,
			-1,
			-1,
			-1,
			-1,
		},
		{
			0x0,
			0x1,
			0x2,
			-1,
			-1,
			-1,
			-1,
		},
	},
	.need_top_cfg = 0x1,
	.rx_irq_desc        = &cam_ife_csid_680_rx_irq_desc,
	.path_irq_desc      = cam_ife_csid_680_path_irq_desc,
	.num_top_err_irqs   = cam_ife_csid_680_num_top_irq_desc,
	.top_debug_mask     = &cam_ife_csid_680_top_debug_mask,
	.rx_debug_mask      = &cam_ife_csid_680_rx_debug_mask,
	.num_top_regs       = 1,
	.num_rx_regs        = 1,
};

#endif /*_CAM_IFE_CSID_695_H_ */
