VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-09-17T14:53:14
Compiler: GNU 12.2.0 on Linux-6.2.1-PRoot-Distro aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml sevenseg.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /root/vaman-task/build/sevenseg_dummy.sdc --fix_clusters sevenseg_constraints.place --place


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: sevenseg

# Loading Architecture Description
# Loading Architecture Description took 0.56 seconds (max_rss 26.7 MiB, delta_rss +23.3 MiB)
# Building complex block graph
# Building complex block graph took 0.19 seconds (max_rss 33.5 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 33.5 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 8 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    7 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 10
# Clean circuit took 0.00 seconds (max_rss 33.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 33.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 33.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 23
    .input    :       2
    .output   :       8
    BIDIR_CELL:      10
    GND       :       1
    T_FRAG    :       1
    VCC       :       1
  Nets  : 15
    Avg Fanout:     3.0
    Max Fanout:    18.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 72
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 33.5 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/root/vaman-task/build/sevenseg_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 33.5 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: sevenseg.net
Circuit placement file: sevenseg.place
Circuit routing file: sevenseg.route
Circuit SDC file: /root/vaman-task/build/sevenseg_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'sevenseg_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sevenseg.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.008157 seconds).
# Load Packing took 0.01 seconds (max_rss 33.8 MiB, delta_rss +0.3 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #11 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #12 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 5
Netlist num_blocks: 13
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 1.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 10.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 0.
Netlist inputs pins: 2
Netlist output pins: 28


Pb types usage...
  PB-LOGIC          : 1
   LOGIC            : 1
    FRAGS           : 1
     c_frag_modes   : 1
      SPLIT         : 1
       b_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 10
   BIDIR            : 10
    INPUT           : 2
     bidir          : 2
     inpad          : 2
    OUTPUT          : 8
     bidir          : 8
     outpad         : 8
  PB-SYN_GND        : 1
   GND              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		1	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		10	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.00 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.31 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 33.8 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 4: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.58 seconds (max_rss 341.7 MiB, delta_rss +307.9 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 2.15 seconds (max_rss 389.2 MiB, delta_rss +355.3 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 42.08 seconds (max_rss 389.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 389.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 42.08 seconds (max_rss 389.2 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 4.06 seconds (max_rss 406.5 MiB, delta_rss +17.3 MiB)
Warning 9: CHANX place cost fac is 0 at 2 2
Warning 10: CHANX place cost fac is 0 at 34 34
Warning 11: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading sevenseg_constraints.place.

Successfully read sevenseg_constraints.place.

## Initial Placement took 0.01 seconds (max_rss 406.5 MiB, delta_rss +0.0 MiB)

There are 35 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 230

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.370219 td_cost: 2.72296e-08
Initial placement estimated Critical Path Delay (CPD): 40.4161 ns
Initial placement estimated setup Total Negative Slack (sTNS): -40.4161 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -40.4161 ns

Initial placement estimated setup slack histogram:
[   -4e-08:   -4e-08) 1 (100.0%) |**************************************************
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 0 (  0.0%) |
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 30
Warning 12: Starting t: 2 of 13 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 2.1e+00   0.766       0.39 2.5005e-08  46.322      -46.3  -46.322   0.333  0.2480   38.0     1.00        30  0.200
   2    0.0 2.0e+00   2.310       0.44 3.3012e-08  28.506      -28.5  -28.506   0.467  0.6041   33.9     1.77        60  0.950
   3    0.0 1.9e+00   1.667       0.36 2.6184e-08  30.094      -30.1  -30.094   0.133  0.2006   34.9     1.60        90  0.950
   4    0.0 1.8e+00   1.160       0.43 3.1082e-08  41.133      -41.1  -41.133   0.333  0.1383   24.2     3.62       120  0.950
   5    0.0 1.7e+00   1.054       0.41 3.0765e-08  42.597      -42.6  -42.597   0.233  0.1600   21.6     4.11       150  0.950
   6    0.0 1.7e+00   1.094       0.38 2.7676e-08  39.445      -39.4  -39.445   0.433  0.2154   17.1     4.95       180  0.950
   7    0.0 1.6e+00   0.727       0.37 1.9674e-08  45.566      -45.6  -45.566   0.133  0.0710   17.0     4.97       210  0.950
   8    0.0 1.5e+00   1.241       0.37 2.7481e-08  33.638      -33.6  -33.638   0.433  0.2063   11.8     5.96       240  0.950
   9    0.0 1.4e+00   1.084       0.38 2.6524e-08  39.309      -39.3  -39.309   0.367  0.2861   11.7     5.97       270  0.950
  10    0.0 1.3e+00   1.272       0.31 1.7365e-08  31.021        -31  -31.021   0.300  0.1254   10.9     6.14       300  0.950
  11    0.0 1.3e+00   0.925       0.32 1.7214e-08  37.596      -37.6  -37.596   0.233  0.1644    9.3     6.42       330  0.950
  12    0.0 1.2e+00   1.255       0.33 1.904e-08   32.931      -32.9  -32.931   0.267  0.1738    7.4     6.79       360  0.950
  13    0.0 1.2e+00   1.337       0.48 3.8447e-08  41.181      -41.2  -41.181   0.433  0.1658    6.1     7.03       390  0.950
  14    0.0 1.1e+00   0.919       0.46 3.5094e-08  50.259      -50.3  -50.259   0.267  0.1494    6.1     7.04       420  0.950
  15    0.0 1.0e+00   1.075       0.44 3.3886e-08  43.937      -43.9  -43.937   0.300  0.0971    5.0     7.24       450  0.950
  16    0.0 9.9e-01   0.960       0.42 3.0666e-08  45.937      -45.9  -45.937   0.367  0.1010    4.3     7.37       480  0.950
  17    0.0 9.4e-01   1.048       0.41 3.0713e-08  41.851      -41.9  -41.851   0.467  0.0627    4.0     7.43       510  0.950
  18    0.0 8.9e-01   0.779       0.37 2.5395e-08  45.689      -45.7  -45.689   0.367  0.0626    4.1     7.41       540  0.950
  19    0.0 8.5e-01   0.913       0.33 2.1473e-08  38.242      -38.2  -38.242   0.267  0.0363    3.8     7.47       570  0.950
  20    0.0 8.1e-01   1.198       0.36 2.6921e-08  36.422      -36.4  -36.422   0.300  0.0609    3.2     7.59       600  0.950
  21    0.0 7.7e-01   1.023       0.38 2.9604e-08  41.987        -42  -41.987   0.300  0.0184    2.7     7.68       630  0.950
  22    0.0 7.3e-01   1.004       0.39 2.9491e-08  42.039        -42  -42.039   0.433  0.0252    2.3     7.75       660  0.950
  23    0.0 6.9e-01   1.142       0.43 3.3297e-08  41.680      -41.7  -41.680   0.333  0.0882    2.3     7.75       690  0.950
  24    0.0 6.6e-01   1.115       0.52 4.2401e-08  48.015        -48  -48.015   0.300  0.0517    2.1     7.80       720  0.950
  25    0.0 6.2e-01   1.002       0.58 4.7483e-08  53.808      -53.8  -53.808   0.333  0.0240    1.8     7.85       750  0.950
  26    0.0 5.9e-01   1.005       0.59 4.6256e-08  55.181      -55.2  -55.181   0.167  0.0162    1.6     7.89       780  0.950
  27    0.0 5.6e-01   1.001       0.59 4.8588e-08  54.454      -54.5  -54.454   0.133  0.0138    1.2     7.97       810  0.950
  28    0.0 5.3e-01   0.965       0.57 4.6711e-08  54.454      -54.5  -54.454   0.367  0.0223    1.0     8.00       840  0.950
  29    0.0 5.1e-01   1.019       0.57 4.5958e-08  53.287      -53.3  -53.287   0.500  0.0229    1.0     8.00       870  0.950
  30    0.0 4.8e-01   0.977       0.57 4.468e-08   55.181      -55.2  -55.181   0.200  0.0297    1.1     7.99       900  0.950
  31    0.0 4.6e-01   1.001       0.55 4.3127e-08  51.667      -51.7  -51.667   0.300  0.0337    1.0     8.00       930  0.950
  32    0.0 4.4e-01   0.966       0.56 4.5152e-08  53.968        -54  -53.968   0.500  0.0168    1.0     8.00       960  0.950
  33    0.0 4.1e-01   0.950       0.51 4.2376e-08  52.070      -52.1  -52.070   0.300  0.0307    1.1     7.99       990  0.950
  34    0.0 3.9e-01   0.975       0.48 3.918e-08   50.379      -50.4  -50.379   0.233  0.0180    1.0     8.00      1020  0.950
  35    0.0 3.7e-01   1.026       0.51 3.9402e-08  50.259      -50.3  -50.259   0.200  0.0223    1.0     8.00      1050  0.950
  36    0.0 3.5e-01   0.886       0.46 3.524e-08   50.703      -50.7  -50.703   0.400  0.1378    1.0     8.00      1080  0.950
  37    0.0 3.4e-01   0.990       0.39 2.9026e-08  42.150      -42.2  -42.150   0.200  0.0414    1.0     8.00      1110  0.950
  38    0.0 3.2e-01   0.982       0.37 2.5319e-08  40.998        -41  -40.998   0.233  0.0211    1.0     8.00      1140  0.950
  39    0.0 3.0e-01   1.015       0.37 2.81e-08    40.293      -40.3  -40.293   0.267  0.0173    1.0     8.00      1170  0.950
  40    0.0 2.9e-01   1.016       0.37 2.6847e-08  39.850      -39.9  -39.850   0.267  0.0257    1.0     8.00      1200  0.950
  41    0.0 2.7e-01   0.989       0.39 2.3707e-08  40.062      -40.1  -40.062   0.533  0.0437    1.0     8.00      1230  0.950
  42    0.0 2.6e-01   1.035       0.44 2.3118e-08  38.117      -38.1  -38.117   0.267  0.0404    1.1     7.98      1260  0.950
  43    0.0 2.5e-01   0.956       0.38 2.3076e-08  38.144      -38.1  -38.144   0.333  0.0389    1.0     8.00      1290  0.950
  44    0.0 2.4e-01   1.050       0.36 2.3726e-08  36.965        -37  -36.965   0.267  0.0420    1.0     8.00      1320  0.950
  45    0.0 2.2e-01   1.050       0.37 2.363e-08   36.965        -37  -36.965   0.333  0.0276    1.0     8.00      1350  0.950
  46    0.0 2.1e-01   1.008       0.35 2.2675e-08  38.915      -38.9  -38.915   0.400  0.0457    1.0     8.00      1380  0.950
  47    0.0 2.0e-01   1.018       0.38 2.1663e-08  37.523      -37.5  -37.523   0.200  0.0334    1.0     8.00      1410  0.950
  48    0.0 1.9e-01   0.941       0.38 2.0056e-08  35.942      -35.9  -35.942   0.367  0.0311    1.0     8.00      1440  0.950
  49    0.0 1.8e-01   0.953       0.33 1.751e-08   36.276      -36.3  -36.276   0.300  0.0340    1.0     8.00      1470  0.950
  50    0.0 1.7e-01   0.970       0.33 1.8278e-08  34.422      -34.4  -34.422   0.300  0.0305    1.0     8.00      1500  0.950
  51    0.0 1.6e-01   1.060       0.38 1.5588e-08  34.276      -34.3  -34.276   0.167  0.0300    1.0     8.00      1530  0.950
  52    0.0 1.6e-01   0.982       0.32 1.6373e-08  32.523      -32.5  -32.523   0.267  0.0408    1.0     8.00      1560  0.950
  53    0.0 1.5e-01   1.008       0.30 1.6584e-08  34.411      -34.4  -34.411   0.267  0.0735    1.0     8.00      1590  0.950
  54    0.0 1.4e-01   0.919       0.30 1.7253e-08  36.823      -36.8  -36.823   0.333  0.0804    1.0     8.00      1620  0.950
  55    0.0 1.3e-01   1.115       0.29 1.6193e-08  32.405      -32.4  -32.405   0.333  0.0596    1.0     8.00      1650  0.950
  56    0.0 1.3e-01   0.986       0.30 1.7662e-08  34.482      -34.5  -34.482   0.233  0.0364    1.0     8.00      1680  0.950
  57    0.0 1.2e-01   1.124       0.33 2.3454e-08  35.582      -35.6  -35.582   0.300  0.0510    1.0     8.00      1710  0.950
  58    0.0 1.1e-01   0.942       0.33 2.0259e-08  38.748      -38.7  -38.748   0.333  0.0386    1.0     8.00      1740  0.950
  59    0.0 1.1e-01   0.989       0.31 1.9605e-08  36.437      -36.4  -36.437   0.200  0.0473    1.0     8.00      1770  0.950
  60    0.0 1.0e-01   0.947       0.29 1.7121e-08  34.781      -34.8  -34.781   0.100  0.0527    1.0     8.00      1800  0.950
  61    0.0 8.3e-02   0.954       0.29 1.6994e-08  35.241      -35.2  -35.241   0.233  0.0306    1.0     8.00      1830  0.800
  62    0.0 7.9e-02   0.968       0.28 1.5497e-08  34.369      -34.4  -34.369   0.367  0.0487    1.0     8.00      1860  0.950
  63    0.0 7.5e-02   0.945       0.27 1.4538e-08  33.646      -33.6  -33.646   0.367  0.0399    1.0     8.00      1890  0.950
  64    0.0 7.1e-02   1.007       0.28 1.4586e-08  33.314      -33.3  -33.314   0.167  0.0305    1.0     8.00      1920  0.950
  65    0.0 6.7e-02   1.116       0.29 1.6921e-08  32.931      -32.9  -32.931   0.367  0.0378    1.0     8.00      1950  0.950
  66    0.0 6.4e-02   0.928       0.29 1.5776e-08  35.592      -35.6  -35.592   0.300  0.0603    1.0     8.00      1980  0.950
  67    0.0 6.1e-02   0.992       0.27 1.4154e-08  32.122      -32.1  -32.122   0.067  0.0789    1.0     8.00      2010  0.950
  68    0.0 4.9e-02   0.974       0.27 1.242e-08   30.892      -30.9  -30.892   0.200  0.0394    1.0     8.00      2040  0.800
  69    0.0 4.6e-02   0.953       0.31 1.1218e-08  31.932      -31.9  -31.932   0.100  0.0098    1.0     8.00      2070  0.950
  70    0.0 3.7e-02   1.017       0.32 1.1049e-08  30.867      -30.9  -30.867   0.233  0.0385    1.0     8.00      2100  0.800
  71    0.0 3.5e-02   0.987       0.30 1.1383e-08  30.652      -30.7  -30.652   0.133  0.0466    1.0     8.00      2130  0.950
  72    0.0 2.8e-02   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2160  0.800
  73    0.0 2.3e-02   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2190  0.800
  74    0.0 1.8e-02   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2220  0.800
  75    0.0 1.4e-02   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2250  0.800
  76    0.0 1.2e-02   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2280  0.800
  77    0.0 9.2e-03   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2310  0.800
  78    0.0 7.4e-03   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2340  0.800
  79    0.0 5.9e-03   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2370  0.800
  80    0.0 4.7e-03   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2400  0.800
  81    0.0 3.8e-03   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2430  0.800
  82    0.0 3.0e-03   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2460  0.800
  83    0.0 2.4e-03   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2490  0.800
  84    0.0 1.9e-03   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2520  0.800
  85    0.0 1.5e-03   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2550  0.800
  86    0.0 1.2e-03   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2580  0.800
  87    0.0 0.0e+00   1.000       0.34 9.0954e-09  29.110      -29.1  -29.110   0.000  0.0000    1.0     8.00      2610  0.800
## Placement Quench took 0.00 seconds (max_rss 406.5 MiB)

BB estimate of min-dist (placement) wire length: 114

Completed placement consistency check successfully.

Swaps called: 2623

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 29.11 ns, Fmax: 34.3525 MHz
Placement estimated setup Worst Negative Slack (sWNS): -29.11 ns
Placement estimated setup Total Negative Slack (sTNS): -29.11 ns

Placement estimated setup slack histogram:
[ -2.9e-08: -2.9e-08) 1 (100.0%) |**************************************************
[ -2.9e-08: -2.9e-08) 0 (  0.0%) |
[ -2.9e-08: -2.9e-08) 0 (  0.0%) |
[ -2.9e-08: -2.9e-08) 0 (  0.0%) |
[ -2.9e-08: -2.9e-08) 0 (  0.0%) |
[ -2.9e-08: -2.9e-08) 0 (  0.0%) |
[ -2.9e-08: -2.9e-08) 0 (  0.0%) |
[ -2.9e-08: -2.9e-08) 0 (  0.0%) |
[ -2.9e-08: -2.9e-08) 0 (  0.0%) |
[ -2.9e-08: -2.9e-08) 0 (  0.0%) |

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.33607, td_cost: 9.09539e-09, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 1
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 10
  PB-SYN_GND implemented as TL-SYN_GND: 1

Placement number of temperatures: 87
Placement total # of swap attempts: 2623
	Swaps accepted:  625 (23.8 %)
	Swaps rejected:  231 ( 8.8 %)
	Swaps aborted : 1767 (67.4 %)
Placement Quench timing analysis took 7.7999e-05 seconds (5.5461e-05 STA, 2.2538e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00783954 seconds (0.00562361 STA, 0.00221593 slack) (89 full updates: 89 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 89 in 0.000791773 sec
Full Max Req/Worst Slack updates 40 in 0.000166695 sec
Incr Max Req/Worst Slack updates 49 in 0.000172383 sec
Incr Criticality updates 18 in 0.000154153 sec
Full Criticality updates 71 in 0.000394152 sec
# Placement took 4.10 seconds (max_rss 406.5 MiB, delta_rss +17.3 MiB)

Flow timing analysis took 0.00783954 seconds (0.00562361 STA, 0.00221593 slack) (89 full updates: 89 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 49.31 seconds (max_rss 422.7 MiB)
