	component mcu_subsystem_iopll_1 is
		port (
			rst         : in  std_logic := 'X'; -- reset
			refclk      : in  std_logic := 'X'; -- clk
			locked      : out std_logic;        -- export
			outclk_0    : out std_logic;        -- clk
			cascade_out : out std_logic         -- clk
		);
	end component mcu_subsystem_iopll_1;

