
integrated_manual2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c24  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  08006df4  08006df4  00007df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f6c  08006f6c  00008080  2**0
                  CONTENTS
  4 .ARM          00000008  08006f6c  08006f6c  00007f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f74  08006f74  00008080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f74  08006f74  00007f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006f78  08006f78  00007f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08006f7c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004380  20000080  08006ffc  00008080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004400  08006ffc  00008400  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014fa3  00000000  00000000  000080b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f83  00000000  00000000  0001d053  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e0  00000000  00000000  0001ffd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001063  00000000  00000000  000214b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025228  00000000  00000000  0002251b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a638  00000000  00000000  00047743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000def8c  00000000  00000000  00061d7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00140d07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006000  00000000  00000000  00140d4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00146d4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006ddc 	.word	0x08006ddc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	08006ddc 	.word	0x08006ddc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	4a07      	ldr	r2, [pc, #28]	@ (8000608 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	4a06      	ldr	r2, [pc, #24]	@ (800060c <vApplicationGetIdleTaskMemory+0x30>)
 80005f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2280      	movs	r2, #128	@ 0x80
 80005f8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005fa:	bf00      	nop
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	2000009c 	.word	0x2000009c
 800060c:	200000f0 	.word	0x200000f0

08000610 <PWM>:
//		    *pTimer2CCR1Reg  = CCR1LoadValue;  // duty cycle of PWM signal
//		    *pTimer2CR1Reg   = 1;              // counter enable
//}

void PWM (uint16_t CCR1LoadValue)
{
 8000610:	b480      	push	{r7}
 8000612:	b08f      	sub	sp, #60	@ 0x3c
 8000614:	af00      	add	r7, sp, #0
 8000616:	4603      	mov	r3, r0
 8000618:	80fb      	strh	r3, [r7, #6]
	uint32_t *pAHB1ClkCtrlReg =   (uint32_t*)0x40023830; // address of AHB1 clock control register
 800061a:	4b27      	ldr	r3, [pc, #156]	@ (80006b8 <PWM+0xa8>)
 800061c:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t *pAFRLPortAReg   =   (uint32_t*)0x40020020; // address of alternate function register of port A
 800061e:	4b27      	ldr	r3, [pc, #156]	@ (80006bc <PWM+0xac>)
 8000620:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t *pPortAModeReg   =   (uint32_t*)0x40020000; // address of port A mode register
 8000622:	4b27      	ldr	r3, [pc, #156]	@ (80006c0 <PWM+0xb0>)
 8000624:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t *pAPB1ClkCtrlReg =   (uint32_t*)0x40023840; // address of APB1 clock control register
 8000626:	4b27      	ldr	r3, [pc, #156]	@ (80006c4 <PWM+0xb4>)
 8000628:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t *pTimer2PsclrReg =   (uint32_t*)0x40000C28; // address of timer 5 pre-scalar register
 800062a:	4b27      	ldr	r3, [pc, #156]	@ (80006c8 <PWM+0xb8>)
 800062c:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t *pTimer2ArrReg   =   (uint32_t*)0x40000C2C; // address of timer 5 auto reload register
 800062e:	4b27      	ldr	r3, [pc, #156]	@ (80006cc <PWM+0xbc>)
 8000630:	623b      	str	r3, [r7, #32]
    uint32_t *pTimer2CntReg   =   (uint32_t*)0x40000C24; // address of timer 5 counter register
 8000632:	4b27      	ldr	r3, [pc, #156]	@ (80006d0 <PWM+0xc0>)
 8000634:	61fb      	str	r3, [r7, #28]
    uint32_t *pTimer2CCMR1Reg =   (uint32_t*)0x40000C18; // address of timer 5 capture/compare register
 8000636:	4b27      	ldr	r3, [pc, #156]	@ (80006d4 <PWM+0xc4>)
 8000638:	61bb      	str	r3, [r7, #24]
	uint32_t *pTimer2CcerReg  =   (uint32_t*)0x40000C20; // address of timer 5 capture/compare enable register
 800063a:	4b27      	ldr	r3, [pc, #156]	@ (80006d8 <PWM+0xc8>)
 800063c:	617b      	str	r3, [r7, #20]
	uint32_t *pTimer2CCR1Reg  =   (uint32_t*)0x40000C34; // address of timer 5 capture/compare register
 800063e:	4b27      	ldr	r3, [pc, #156]	@ (80006dc <PWM+0xcc>)
 8000640:	613b      	str	r3, [r7, #16]
	uint32_t *pTimer2CR1Reg   =   (uint32_t*)0x40000C00; // address of timer 5 control register 1
 8000642:	4b27      	ldr	r3, [pc, #156]	@ (80006e0 <PWM+0xd0>)
 8000644:	60fb      	str	r3, [r7, #12]


			*pAHB1ClkCtrlReg |= 0x1;        // port A clock enable
 8000646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	f043 0201 	orr.w	r2, r3, #1
 800064e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000650:	601a      	str	r2, [r3, #0]
		    *pAFRLPortAReg   |= 0x00000002; // alternate function of Timer 5 enabled
 8000652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	f043 0202 	orr.w	r2, r3, #2
 800065a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800065c:	601a      	str	r2, [r3, #0]
		    *pPortAModeReg   &= 0xFFFFFFFC;
 800065e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f023 0203 	bic.w	r2, r3, #3
 8000666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000668:	601a      	str	r2, [r3, #0]
		    *pPortAModeReg   |= 0x00000002; // port A Pin 0 configured for 'Alternate function'
 800066a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f043 0202 	orr.w	r2, r3, #2
 8000672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000674:	601a      	str	r2, [r3, #0]


		    *pAPB1ClkCtrlReg |= 0x8;           // timer 5 clock enable
 8000676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f043 0208 	orr.w	r2, r3, #8
 800067e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000680:	601a      	str	r2, [r3, #0]
		    *pTimer2PsclrReg = 180 - 1;         // pre-scalar value
 8000682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000684:	22b3      	movs	r2, #179	@ 0xb3
 8000686:	601a      	str	r2, [r3, #0]
		    *pTimer2ArrReg   = 100 - 1 ;     // calculated auto reload value (60Hz PWM frequency)
 8000688:	6a3b      	ldr	r3, [r7, #32]
 800068a:	2263      	movs	r2, #99	@ 0x63
 800068c:	601a      	str	r2, [r3, #0]
		    *pTimer2CntReg   = 0;              // counter initialized to 0
 800068e:	69fb      	ldr	r3, [r7, #28]
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
		    *pTimer2CCMR1Reg = 0x0060;         // output Compare mode 1 enabled in Timer 5 Channel 1
 8000694:	69bb      	ldr	r3, [r7, #24]
 8000696:	2260      	movs	r2, #96	@ 0x60
 8000698:	601a      	str	r2, [r3, #0]
		    *pTimer2CcerReg  = 1;              // configured as active low in Output compare mode
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	2201      	movs	r2, #1
 800069e:	601a      	str	r2, [r3, #0]
		    *pTimer2CCR1Reg  = CCR1LoadValue;  // duty cycle of PWM signal
 80006a0:	88fa      	ldrh	r2, [r7, #6]
 80006a2:	693b      	ldr	r3, [r7, #16]
 80006a4:	601a      	str	r2, [r3, #0]
		    *pTimer2CR1Reg   = 1;              // counter enable
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	2201      	movs	r2, #1
 80006aa:	601a      	str	r2, [r3, #0]

}
 80006ac:	bf00      	nop
 80006ae:	373c      	adds	r7, #60	@ 0x3c
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr
 80006b8:	40023830 	.word	0x40023830
 80006bc:	40020020 	.word	0x40020020
 80006c0:	40020000 	.word	0x40020000
 80006c4:	40023840 	.word	0x40023840
 80006c8:	40000c28 	.word	0x40000c28
 80006cc:	40000c2c 	.word	0x40000c2c
 80006d0:	40000c24 	.word	0x40000c24
 80006d4:	40000c18 	.word	0x40000c18
 80006d8:	40000c20 	.word	0x40000c20
 80006dc:	40000c34 	.word	0x40000c34
 80006e0:	40000c00 	.word	0x40000c00

080006e4 <map>:
long map(long x, long in_min, long in_max, long out_min, long out_max)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
 80006f0:	603b      	str	r3, [r7, #0]
return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80006f2:	68fa      	ldr	r2, [r7, #12]
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	1ad3      	subs	r3, r2, r3
 80006f8:	69b9      	ldr	r1, [r7, #24]
 80006fa:	683a      	ldr	r2, [r7, #0]
 80006fc:	1a8a      	subs	r2, r1, r2
 80006fe:	fb03 f202 	mul.w	r2, r3, r2
 8000702:	6879      	ldr	r1, [r7, #4]
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	1acb      	subs	r3, r1, r3
 8000708:	fb92 f2f3 	sdiv	r2, r2, r3
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	4413      	add	r3, r2
}
 8000710:	4618      	mov	r0, r3
 8000712:	3714      	adds	r7, #20
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr

0800071c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800071c:	b5b0      	push	{r4, r5, r7, lr}
 800071e:	b092      	sub	sp, #72	@ 0x48
 8000720:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000722:	f001 fbb5 	bl	8001e90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000726:	f000 fd45 	bl	80011b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800072a:	f000 ffbd 	bl	80016a8 <MX_GPIO_Init>
  MX_TIM11_Init();
 800072e:	f000 fef9 	bl	8001524 <MX_TIM11_Init>
  MX_TIM10_Init();
 8000732:	f000 fed5 	bl	80014e0 <MX_TIM10_Init>
  MX_I2C2_Init();
 8000736:	f000 fdaf 	bl	8001298 <MX_I2C2_Init>
  MX_UART4_Init();
 800073a:	f000 ff8b 	bl	8001654 <MX_UART4_Init>
  MX_TIM2_Init();
 800073e:	f000 fdd9 	bl	80012f4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000742:	f000 fe4d 	bl	80013e0 <MX_TIM3_Init>
  MX_TIM13_Init();
 8000746:	f000 ff39 	bl	80015bc <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive(&huart4, rxbuff, 64,1000);
 800074a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800074e:	2240      	movs	r2, #64	@ 0x40
 8000750:	498c      	ldr	r1, [pc, #560]	@ (8000984 <main+0x268>)
 8000752:	488d      	ldr	r0, [pc, #564]	@ (8000988 <main+0x26c>)
 8000754:	f003 fd70 	bl	8004238 <HAL_UART_Receive>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000758:	2100      	movs	r1, #0
 800075a:	488c      	ldr	r0, [pc, #560]	@ (800098c <main+0x270>)
 800075c:	f002 fec2 	bl	80034e4 <HAL_TIM_PWM_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000760:	4b8b      	ldr	r3, [pc, #556]	@ (8000990 <main+0x274>)
 8000762:	f107 0420 	add.w	r4, r7, #32
 8000766:	461d      	mov	r5, r3
 8000768:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800076a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800076c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000770:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000774:	f107 0320 	add.w	r3, r7, #32
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f004 f943 	bl	8004a06 <osThreadCreate>
 8000780:	4603      	mov	r3, r0
 8000782:	4a84      	ldr	r2, [pc, #528]	@ (8000994 <main+0x278>)
 8000784:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityNormal, 0, 128);
 8000786:	4b84      	ldr	r3, [pc, #528]	@ (8000998 <main+0x27c>)
 8000788:	1d3c      	adds	r4, r7, #4
 800078a:	461d      	mov	r5, r3
 800078c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800078e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000790:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000794:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8000798:	1d3b      	adds	r3, r7, #4
 800079a:	2100      	movs	r1, #0
 800079c:	4618      	mov	r0, r3
 800079e:	f004 f932 	bl	8004a06 <osThreadCreate>
 80007a2:	4603      	mov	r3, r0
 80007a4:	4a7d      	ldr	r2, [pc, #500]	@ (800099c <main+0x280>)
 80007a6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80007a8:	f004 f926 	bl	80049f8 <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_StatusTypeDef status;

	   status=HAL_UART_Receive(&huart4, rxbuff,64,1000);
 80007ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007b0:	2240      	movs	r2, #64	@ 0x40
 80007b2:	4974      	ldr	r1, [pc, #464]	@ (8000984 <main+0x268>)
 80007b4:	4874      	ldr	r0, [pc, #464]	@ (8000988 <main+0x26c>)
 80007b6:	f003 fd3f 	bl	8004238 <HAL_UART_Receive>
 80007ba:	4603      	mov	r3, r0
 80007bc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f



	   if (status == HAL_OK)
 80007c0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	f040 8171 	bne.w	8000aac <main+0x390>

	   // Convert the received bytes to signed integers



	   lx = (rxbuff[1] & 0x80) ? (int32_t)rxbuff[1] - 256 : (int32_t)rxbuff[1];
 80007ca:	4b6e      	ldr	r3, [pc, #440]	@ (8000984 <main+0x268>)
 80007cc:	785b      	ldrb	r3, [r3, #1]
 80007ce:	b25b      	sxtb	r3, r3
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	da04      	bge.n	80007de <main+0xc2>
 80007d4:	4b6b      	ldr	r3, [pc, #428]	@ (8000984 <main+0x268>)
 80007d6:	785b      	ldrb	r3, [r3, #1]
 80007d8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80007dc:	e001      	b.n	80007e2 <main+0xc6>
 80007de:	4b69      	ldr	r3, [pc, #420]	@ (8000984 <main+0x268>)
 80007e0:	785b      	ldrb	r3, [r3, #1]
 80007e2:	4a6f      	ldr	r2, [pc, #444]	@ (80009a0 <main+0x284>)
 80007e4:	6013      	str	r3, [r2, #0]

	   ly = (rxbuff[2] & 0x80) ? (int32_t)rxbuff[2] - 256 : (int32_t)rxbuff[2];
 80007e6:	4b67      	ldr	r3, [pc, #412]	@ (8000984 <main+0x268>)
 80007e8:	789b      	ldrb	r3, [r3, #2]
 80007ea:	b25b      	sxtb	r3, r3
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	da04      	bge.n	80007fa <main+0xde>
 80007f0:	4b64      	ldr	r3, [pc, #400]	@ (8000984 <main+0x268>)
 80007f2:	789b      	ldrb	r3, [r3, #2]
 80007f4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80007f8:	e001      	b.n	80007fe <main+0xe2>
 80007fa:	4b62      	ldr	r3, [pc, #392]	@ (8000984 <main+0x268>)
 80007fc:	789b      	ldrb	r3, [r3, #2]
 80007fe:	4a69      	ldr	r2, [pc, #420]	@ (80009a4 <main+0x288>)
 8000800:	6013      	str	r3, [r2, #0]

	   rx = (rxbuff[3] & 0x80) ? (int32_t)rxbuff[3] - 256 : (int32_t)rxbuff[3];
 8000802:	4b60      	ldr	r3, [pc, #384]	@ (8000984 <main+0x268>)
 8000804:	78db      	ldrb	r3, [r3, #3]
 8000806:	b25b      	sxtb	r3, r3
 8000808:	2b00      	cmp	r3, #0
 800080a:	da04      	bge.n	8000816 <main+0xfa>
 800080c:	4b5d      	ldr	r3, [pc, #372]	@ (8000984 <main+0x268>)
 800080e:	78db      	ldrb	r3, [r3, #3]
 8000810:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000814:	e001      	b.n	800081a <main+0xfe>
 8000816:	4b5b      	ldr	r3, [pc, #364]	@ (8000984 <main+0x268>)
 8000818:	78db      	ldrb	r3, [r3, #3]
 800081a:	4a63      	ldr	r2, [pc, #396]	@ (80009a8 <main+0x28c>)
 800081c:	6013      	str	r3, [r2, #0]

	   ry = (rxbuff[4] & 0x80) ? (int32_t)rxbuff[4] - 256 : (int32_t)rxbuff[4];
 800081e:	4b59      	ldr	r3, [pc, #356]	@ (8000984 <main+0x268>)
 8000820:	791b      	ldrb	r3, [r3, #4]
 8000822:	b25b      	sxtb	r3, r3
 8000824:	2b00      	cmp	r3, #0
 8000826:	da04      	bge.n	8000832 <main+0x116>
 8000828:	4b56      	ldr	r3, [pc, #344]	@ (8000984 <main+0x268>)
 800082a:	791b      	ldrb	r3, [r3, #4]
 800082c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000830:	e001      	b.n	8000836 <main+0x11a>
 8000832:	4b54      	ldr	r3, [pc, #336]	@ (8000984 <main+0x268>)
 8000834:	791b      	ldrb	r3, [r3, #4]
 8000836:	4a5d      	ldr	r2, [pc, #372]	@ (80009ac <main+0x290>)
 8000838:	6013      	str	r3, [r2, #0]



	   cro= (rxbuff[5] & 0x80) ? (int32_t)rxbuff[5] - 256 : (int32_t)rxbuff[5];
 800083a:	4b52      	ldr	r3, [pc, #328]	@ (8000984 <main+0x268>)
 800083c:	795b      	ldrb	r3, [r3, #5]
 800083e:	b25b      	sxtb	r3, r3
 8000840:	2b00      	cmp	r3, #0
 8000842:	da04      	bge.n	800084e <main+0x132>
 8000844:	4b4f      	ldr	r3, [pc, #316]	@ (8000984 <main+0x268>)
 8000846:	795b      	ldrb	r3, [r3, #5]
 8000848:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800084c:	e001      	b.n	8000852 <main+0x136>
 800084e:	4b4d      	ldr	r3, [pc, #308]	@ (8000984 <main+0x268>)
 8000850:	795b      	ldrb	r3, [r3, #5]
 8000852:	4a57      	ldr	r2, [pc, #348]	@ (80009b0 <main+0x294>)
 8000854:	6013      	str	r3, [r2, #0]

	   squ= (rxbuff[6] & 0x80) ? (int32_t)rxbuff[6] - 256 : (int32_t)rxbuff[6];
 8000856:	4b4b      	ldr	r3, [pc, #300]	@ (8000984 <main+0x268>)
 8000858:	799b      	ldrb	r3, [r3, #6]
 800085a:	b25b      	sxtb	r3, r3
 800085c:	2b00      	cmp	r3, #0
 800085e:	da04      	bge.n	800086a <main+0x14e>
 8000860:	4b48      	ldr	r3, [pc, #288]	@ (8000984 <main+0x268>)
 8000862:	799b      	ldrb	r3, [r3, #6]
 8000864:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000868:	e001      	b.n	800086e <main+0x152>
 800086a:	4b46      	ldr	r3, [pc, #280]	@ (8000984 <main+0x268>)
 800086c:	799b      	ldrb	r3, [r3, #6]
 800086e:	4a51      	ldr	r2, [pc, #324]	@ (80009b4 <main+0x298>)
 8000870:	6013      	str	r3, [r2, #0]

	   tri= (rxbuff[7] & 0x80) ? (int32_t)rxbuff[7] - 256 : (int32_t)rxbuff[7];
 8000872:	4b44      	ldr	r3, [pc, #272]	@ (8000984 <main+0x268>)
 8000874:	79db      	ldrb	r3, [r3, #7]
 8000876:	b25b      	sxtb	r3, r3
 8000878:	2b00      	cmp	r3, #0
 800087a:	da04      	bge.n	8000886 <main+0x16a>
 800087c:	4b41      	ldr	r3, [pc, #260]	@ (8000984 <main+0x268>)
 800087e:	79db      	ldrb	r3, [r3, #7]
 8000880:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000884:	e001      	b.n	800088a <main+0x16e>
 8000886:	4b3f      	ldr	r3, [pc, #252]	@ (8000984 <main+0x268>)
 8000888:	79db      	ldrb	r3, [r3, #7]
 800088a:	4a4b      	ldr	r2, [pc, #300]	@ (80009b8 <main+0x29c>)
 800088c:	6013      	str	r3, [r2, #0]

	   cir= (rxbuff[8] & 0x80) ? (int32_t)rxbuff[8] - 256 : (int32_t)rxbuff[8];
 800088e:	4b3d      	ldr	r3, [pc, #244]	@ (8000984 <main+0x268>)
 8000890:	7a1b      	ldrb	r3, [r3, #8]
 8000892:	b25b      	sxtb	r3, r3
 8000894:	2b00      	cmp	r3, #0
 8000896:	da04      	bge.n	80008a2 <main+0x186>
 8000898:	4b3a      	ldr	r3, [pc, #232]	@ (8000984 <main+0x268>)
 800089a:	7a1b      	ldrb	r3, [r3, #8]
 800089c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80008a0:	e001      	b.n	80008a6 <main+0x18a>
 80008a2:	4b38      	ldr	r3, [pc, #224]	@ (8000984 <main+0x268>)
 80008a4:	7a1b      	ldrb	r3, [r3, #8]
 80008a6:	4a45      	ldr	r2, [pc, #276]	@ (80009bc <main+0x2a0>)
 80008a8:	6013      	str	r3, [r2, #0]

	   up= (rxbuff[9] & 0x80) ? (int32_t)rxbuff[9] - 256 : (int32_t)rxbuff[9];
 80008aa:	4b36      	ldr	r3, [pc, #216]	@ (8000984 <main+0x268>)
 80008ac:	7a5b      	ldrb	r3, [r3, #9]
 80008ae:	b25b      	sxtb	r3, r3
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	da04      	bge.n	80008be <main+0x1a2>
 80008b4:	4b33      	ldr	r3, [pc, #204]	@ (8000984 <main+0x268>)
 80008b6:	7a5b      	ldrb	r3, [r3, #9]
 80008b8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80008bc:	e001      	b.n	80008c2 <main+0x1a6>
 80008be:	4b31      	ldr	r3, [pc, #196]	@ (8000984 <main+0x268>)
 80008c0:	7a5b      	ldrb	r3, [r3, #9]
 80008c2:	4a3f      	ldr	r2, [pc, #252]	@ (80009c0 <main+0x2a4>)
 80008c4:	6013      	str	r3, [r2, #0]

	   down= (rxbuff[10] & 0x80) ? (int32_t)rxbuff[10] - 256 : (int32_t)rxbuff[10];
 80008c6:	4b2f      	ldr	r3, [pc, #188]	@ (8000984 <main+0x268>)
 80008c8:	7a9b      	ldrb	r3, [r3, #10]
 80008ca:	b25b      	sxtb	r3, r3
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	da04      	bge.n	80008da <main+0x1be>
 80008d0:	4b2c      	ldr	r3, [pc, #176]	@ (8000984 <main+0x268>)
 80008d2:	7a9b      	ldrb	r3, [r3, #10]
 80008d4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80008d8:	e001      	b.n	80008de <main+0x1c2>
 80008da:	4b2a      	ldr	r3, [pc, #168]	@ (8000984 <main+0x268>)
 80008dc:	7a9b      	ldrb	r3, [r3, #10]
 80008de:	4a39      	ldr	r2, [pc, #228]	@ (80009c4 <main+0x2a8>)
 80008e0:	6013      	str	r3, [r2, #0]

	   left= (rxbuff[11] & 0x80) ? (int32_t)rxbuff[11] - 256 : (int32_t)rxbuff[11];
 80008e2:	4b28      	ldr	r3, [pc, #160]	@ (8000984 <main+0x268>)
 80008e4:	7adb      	ldrb	r3, [r3, #11]
 80008e6:	b25b      	sxtb	r3, r3
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	da04      	bge.n	80008f6 <main+0x1da>
 80008ec:	4b25      	ldr	r3, [pc, #148]	@ (8000984 <main+0x268>)
 80008ee:	7adb      	ldrb	r3, [r3, #11]
 80008f0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80008f4:	e001      	b.n	80008fa <main+0x1de>
 80008f6:	4b23      	ldr	r3, [pc, #140]	@ (8000984 <main+0x268>)
 80008f8:	7adb      	ldrb	r3, [r3, #11]
 80008fa:	4a33      	ldr	r2, [pc, #204]	@ (80009c8 <main+0x2ac>)
 80008fc:	6013      	str	r3, [r2, #0]

	   right=(rxbuff[12] & 0x80) ? (int32_t)rxbuff[12] - 256 : (int32_t)rxbuff[12];
 80008fe:	4b21      	ldr	r3, [pc, #132]	@ (8000984 <main+0x268>)
 8000900:	7b1b      	ldrb	r3, [r3, #12]
 8000902:	b25b      	sxtb	r3, r3
 8000904:	2b00      	cmp	r3, #0
 8000906:	da04      	bge.n	8000912 <main+0x1f6>
 8000908:	4b1e      	ldr	r3, [pc, #120]	@ (8000984 <main+0x268>)
 800090a:	7b1b      	ldrb	r3, [r3, #12]
 800090c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000910:	e001      	b.n	8000916 <main+0x1fa>
 8000912:	4b1c      	ldr	r3, [pc, #112]	@ (8000984 <main+0x268>)
 8000914:	7b1b      	ldrb	r3, [r3, #12]
 8000916:	4a2d      	ldr	r2, [pc, #180]	@ (80009cc <main+0x2b0>)
 8000918:	6013      	str	r3, [r2, #0]

	   ll1= (rxbuff[13] & 0x80) ? (int32_t)rxbuff[13] - 256 : (int32_t)rxbuff[13];
 800091a:	4b1a      	ldr	r3, [pc, #104]	@ (8000984 <main+0x268>)
 800091c:	7b5b      	ldrb	r3, [r3, #13]
 800091e:	b25b      	sxtb	r3, r3
 8000920:	2b00      	cmp	r3, #0
 8000922:	da04      	bge.n	800092e <main+0x212>
 8000924:	4b17      	ldr	r3, [pc, #92]	@ (8000984 <main+0x268>)
 8000926:	7b5b      	ldrb	r3, [r3, #13]
 8000928:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800092c:	e001      	b.n	8000932 <main+0x216>
 800092e:	4b15      	ldr	r3, [pc, #84]	@ (8000984 <main+0x268>)
 8000930:	7b5b      	ldrb	r3, [r3, #13]
 8000932:	4a27      	ldr	r2, [pc, #156]	@ (80009d0 <main+0x2b4>)
 8000934:	6013      	str	r3, [r2, #0]

	   ll2= (rxbuff[14] & 0x80) ? (int32_t)rxbuff[14] - 256 : (int32_t)rxbuff[14];
 8000936:	4b13      	ldr	r3, [pc, #76]	@ (8000984 <main+0x268>)
 8000938:	7b9b      	ldrb	r3, [r3, #14]
 800093a:	b25b      	sxtb	r3, r3
 800093c:	2b00      	cmp	r3, #0
 800093e:	da04      	bge.n	800094a <main+0x22e>
 8000940:	4b10      	ldr	r3, [pc, #64]	@ (8000984 <main+0x268>)
 8000942:	7b9b      	ldrb	r3, [r3, #14]
 8000944:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000948:	e001      	b.n	800094e <main+0x232>
 800094a:	4b0e      	ldr	r3, [pc, #56]	@ (8000984 <main+0x268>)
 800094c:	7b9b      	ldrb	r3, [r3, #14]
 800094e:	4a21      	ldr	r2, [pc, #132]	@ (80009d4 <main+0x2b8>)
 8000950:	6013      	str	r3, [r2, #0]

	   rr1= (rxbuff[15] & 0x80) ? (int32_t)rxbuff[15] - 256 : (int32_t)rxbuff[15];
 8000952:	4b0c      	ldr	r3, [pc, #48]	@ (8000984 <main+0x268>)
 8000954:	7bdb      	ldrb	r3, [r3, #15]
 8000956:	b25b      	sxtb	r3, r3
 8000958:	2b00      	cmp	r3, #0
 800095a:	da04      	bge.n	8000966 <main+0x24a>
 800095c:	4b09      	ldr	r3, [pc, #36]	@ (8000984 <main+0x268>)
 800095e:	7bdb      	ldrb	r3, [r3, #15]
 8000960:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000964:	e001      	b.n	800096a <main+0x24e>
 8000966:	4b07      	ldr	r3, [pc, #28]	@ (8000984 <main+0x268>)
 8000968:	7bdb      	ldrb	r3, [r3, #15]
 800096a:	4a1b      	ldr	r2, [pc, #108]	@ (80009d8 <main+0x2bc>)
 800096c:	6013      	str	r3, [r2, #0]

	   rr2= (rxbuff[16] & 0x80) ? (int32_t)rxbuff[16] - 256 : (int32_t)rxbuff[16];
 800096e:	4b05      	ldr	r3, [pc, #20]	@ (8000984 <main+0x268>)
 8000970:	7c1b      	ldrb	r3, [r3, #16]
 8000972:	b25b      	sxtb	r3, r3
 8000974:	2b00      	cmp	r3, #0
 8000976:	da31      	bge.n	80009dc <main+0x2c0>
 8000978:	4b02      	ldr	r3, [pc, #8]	@ (8000984 <main+0x268>)
 800097a:	7c1b      	ldrb	r3, [r3, #16]
 800097c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000980:	e02e      	b.n	80009e0 <main+0x2c4>
 8000982:	bf00      	nop
 8000984:	200002f0 	.word	0x200002f0
 8000988:	20000508 	.word	0x20000508
 800098c:	200003a0 	.word	0x200003a0
 8000990:	08006ed4 	.word	0x08006ed4
 8000994:	20000550 	.word	0x20000550
 8000998:	08006efc 	.word	0x08006efc
 800099c:	20000554 	.word	0x20000554
 80009a0:	20000300 	.word	0x20000300
 80009a4:	20000304 	.word	0x20000304
 80009a8:	20000308 	.word	0x20000308
 80009ac:	2000030c 	.word	0x2000030c
 80009b0:	20000310 	.word	0x20000310
 80009b4:	20000314 	.word	0x20000314
 80009b8:	20000318 	.word	0x20000318
 80009bc:	2000031c 	.word	0x2000031c
 80009c0:	20000320 	.word	0x20000320
 80009c4:	20000324 	.word	0x20000324
 80009c8:	20000328 	.word	0x20000328
 80009cc:	2000032c 	.word	0x2000032c
 80009d0:	20000330 	.word	0x20000330
 80009d4:	20000338 	.word	0x20000338
 80009d8:	20000334 	.word	0x20000334
 80009dc:	4b9b      	ldr	r3, [pc, #620]	@ (8000c4c <main+0x530>)
 80009de:	7c1b      	ldrb	r3, [r3, #16]
 80009e0:	4a9b      	ldr	r2, [pc, #620]	@ (8000c50 <main+0x534>)
 80009e2:	6013      	str	r3, [r2, #0]



	   // Print the received values

	   printf("Received Integers:\n");
 80009e4:	489b      	ldr	r0, [pc, #620]	@ (8000c54 <main+0x538>)
 80009e6:	f005 fb97 	bl	8006118 <puts>

	   printf("lx: %ld\n", lx);
 80009ea:	4b9b      	ldr	r3, [pc, #620]	@ (8000c58 <main+0x53c>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	4619      	mov	r1, r3
 80009f0:	489a      	ldr	r0, [pc, #616]	@ (8000c5c <main+0x540>)
 80009f2:	f005 fb29 	bl	8006048 <iprintf>

	   printf("ly: %ld\n", ly);
 80009f6:	4b9a      	ldr	r3, [pc, #616]	@ (8000c60 <main+0x544>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4619      	mov	r1, r3
 80009fc:	4899      	ldr	r0, [pc, #612]	@ (8000c64 <main+0x548>)
 80009fe:	f005 fb23 	bl	8006048 <iprintf>

	   printf("rx: %ld\n", rx);
 8000a02:	4b99      	ldr	r3, [pc, #612]	@ (8000c68 <main+0x54c>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4619      	mov	r1, r3
 8000a08:	4898      	ldr	r0, [pc, #608]	@ (8000c6c <main+0x550>)
 8000a0a:	f005 fb1d 	bl	8006048 <iprintf>

	   printf("ry: %ld\n", ry);
 8000a0e:	4b98      	ldr	r3, [pc, #608]	@ (8000c70 <main+0x554>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4619      	mov	r1, r3
 8000a14:	4897      	ldr	r0, [pc, #604]	@ (8000c74 <main+0x558>)
 8000a16:	f005 fb17 	bl	8006048 <iprintf>



	   printf("cro: %ld\n", cro);
 8000a1a:	4b97      	ldr	r3, [pc, #604]	@ (8000c78 <main+0x55c>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4896      	ldr	r0, [pc, #600]	@ (8000c7c <main+0x560>)
 8000a22:	f005 fb11 	bl	8006048 <iprintf>

	   printf("squ: %ld\n", squ);
 8000a26:	4b96      	ldr	r3, [pc, #600]	@ (8000c80 <main+0x564>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4895      	ldr	r0, [pc, #596]	@ (8000c84 <main+0x568>)
 8000a2e:	f005 fb0b 	bl	8006048 <iprintf>

	   printf("tri: %ld\n", tri);
 8000a32:	4b95      	ldr	r3, [pc, #596]	@ (8000c88 <main+0x56c>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4619      	mov	r1, r3
 8000a38:	4894      	ldr	r0, [pc, #592]	@ (8000c8c <main+0x570>)
 8000a3a:	f005 fb05 	bl	8006048 <iprintf>

	   printf("cir: %ld\n", cir);
 8000a3e:	4b94      	ldr	r3, [pc, #592]	@ (8000c90 <main+0x574>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4619      	mov	r1, r3
 8000a44:	4893      	ldr	r0, [pc, #588]	@ (8000c94 <main+0x578>)
 8000a46:	f005 faff 	bl	8006048 <iprintf>



	   printf("up: %ld\n", up);
 8000a4a:	4b93      	ldr	r3, [pc, #588]	@ (8000c98 <main+0x57c>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4892      	ldr	r0, [pc, #584]	@ (8000c9c <main+0x580>)
 8000a52:	f005 faf9 	bl	8006048 <iprintf>

	   printf("down: %ld\n", down);
 8000a56:	4b92      	ldr	r3, [pc, #584]	@ (8000ca0 <main+0x584>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4891      	ldr	r0, [pc, #580]	@ (8000ca4 <main+0x588>)
 8000a5e:	f005 faf3 	bl	8006048 <iprintf>

	   printf("left: %ld\n", left);
 8000a62:	4b91      	ldr	r3, [pc, #580]	@ (8000ca8 <main+0x58c>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4619      	mov	r1, r3
 8000a68:	4890      	ldr	r0, [pc, #576]	@ (8000cac <main+0x590>)
 8000a6a:	f005 faed 	bl	8006048 <iprintf>

	   printf("right: %ld\n", right);
 8000a6e:	4b90      	ldr	r3, [pc, #576]	@ (8000cb0 <main+0x594>)
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	4619      	mov	r1, r3
 8000a74:	488f      	ldr	r0, [pc, #572]	@ (8000cb4 <main+0x598>)
 8000a76:	f005 fae7 	bl	8006048 <iprintf>



	   printf("ll1: %ld\n", ll1);
 8000a7a:	4b8f      	ldr	r3, [pc, #572]	@ (8000cb8 <main+0x59c>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4619      	mov	r1, r3
 8000a80:	488e      	ldr	r0, [pc, #568]	@ (8000cbc <main+0x5a0>)
 8000a82:	f005 fae1 	bl	8006048 <iprintf>

	   printf("ll2: %ld\n", ll2);
 8000a86:	4b8e      	ldr	r3, [pc, #568]	@ (8000cc0 <main+0x5a4>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	488d      	ldr	r0, [pc, #564]	@ (8000cc4 <main+0x5a8>)
 8000a8e:	f005 fadb 	bl	8006048 <iprintf>

	   printf("rr1: %ld\n", rr1);
 8000a92:	4b8d      	ldr	r3, [pc, #564]	@ (8000cc8 <main+0x5ac>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4619      	mov	r1, r3
 8000a98:	488c      	ldr	r0, [pc, #560]	@ (8000ccc <main+0x5b0>)
 8000a9a:	f005 fad5 	bl	8006048 <iprintf>

	   printf("rr2: %ld\n", rr2);
 8000a9e:	4b6c      	ldr	r3, [pc, #432]	@ (8000c50 <main+0x534>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	488a      	ldr	r0, [pc, #552]	@ (8000cd0 <main+0x5b4>)
 8000aa6:	f005 facf 	bl	8006048 <iprintf>
 8000aaa:	e02f      	b.n	8000b0c <main+0x3f0>

	   }

	   else{

	   ry = 0;
 8000aac:	4b70      	ldr	r3, [pc, #448]	@ (8000c70 <main+0x554>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	601a      	str	r2, [r3, #0]

	   rx = 0;
 8000ab2:	4b6d      	ldr	r3, [pc, #436]	@ (8000c68 <main+0x54c>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	601a      	str	r2, [r3, #0]

	   lx = 0;
 8000ab8:	4b67      	ldr	r3, [pc, #412]	@ (8000c58 <main+0x53c>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]

	   ly = 0;
 8000abe:	4b68      	ldr	r3, [pc, #416]	@ (8000c60 <main+0x544>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]

	   cro = 0;
 8000ac4:	4b6c      	ldr	r3, [pc, #432]	@ (8000c78 <main+0x55c>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	601a      	str	r2, [r3, #0]

	   squ = 0;
 8000aca:	4b6d      	ldr	r3, [pc, #436]	@ (8000c80 <main+0x564>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]

	   tri = 0;
 8000ad0:	4b6d      	ldr	r3, [pc, #436]	@ (8000c88 <main+0x56c>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]

	   cir = 0;
 8000ad6:	4b6e      	ldr	r3, [pc, #440]	@ (8000c90 <main+0x574>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]

	   up = 0;
 8000adc:	4b6e      	ldr	r3, [pc, #440]	@ (8000c98 <main+0x57c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	601a      	str	r2, [r3, #0]

	   down = 0;
 8000ae2:	4b6f      	ldr	r3, [pc, #444]	@ (8000ca0 <main+0x584>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]

	   left = 0;
 8000ae8:	4b6f      	ldr	r3, [pc, #444]	@ (8000ca8 <main+0x58c>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]

	   right = 0;
 8000aee:	4b70      	ldr	r3, [pc, #448]	@ (8000cb0 <main+0x594>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]

	   ll1=0;
 8000af4:	4b70      	ldr	r3, [pc, #448]	@ (8000cb8 <main+0x59c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]

	   ll2=0;
 8000afa:	4b71      	ldr	r3, [pc, #452]	@ (8000cc0 <main+0x5a4>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]

	   rr1=0;
 8000b00:	4b71      	ldr	r3, [pc, #452]	@ (8000cc8 <main+0x5ac>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]

	   rr2=0;
 8000b06:	4b52      	ldr	r3, [pc, #328]	@ (8000c50 <main+0x534>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]



	   uint16_t dutycycle;

	  	dutycycle=0;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	87bb      	strh	r3, [r7, #60]	@ 0x3c



	  	//motors stop

	  	if(ly>=Buff2 && ly<=Buff1 && lx>=Buff2 && lx<=Buff1 && rx>=Buff2 && rx<=Buff1){
 8000b10:	4b53      	ldr	r3, [pc, #332]	@ (8000c60 <main+0x544>)
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	4b6f      	ldr	r3, [pc, #444]	@ (8000cd4 <main+0x5b8>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	db24      	blt.n	8000b66 <main+0x44a>
 8000b1c:	4b50      	ldr	r3, [pc, #320]	@ (8000c60 <main+0x544>)
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	4b6d      	ldr	r3, [pc, #436]	@ (8000cd8 <main+0x5bc>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	dc1e      	bgt.n	8000b66 <main+0x44a>
 8000b28:	4b4b      	ldr	r3, [pc, #300]	@ (8000c58 <main+0x53c>)
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	4b69      	ldr	r3, [pc, #420]	@ (8000cd4 <main+0x5b8>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	429a      	cmp	r2, r3
 8000b32:	db18      	blt.n	8000b66 <main+0x44a>
 8000b34:	4b48      	ldr	r3, [pc, #288]	@ (8000c58 <main+0x53c>)
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	4b67      	ldr	r3, [pc, #412]	@ (8000cd8 <main+0x5bc>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	dc12      	bgt.n	8000b66 <main+0x44a>
 8000b40:	4b49      	ldr	r3, [pc, #292]	@ (8000c68 <main+0x54c>)
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	4b63      	ldr	r3, [pc, #396]	@ (8000cd4 <main+0x5b8>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	429a      	cmp	r2, r3
 8000b4a:	db0c      	blt.n	8000b66 <main+0x44a>
 8000b4c:	4b46      	ldr	r3, [pc, #280]	@ (8000c68 <main+0x54c>)
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	4b61      	ldr	r3, [pc, #388]	@ (8000cd8 <main+0x5bc>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	dc06      	bgt.n	8000b66 <main+0x44a>


	  	dutycycle=0;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	87bb      	strh	r3, [r7, #60]	@ 0x3c

	  	PWM(dutycycle);
 8000b5c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f7ff fd56 	bl	8000610 <PWM>
 8000b64:	e1a1      	b.n	8000eaa <main+0x78e>
	  	}


//	  	//forward

	  	else if( ly>=Buff1 && (lx<=BuffP && lx>=BuffN) )
 8000b66:	4b3e      	ldr	r3, [pc, #248]	@ (8000c60 <main+0x544>)
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	4b5b      	ldr	r3, [pc, #364]	@ (8000cd8 <main+0x5bc>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	db31      	blt.n	8000bd6 <main+0x4ba>
 8000b72:	4b39      	ldr	r3, [pc, #228]	@ (8000c58 <main+0x53c>)
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	4b59      	ldr	r3, [pc, #356]	@ (8000cdc <main+0x5c0>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	429a      	cmp	r2, r3
 8000b7c:	dc2b      	bgt.n	8000bd6 <main+0x4ba>
 8000b7e:	4b36      	ldr	r3, [pc, #216]	@ (8000c58 <main+0x53c>)
 8000b80:	681a      	ldr	r2, [r3, #0]
 8000b82:	4b57      	ldr	r3, [pc, #348]	@ (8000ce0 <main+0x5c4>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	429a      	cmp	r2, r3
 8000b88:	db25      	blt.n	8000bd6 <main+0x4ba>

	  	{

	  	dutycycle=map(ly,Buff1,127,0,fast);
 8000b8a:	4b35      	ldr	r3, [pc, #212]	@ (8000c60 <main+0x544>)
 8000b8c:	6818      	ldr	r0, [r3, #0]
 8000b8e:	4b52      	ldr	r3, [pc, #328]	@ (8000cd8 <main+0x5bc>)
 8000b90:	6819      	ldr	r1, [r3, #0]
 8000b92:	4b54      	ldr	r3, [pc, #336]	@ (8000ce4 <main+0x5c8>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	9300      	str	r3, [sp, #0]
 8000b98:	2300      	movs	r3, #0
 8000b9a:	227f      	movs	r2, #127	@ 0x7f
 8000b9c:	f7ff fda2 	bl	80006e4 <map>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	87bb      	strh	r3, [r7, #60]	@ 0x3c


	  	PWM(dutycycle);
 8000ba4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f7ff fd32 	bl	8000610 <PWM>





	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_RESET);
 8000bac:	2200      	movs	r2, #0
 8000bae:	2101      	movs	r1, #1
 8000bb0:	484d      	ldr	r0, [pc, #308]	@ (8000ce8 <main+0x5cc>)
 8000bb2:	f001 fc59 	bl	8002468 <HAL_GPIO_WritePin>

	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	2102      	movs	r1, #2
 8000bba:	484b      	ldr	r0, [pc, #300]	@ (8000ce8 <main+0x5cc>)
 8000bbc:	f001 fc54 	bl	8002468 <HAL_GPIO_WritePin>

	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_SET);
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	2104      	movs	r1, #4
 8000bc4:	4848      	ldr	r0, [pc, #288]	@ (8000ce8 <main+0x5cc>)
 8000bc6:	f001 fc4f 	bl	8002468 <HAL_GPIO_WritePin>

	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,GPIO_PIN_RESET);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2108      	movs	r1, #8
 8000bce:	4846      	ldr	r0, [pc, #280]	@ (8000ce8 <main+0x5cc>)
 8000bd0:	f001 fc4a 	bl	8002468 <HAL_GPIO_WritePin>
 8000bd4:	e169      	b.n	8000eaa <main+0x78e>

	   }

	   // backward

	   else if(ly<=Buff2 && (lx<=BuffP && lx>=BuffN) )
 8000bd6:	4b22      	ldr	r3, [pc, #136]	@ (8000c60 <main+0x544>)
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	4b3e      	ldr	r3, [pc, #248]	@ (8000cd4 <main+0x5b8>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	f300 8084 	bgt.w	8000cec <main+0x5d0>
 8000be4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c58 <main+0x53c>)
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	4b3c      	ldr	r3, [pc, #240]	@ (8000cdc <main+0x5c0>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	dc7d      	bgt.n	8000cec <main+0x5d0>
 8000bf0:	4b19      	ldr	r3, [pc, #100]	@ (8000c58 <main+0x53c>)
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	4b3a      	ldr	r3, [pc, #232]	@ (8000ce0 <main+0x5c4>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	db77      	blt.n	8000cec <main+0x5d0>

	   {

	   dutycycle=map(ly,-128,Buff2,fast,0);
 8000bfc:	4b18      	ldr	r3, [pc, #96]	@ (8000c60 <main+0x544>)
 8000bfe:	6818      	ldr	r0, [r3, #0]
 8000c00:	4b34      	ldr	r3, [pc, #208]	@ (8000cd4 <main+0x5b8>)
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	4b37      	ldr	r3, [pc, #220]	@ (8000ce4 <main+0x5c8>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2100      	movs	r1, #0
 8000c0a:	9100      	str	r1, [sp, #0]
 8000c0c:	f06f 017f 	mvn.w	r1, #127	@ 0x7f
 8000c10:	f7ff fd68 	bl	80006e4 <map>
 8000c14:	4603      	mov	r3, r0
 8000c16:	87bb      	strh	r3, [r7, #60]	@ 0x3c





	   PWM(dutycycle);
 8000c18:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f7ff fcf8 	bl	8000610 <PWM>





	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_SET);
 8000c20:	2201      	movs	r2, #1
 8000c22:	2101      	movs	r1, #1
 8000c24:	4830      	ldr	r0, [pc, #192]	@ (8000ce8 <main+0x5cc>)
 8000c26:	f001 fc1f 	bl	8002468 <HAL_GPIO_WritePin>

	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2102      	movs	r1, #2
 8000c2e:	482e      	ldr	r0, [pc, #184]	@ (8000ce8 <main+0x5cc>)
 8000c30:	f001 fc1a 	bl	8002468 <HAL_GPIO_WritePin>

	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_RESET);
 8000c34:	2200      	movs	r2, #0
 8000c36:	2104      	movs	r1, #4
 8000c38:	482b      	ldr	r0, [pc, #172]	@ (8000ce8 <main+0x5cc>)
 8000c3a:	f001 fc15 	bl	8002468 <HAL_GPIO_WritePin>

	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,GPIO_PIN_SET);
 8000c3e:	2201      	movs	r2, #1
 8000c40:	2108      	movs	r1, #8
 8000c42:	4829      	ldr	r0, [pc, #164]	@ (8000ce8 <main+0x5cc>)
 8000c44:	f001 fc10 	bl	8002468 <HAL_GPIO_WritePin>
 8000c48:	e12f      	b.n	8000eaa <main+0x78e>
 8000c4a:	bf00      	nop
 8000c4c:	200002f0 	.word	0x200002f0
 8000c50:	2000033c 	.word	0x2000033c
 8000c54:	08006df4 	.word	0x08006df4
 8000c58:	20000300 	.word	0x20000300
 8000c5c:	08006e08 	.word	0x08006e08
 8000c60:	20000304 	.word	0x20000304
 8000c64:	08006e14 	.word	0x08006e14
 8000c68:	20000308 	.word	0x20000308
 8000c6c:	08006e20 	.word	0x08006e20
 8000c70:	2000030c 	.word	0x2000030c
 8000c74:	08006e2c 	.word	0x08006e2c
 8000c78:	20000310 	.word	0x20000310
 8000c7c:	08006e38 	.word	0x08006e38
 8000c80:	20000314 	.word	0x20000314
 8000c84:	08006e44 	.word	0x08006e44
 8000c88:	20000318 	.word	0x20000318
 8000c8c:	08006e50 	.word	0x08006e50
 8000c90:	2000031c 	.word	0x2000031c
 8000c94:	08006e5c 	.word	0x08006e5c
 8000c98:	20000320 	.word	0x20000320
 8000c9c:	08006e68 	.word	0x08006e68
 8000ca0:	20000324 	.word	0x20000324
 8000ca4:	08006e74 	.word	0x08006e74
 8000ca8:	20000328 	.word	0x20000328
 8000cac:	08006e80 	.word	0x08006e80
 8000cb0:	2000032c 	.word	0x2000032c
 8000cb4:	08006e8c 	.word	0x08006e8c
 8000cb8:	20000330 	.word	0x20000330
 8000cbc:	08006e98 	.word	0x08006e98
 8000cc0:	20000338 	.word	0x20000338
 8000cc4:	08006ea4 	.word	0x08006ea4
 8000cc8:	20000334 	.word	0x20000334
 8000ccc:	08006eb0 	.word	0x08006eb0
 8000cd0:	08006ebc 	.word	0x08006ebc
 8000cd4:	20000008 	.word	0x20000008
 8000cd8:	20000004 	.word	0x20000004
 8000cdc:	2000000c 	.word	0x2000000c
 8000ce0:	20000010 	.word	0x20000010
 8000ce4:	20000000 	.word	0x20000000
 8000ce8:	40020800 	.word	0x40020800

	   }

	   //	right

	   else if(lx>=Buff1 && (ly<=BuffP && ly>=BuffN))
 8000cec:	4b91      	ldr	r3, [pc, #580]	@ (8000f34 <main+0x818>)
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	4b91      	ldr	r3, [pc, #580]	@ (8000f38 <main+0x81c>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	db31      	blt.n	8000d5c <main+0x640>
 8000cf8:	4b90      	ldr	r3, [pc, #576]	@ (8000f3c <main+0x820>)
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	4b90      	ldr	r3, [pc, #576]	@ (8000f40 <main+0x824>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	429a      	cmp	r2, r3
 8000d02:	dc2b      	bgt.n	8000d5c <main+0x640>
 8000d04:	4b8d      	ldr	r3, [pc, #564]	@ (8000f3c <main+0x820>)
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	4b8e      	ldr	r3, [pc, #568]	@ (8000f44 <main+0x828>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	db25      	blt.n	8000d5c <main+0x640>

	   {

	   dutycycle=map(lx,Buff1,127,0,fast);
 8000d10:	4b88      	ldr	r3, [pc, #544]	@ (8000f34 <main+0x818>)
 8000d12:	6818      	ldr	r0, [r3, #0]
 8000d14:	4b88      	ldr	r3, [pc, #544]	@ (8000f38 <main+0x81c>)
 8000d16:	6819      	ldr	r1, [r3, #0]
 8000d18:	4b8b      	ldr	r3, [pc, #556]	@ (8000f48 <main+0x82c>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	9300      	str	r3, [sp, #0]
 8000d1e:	2300      	movs	r3, #0
 8000d20:	227f      	movs	r2, #127	@ 0x7f
 8000d22:	f7ff fcdf 	bl	80006e4 <map>
 8000d26:	4603      	mov	r3, r0
 8000d28:	87bb      	strh	r3, [r7, #60]	@ 0x3c


	   PWM(dutycycle);
 8000d2a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff fc6f 	bl	8000610 <PWM>



	  	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_RESET);
 8000d32:	2200      	movs	r2, #0
 8000d34:	2101      	movs	r1, #1
 8000d36:	4885      	ldr	r0, [pc, #532]	@ (8000f4c <main+0x830>)
 8000d38:	f001 fb96 	bl	8002468 <HAL_GPIO_WritePin>

	  	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	2102      	movs	r1, #2
 8000d40:	4882      	ldr	r0, [pc, #520]	@ (8000f4c <main+0x830>)
 8000d42:	f001 fb91 	bl	8002468 <HAL_GPIO_WritePin>

	  	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_RESET);
 8000d46:	2200      	movs	r2, #0
 8000d48:	2104      	movs	r1, #4
 8000d4a:	4880      	ldr	r0, [pc, #512]	@ (8000f4c <main+0x830>)
 8000d4c:	f001 fb8c 	bl	8002468 <HAL_GPIO_WritePin>

	  	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,GPIO_PIN_SET);
 8000d50:	2201      	movs	r2, #1
 8000d52:	2108      	movs	r1, #8
 8000d54:	487d      	ldr	r0, [pc, #500]	@ (8000f4c <main+0x830>)
 8000d56:	f001 fb87 	bl	8002468 <HAL_GPIO_WritePin>
 8000d5a:	e0a6      	b.n	8000eaa <main+0x78e>

	   }

	   // left

	   else if(lx<=Buff2 && (ly<=BuffP && ly>=BuffN) )
 8000d5c:	4b75      	ldr	r3, [pc, #468]	@ (8000f34 <main+0x818>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4b7b      	ldr	r3, [pc, #492]	@ (8000f50 <main+0x834>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	429a      	cmp	r2, r3
 8000d66:	dc32      	bgt.n	8000dce <main+0x6b2>
 8000d68:	4b74      	ldr	r3, [pc, #464]	@ (8000f3c <main+0x820>)
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	4b74      	ldr	r3, [pc, #464]	@ (8000f40 <main+0x824>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	dc2c      	bgt.n	8000dce <main+0x6b2>
 8000d74:	4b71      	ldr	r3, [pc, #452]	@ (8000f3c <main+0x820>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4b72      	ldr	r3, [pc, #456]	@ (8000f44 <main+0x828>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	db26      	blt.n	8000dce <main+0x6b2>

	   {

	   dutycycle=map(lx,-128,Buff2,fast,0);
 8000d80:	4b6c      	ldr	r3, [pc, #432]	@ (8000f34 <main+0x818>)
 8000d82:	6818      	ldr	r0, [r3, #0]
 8000d84:	4b72      	ldr	r3, [pc, #456]	@ (8000f50 <main+0x834>)
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	4b6f      	ldr	r3, [pc, #444]	@ (8000f48 <main+0x82c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	9100      	str	r1, [sp, #0]
 8000d90:	f06f 017f 	mvn.w	r1, #127	@ 0x7f
 8000d94:	f7ff fca6 	bl	80006e4 <map>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	87bb      	strh	r3, [r7, #60]	@ 0x3c




	   PWM(dutycycle);
 8000d9c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff fc36 	bl	8000610 <PWM>



		   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_SET);
 8000da4:	2201      	movs	r2, #1
 8000da6:	2101      	movs	r1, #1
 8000da8:	4868      	ldr	r0, [pc, #416]	@ (8000f4c <main+0x830>)
 8000daa:	f001 fb5d 	bl	8002468 <HAL_GPIO_WritePin>

		   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2102      	movs	r1, #2
 8000db2:	4866      	ldr	r0, [pc, #408]	@ (8000f4c <main+0x830>)
 8000db4:	f001 fb58 	bl	8002468 <HAL_GPIO_WritePin>

		   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2104      	movs	r1, #4
 8000dbc:	4863      	ldr	r0, [pc, #396]	@ (8000f4c <main+0x830>)
 8000dbe:	f001 fb53 	bl	8002468 <HAL_GPIO_WritePin>

		   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,GPIO_PIN_RESET);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2108      	movs	r1, #8
 8000dc6:	4861      	ldr	r0, [pc, #388]	@ (8000f4c <main+0x830>)
 8000dc8:	f001 fb4e 	bl	8002468 <HAL_GPIO_WritePin>
 8000dcc:	e06d      	b.n	8000eaa <main+0x78e>

	   }

	   //clockwise

	   else if(rx>=Buff1 && (ry<=BuffP && ry>=BuffN) ){
 8000dce:	4b61      	ldr	r3, [pc, #388]	@ (8000f54 <main+0x838>)
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	4b59      	ldr	r3, [pc, #356]	@ (8000f38 <main+0x81c>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	db30      	blt.n	8000e3c <main+0x720>
 8000dda:	4b5f      	ldr	r3, [pc, #380]	@ (8000f58 <main+0x83c>)
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	4b58      	ldr	r3, [pc, #352]	@ (8000f40 <main+0x824>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	429a      	cmp	r2, r3
 8000de4:	dc2a      	bgt.n	8000e3c <main+0x720>
 8000de6:	4b5c      	ldr	r3, [pc, #368]	@ (8000f58 <main+0x83c>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	4b56      	ldr	r3, [pc, #344]	@ (8000f44 <main+0x828>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	429a      	cmp	r2, r3
 8000df0:	db24      	blt.n	8000e3c <main+0x720>

	   dutycycle=map(rx,Buff1,127,0,100);
 8000df2:	4b58      	ldr	r3, [pc, #352]	@ (8000f54 <main+0x838>)
 8000df4:	6818      	ldr	r0, [r3, #0]
 8000df6:	4b50      	ldr	r3, [pc, #320]	@ (8000f38 <main+0x81c>)
 8000df8:	6819      	ldr	r1, [r3, #0]
 8000dfa:	2364      	movs	r3, #100	@ 0x64
 8000dfc:	9300      	str	r3, [sp, #0]
 8000dfe:	2300      	movs	r3, #0
 8000e00:	227f      	movs	r2, #127	@ 0x7f
 8000e02:	f7ff fc6f 	bl	80006e4 <map>
 8000e06:	4603      	mov	r3, r0
 8000e08:	87bb      	strh	r3, [r7, #60]	@ 0x3c





	   PWM(dutycycle);
 8000e0a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f7ff fbff 	bl	8000610 <PWM>

	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_RESET);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2101      	movs	r1, #1
 8000e16:	484d      	ldr	r0, [pc, #308]	@ (8000f4c <main+0x830>)
 8000e18:	f001 fb26 	bl	8002468 <HAL_GPIO_WritePin>

	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2102      	movs	r1, #2
 8000e20:	484a      	ldr	r0, [pc, #296]	@ (8000f4c <main+0x830>)
 8000e22:	f001 fb21 	bl	8002468 <HAL_GPIO_WritePin>

	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_SET);
 8000e26:	2201      	movs	r2, #1
 8000e28:	2104      	movs	r1, #4
 8000e2a:	4848      	ldr	r0, [pc, #288]	@ (8000f4c <main+0x830>)
 8000e2c:	f001 fb1c 	bl	8002468 <HAL_GPIO_WritePin>

	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,GPIO_PIN_SET);
 8000e30:	2201      	movs	r2, #1
 8000e32:	2108      	movs	r1, #8
 8000e34:	4845      	ldr	r0, [pc, #276]	@ (8000f4c <main+0x830>)
 8000e36:	f001 fb17 	bl	8002468 <HAL_GPIO_WritePin>
 8000e3a:	e036      	b.n	8000eaa <main+0x78e>



	  // //anticlockwise

	   else if(rx<=Buff2 && (ry<=BuffP && ry>=BuffN) ){
 8000e3c:	4b45      	ldr	r3, [pc, #276]	@ (8000f54 <main+0x838>)
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	4b43      	ldr	r3, [pc, #268]	@ (8000f50 <main+0x834>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	dc30      	bgt.n	8000eaa <main+0x78e>
 8000e48:	4b43      	ldr	r3, [pc, #268]	@ (8000f58 <main+0x83c>)
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	4b3c      	ldr	r3, [pc, #240]	@ (8000f40 <main+0x824>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	429a      	cmp	r2, r3
 8000e52:	dc2a      	bgt.n	8000eaa <main+0x78e>
 8000e54:	4b40      	ldr	r3, [pc, #256]	@ (8000f58 <main+0x83c>)
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	4b3a      	ldr	r3, [pc, #232]	@ (8000f44 <main+0x828>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	db24      	blt.n	8000eaa <main+0x78e>

	   dutycycle=map(rx,-128,Buff2,100,0);
 8000e60:	4b3c      	ldr	r3, [pc, #240]	@ (8000f54 <main+0x838>)
 8000e62:	6818      	ldr	r0, [r3, #0]
 8000e64:	4b3a      	ldr	r3, [pc, #232]	@ (8000f50 <main+0x834>)
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	2300      	movs	r3, #0
 8000e6a:	9300      	str	r3, [sp, #0]
 8000e6c:	2364      	movs	r3, #100	@ 0x64
 8000e6e:	f06f 017f 	mvn.w	r1, #127	@ 0x7f
 8000e72:	f7ff fc37 	bl	80006e4 <map>
 8000e76:	4603      	mov	r3, r0
 8000e78:	87bb      	strh	r3, [r7, #60]	@ 0x3c

	   PWM(dutycycle);
 8000e7a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff fbc7 	bl	8000610 <PWM>

	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,GPIO_PIN_SET);
 8000e82:	2201      	movs	r2, #1
 8000e84:	2101      	movs	r1, #1
 8000e86:	4831      	ldr	r0, [pc, #196]	@ (8000f4c <main+0x830>)
 8000e88:	f001 faee 	bl	8002468 <HAL_GPIO_WritePin>

	  	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	2102      	movs	r1, #2
 8000e90:	482e      	ldr	r0, [pc, #184]	@ (8000f4c <main+0x830>)
 8000e92:	f001 fae9 	bl	8002468 <HAL_GPIO_WritePin>

	  	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_2,GPIO_PIN_RESET);
 8000e96:	2200      	movs	r2, #0
 8000e98:	2104      	movs	r1, #4
 8000e9a:	482c      	ldr	r0, [pc, #176]	@ (8000f4c <main+0x830>)
 8000e9c:	f001 fae4 	bl	8002468 <HAL_GPIO_WritePin>

	  	   HAL_GPIO_WritePin(GPIOC,GPIO_PIN_3,GPIO_PIN_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	2108      	movs	r1, #8
 8000ea4:	4829      	ldr	r0, [pc, #164]	@ (8000f4c <main+0x830>)
 8000ea6:	f001 fadf 	bl	8002468 <HAL_GPIO_WritePin>
	   }



	   //ball picking
	  	if (cro == 1 && !prev_cro) {
 8000eaa:	4b2c      	ldr	r3, [pc, #176]	@ (8000f5c <main+0x840>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	2b01      	cmp	r3, #1
 8000eb0:	d11a      	bne.n	8000ee8 <main+0x7cc>
 8000eb2:	4b2b      	ldr	r3, [pc, #172]	@ (8000f60 <main+0x844>)
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	f083 0301 	eor.w	r3, r3, #1
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d013      	beq.n	8000ee8 <main+0x7cc>

	  	// Start motor

	  	motorState = true;
 8000ec0:	4b28      	ldr	r3, [pc, #160]	@ (8000f64 <main+0x848>)
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]

	  	TIM13->CCR1 = 1000;
 8000ec6:	4b28      	ldr	r3, [pc, #160]	@ (8000f68 <main+0x84c>)
 8000ec8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ecc:	635a      	str	r2, [r3, #52]	@ 0x34

	  	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4826      	ldr	r0, [pc, #152]	@ (8000f6c <main+0x850>)
 8000ed2:	f002 fb07 	bl	80034e4 <HAL_TIM_PWM_Start>

	  	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_5, GPIO_PIN_RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	2120      	movs	r1, #32
 8000eda:	481c      	ldr	r0, [pc, #112]	@ (8000f4c <main+0x830>)
 8000edc:	f001 fac4 	bl	8002468 <HAL_GPIO_WritePin>

	  	prev_up = true;
 8000ee0:	4b23      	ldr	r3, [pc, #140]	@ (8000f70 <main+0x854>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	701a      	strb	r2, [r3, #0]
 8000ee6:	e006      	b.n	8000ef6 <main+0x7da>

	  	} else if (up == 0) {
 8000ee8:	4b22      	ldr	r3, [pc, #136]	@ (8000f74 <main+0x858>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d102      	bne.n	8000ef6 <main+0x7da>

	  	prev_up = false;
 8000ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f70 <main+0x854>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]

	  	}



	  	if (down == 1 && !prev_down) {
 8000ef6:	4b20      	ldr	r3, [pc, #128]	@ (8000f78 <main+0x85c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	2b01      	cmp	r3, #1
 8000efc:	d140      	bne.n	8000f80 <main+0x864>
 8000efe:	4b1f      	ldr	r3, [pc, #124]	@ (8000f7c <main+0x860>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	f083 0301 	eor.w	r3, r3, #1
 8000f06:	b2db      	uxtb	r3, r3
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d039      	beq.n	8000f80 <main+0x864>

	  	// Start motor

	  	motorState = true;
 8000f0c:	4b15      	ldr	r3, [pc, #84]	@ (8000f64 <main+0x848>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	701a      	strb	r2, [r3, #0]

	  	TIM13->CCR1 = 1000;
 8000f12:	4b15      	ldr	r3, [pc, #84]	@ (8000f68 <main+0x84c>)
 8000f14:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f18:	635a      	str	r2, [r3, #52]	@ 0x34

	  	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4813      	ldr	r0, [pc, #76]	@ (8000f6c <main+0x850>)
 8000f1e:	f002 fae1 	bl	80034e4 <HAL_TIM_PWM_Start>

	  	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_5, GPIO_PIN_SET);
 8000f22:	2201      	movs	r2, #1
 8000f24:	2120      	movs	r1, #32
 8000f26:	4809      	ldr	r0, [pc, #36]	@ (8000f4c <main+0x830>)
 8000f28:	f001 fa9e 	bl	8002468 <HAL_GPIO_WritePin>

	  	prev_up = true;
 8000f2c:	4b10      	ldr	r3, [pc, #64]	@ (8000f70 <main+0x854>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	701a      	strb	r2, [r3, #0]
 8000f32:	e02c      	b.n	8000f8e <main+0x872>
 8000f34:	20000300 	.word	0x20000300
 8000f38:	20000004 	.word	0x20000004
 8000f3c:	20000304 	.word	0x20000304
 8000f40:	2000000c 	.word	0x2000000c
 8000f44:	20000010 	.word	0x20000010
 8000f48:	20000000 	.word	0x20000000
 8000f4c:	40020800 	.word	0x40020800
 8000f50:	20000008 	.word	0x20000008
 8000f54:	20000308 	.word	0x20000308
 8000f58:	2000030c 	.word	0x2000030c
 8000f5c:	20000310 	.word	0x20000310
 8000f60:	20000343 	.word	0x20000343
 8000f64:	20000340 	.word	0x20000340
 8000f68:	40001c00 	.word	0x40001c00
 8000f6c:	200004c0 	.word	0x200004c0
 8000f70:	20000341 	.word	0x20000341
 8000f74:	20000320 	.word	0x20000320
 8000f78:	20000324 	.word	0x20000324
 8000f7c:	20000345 	.word	0x20000345

	  	} else if (up == 0) {
 8000f80:	4b72      	ldr	r3, [pc, #456]	@ (800114c <main+0xa30>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d102      	bne.n	8000f8e <main+0x872>

	  	prev_up = false;
 8000f88:	4b71      	ldr	r3, [pc, #452]	@ (8001150 <main+0xa34>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	701a      	strb	r2, [r3, #0]

	  	}



	  	if (squ == 1 && !prev_squ) {
 8000f8e:	4b71      	ldr	r3, [pc, #452]	@ (8001154 <main+0xa38>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d119      	bne.n	8000fca <main+0x8ae>
 8000f96:	4b70      	ldr	r3, [pc, #448]	@ (8001158 <main+0xa3c>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	f083 0301 	eor.w	r3, r3, #1
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d012      	beq.n	8000fca <main+0x8ae>

	  	// Stop motor

	  	motorState = false;
 8000fa4:	4b6d      	ldr	r3, [pc, #436]	@ (800115c <main+0xa40>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	701a      	strb	r2, [r3, #0]

	  	TIM13->CCR1 = 0;
 8000faa:	4b6d      	ldr	r3, [pc, #436]	@ (8001160 <main+0xa44>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	635a      	str	r2, [r3, #52]	@ 0x34

	  	HAL_TIM_PWM_Stop(&htim13, TIM_CHANNEL_1);
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	486c      	ldr	r0, [pc, #432]	@ (8001164 <main+0xa48>)
 8000fb4:	f002 fb5e 	bl	8003674 <HAL_TIM_PWM_Stop>

	  	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_5, GPIO_PIN_RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2120      	movs	r1, #32
 8000fbc:	486a      	ldr	r0, [pc, #424]	@ (8001168 <main+0xa4c>)
 8000fbe:	f001 fa53 	bl	8002468 <HAL_GPIO_WritePin>

	  	prev_down = true;
 8000fc2:	4b6a      	ldr	r3, [pc, #424]	@ (800116c <main+0xa50>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	701a      	strb	r2, [r3, #0]
 8000fc8:	e006      	b.n	8000fd8 <main+0x8bc>

	  	} else if (down == 0) {
 8000fca:	4b69      	ldr	r3, [pc, #420]	@ (8001170 <main+0xa54>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d102      	bne.n	8000fd8 <main+0x8bc>

	  	prev_down = false;
 8000fd2:	4b66      	ldr	r3, [pc, #408]	@ (800116c <main+0xa50>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	701a      	strb	r2, [r3, #0]

	   //bldc



	  	if (ll1 == 1 && !prev_l1) {
 8000fd8:	4b66      	ldr	r3, [pc, #408]	@ (8001174 <main+0xa58>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d127      	bne.n	8001030 <main+0x914>
 8000fe0:	4b65      	ldr	r3, [pc, #404]	@ (8001178 <main+0xa5c>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	f083 0301 	eor.w	r3, r3, #1
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d020      	beq.n	8001030 <main+0x914>

	  	// Start motor

	  	fwState = true;
 8000fee:	4b63      	ldr	r3, [pc, #396]	@ (800117c <main+0xa60>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	701a      	strb	r2, [r3, #0]

	  	TIM3->CCR1 = 1000;
 8000ff4:	4b62      	ldr	r3, [pc, #392]	@ (8001180 <main+0xa64>)
 8000ff6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ffa:	635a      	str	r2, [r3, #52]	@ 0x34

	  	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4861      	ldr	r0, [pc, #388]	@ (8001184 <main+0xa68>)
 8001000:	f002 fa70 	bl	80034e4 <HAL_TIM_PWM_Start>

	  	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_RESET);
 8001004:	2200      	movs	r2, #0
 8001006:	2110      	movs	r1, #16
 8001008:	485f      	ldr	r0, [pc, #380]	@ (8001188 <main+0xa6c>)
 800100a:	f001 fa2d 	bl	8002468 <HAL_GPIO_WritePin>

	  	TIM3->CCR2 = 1000;
 800100e:	4b5c      	ldr	r3, [pc, #368]	@ (8001180 <main+0xa64>)
 8001010:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001014:	639a      	str	r2, [r3, #56]	@ 0x38

	  	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8001016:	2104      	movs	r1, #4
 8001018:	485a      	ldr	r0, [pc, #360]	@ (8001184 <main+0xa68>)
 800101a:	f002 fa63 	bl	80034e4 <HAL_TIM_PWM_Start>

	  	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);
 800101e:	2201      	movs	r2, #1
 8001020:	2180      	movs	r1, #128	@ 0x80
 8001022:	4851      	ldr	r0, [pc, #324]	@ (8001168 <main+0xa4c>)
 8001024:	f001 fa20 	bl	8002468 <HAL_GPIO_WritePin>

	  	prev_l1 = true;
 8001028:	4b53      	ldr	r3, [pc, #332]	@ (8001178 <main+0xa5c>)
 800102a:	2201      	movs	r2, #1
 800102c:	701a      	strb	r2, [r3, #0]
 800102e:	e006      	b.n	800103e <main+0x922>

	  	} else if (ll1 == 0) {
 8001030:	4b50      	ldr	r3, [pc, #320]	@ (8001174 <main+0xa58>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d102      	bne.n	800103e <main+0x922>

	  	prev_l1 = false;
 8001038:	4b4f      	ldr	r3, [pc, #316]	@ (8001178 <main+0xa5c>)
 800103a:	2200      	movs	r2, #0
 800103c:	701a      	strb	r2, [r3, #0]





	  	if (rr1 == 1 && !prev_r1) {
 800103e:	4b53      	ldr	r3, [pc, #332]	@ (800118c <main+0xa70>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	2b01      	cmp	r3, #1
 8001044:	d120      	bne.n	8001088 <main+0x96c>
 8001046:	4b52      	ldr	r3, [pc, #328]	@ (8001190 <main+0xa74>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	f083 0301 	eor.w	r3, r3, #1
 800104e:	b2db      	uxtb	r3, r3
 8001050:	2b00      	cmp	r3, #0
 8001052:	d019      	beq.n	8001088 <main+0x96c>

	  	// Stop motor

	  	fwState = false;
 8001054:	4b49      	ldr	r3, [pc, #292]	@ (800117c <main+0xa60>)
 8001056:	2200      	movs	r2, #0
 8001058:	701a      	strb	r2, [r3, #0]

	  	TIM3->CCR1 = 0;
 800105a:	4b49      	ldr	r3, [pc, #292]	@ (8001180 <main+0xa64>)
 800105c:	2200      	movs	r2, #0
 800105e:	635a      	str	r2, [r3, #52]	@ 0x34

	  	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8001060:	2100      	movs	r1, #0
 8001062:	4848      	ldr	r0, [pc, #288]	@ (8001184 <main+0xa68>)
 8001064:	f002 fa3e 	bl	80034e4 <HAL_TIM_PWM_Start>

	  	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_RESET);
 8001068:	2200      	movs	r2, #0
 800106a:	2110      	movs	r1, #16
 800106c:	4846      	ldr	r0, [pc, #280]	@ (8001188 <main+0xa6c>)
 800106e:	f001 f9fb 	bl	8002468 <HAL_GPIO_WritePin>

	  	TIM3->CCR2 = 0;
 8001072:	4b43      	ldr	r3, [pc, #268]	@ (8001180 <main+0xa64>)
 8001074:	2200      	movs	r2, #0
 8001076:	639a      	str	r2, [r3, #56]	@ 0x38

	  	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8001078:	2104      	movs	r1, #4
 800107a:	4842      	ldr	r0, [pc, #264]	@ (8001184 <main+0xa68>)
 800107c:	f002 fa32 	bl	80034e4 <HAL_TIM_PWM_Start>

	  	prev_r1 = true;
 8001080:	4b43      	ldr	r3, [pc, #268]	@ (8001190 <main+0xa74>)
 8001082:	2201      	movs	r2, #1
 8001084:	701a      	strb	r2, [r3, #0]
 8001086:	e006      	b.n	8001096 <main+0x97a>

	  	} else if (rr1 == 0) {
 8001088:	4b40      	ldr	r3, [pc, #256]	@ (800118c <main+0xa70>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d102      	bne.n	8001096 <main+0x97a>

	  	prev_r1 = false;
 8001090:	4b3f      	ldr	r3, [pc, #252]	@ (8001190 <main+0xa74>)
 8001092:	2200      	movs	r2, #0
 8001094:	701a      	strb	r2, [r3, #0]

	  	}

	  	//bldc half speed

	  	if (ll2 == 1 && !prev_l2) {
 8001096:	4b3f      	ldr	r3, [pc, #252]	@ (8001194 <main+0xa78>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d125      	bne.n	80010ea <main+0x9ce>
 800109e:	4b3e      	ldr	r3, [pc, #248]	@ (8001198 <main+0xa7c>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	f083 0301 	eor.w	r3, r3, #1
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d01e      	beq.n	80010ea <main+0x9ce>

	  	// Start motor

	  	fwState = true;
 80010ac:	4b33      	ldr	r3, [pc, #204]	@ (800117c <main+0xa60>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	701a      	strb	r2, [r3, #0]

	  	TIM3->CCR1 = 100;
 80010b2:	4b33      	ldr	r3, [pc, #204]	@ (8001180 <main+0xa64>)
 80010b4:	2264      	movs	r2, #100	@ 0x64
 80010b6:	635a      	str	r2, [r3, #52]	@ 0x34

	  	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 80010b8:	2100      	movs	r1, #0
 80010ba:	4832      	ldr	r0, [pc, #200]	@ (8001184 <main+0xa68>)
 80010bc:	f002 fa12 	bl	80034e4 <HAL_TIM_PWM_Start>

	  	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2110      	movs	r1, #16
 80010c4:	4830      	ldr	r0, [pc, #192]	@ (8001188 <main+0xa6c>)
 80010c6:	f001 f9cf 	bl	8002468 <HAL_GPIO_WritePin>

	  	TIM3->CCR2 = 100;
 80010ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001180 <main+0xa64>)
 80010cc:	2264      	movs	r2, #100	@ 0x64
 80010ce:	639a      	str	r2, [r3, #56]	@ 0x38

	  	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 80010d0:	2104      	movs	r1, #4
 80010d2:	482c      	ldr	r0, [pc, #176]	@ (8001184 <main+0xa68>)
 80010d4:	f002 fa06 	bl	80034e4 <HAL_TIM_PWM_Start>

	  	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7,GPIO_PIN_SET);
 80010d8:	2201      	movs	r2, #1
 80010da:	2180      	movs	r1, #128	@ 0x80
 80010dc:	4822      	ldr	r0, [pc, #136]	@ (8001168 <main+0xa4c>)
 80010de:	f001 f9c3 	bl	8002468 <HAL_GPIO_WritePin>

	  	prev_l2 = true;
 80010e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001198 <main+0xa7c>)
 80010e4:	2201      	movs	r2, #1
 80010e6:	701a      	strb	r2, [r3, #0]
 80010e8:	e006      	b.n	80010f8 <main+0x9dc>

	  	} else if (ll2 == 0) {
 80010ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001194 <main+0xa78>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d102      	bne.n	80010f8 <main+0x9dc>

	  	prev_l2 = false;
 80010f2:	4b29      	ldr	r3, [pc, #164]	@ (8001198 <main+0xa7c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]



	   //seedling picking and planting

	   if(left==1)
 80010f8:	4b28      	ldr	r3, [pc, #160]	@ (800119c <main+0xa80>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d104      	bne.n	800110a <main+0x9ee>

	   {

	   htim2.Instance->CCR1 = 50; // duty cycle is 1 ms (0 degrees)
 8001100:	4b27      	ldr	r3, [pc, #156]	@ (80011a0 <main+0xa84>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2232      	movs	r2, #50	@ 0x32
 8001106:	635a      	str	r2, [r3, #52]	@ 0x34
 8001108:	e007      	b.n	800111a <main+0x9fe>



	   }

	   else if(right==1){
 800110a:	4b26      	ldr	r3, [pc, #152]	@ (80011a4 <main+0xa88>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d103      	bne.n	800111a <main+0x9fe>

	   htim2.Instance->CCR1 = 125; // duty cycle is 2 ms (180 degrees)
 8001112:	4b23      	ldr	r3, [pc, #140]	@ (80011a0 <main+0xa84>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	227d      	movs	r2, #125	@ 0x7d
 8001118:	635a      	str	r2, [r3, #52]	@ 0x34



	   //pneumatic

	   if(cir==1)
 800111a:	4b23      	ldr	r3, [pc, #140]	@ (80011a8 <main+0xa8c>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d107      	bne.n	8001132 <main+0xa16>

	   {

	   HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);
 8001122:	2201      	movs	r2, #1
 8001124:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001128:	4820      	ldr	r0, [pc, #128]	@ (80011ac <main+0xa90>)
 800112a:	f001 f99d 	bl	8002468 <HAL_GPIO_WritePin>
 800112e:	f7ff bb3d 	b.w	80007ac <main+0x90>



	   }

	   else if(tri==1)
 8001132:	4b1f      	ldr	r3, [pc, #124]	@ (80011b0 <main+0xa94>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2b01      	cmp	r3, #1
 8001138:	f47f ab38 	bne.w	80007ac <main+0x90>

	   {

	   HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);
 800113c:	2200      	movs	r2, #0
 800113e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001142:	481a      	ldr	r0, [pc, #104]	@ (80011ac <main+0xa90>)
 8001144:	f001 f990 	bl	8002468 <HAL_GPIO_WritePin>
  {
 8001148:	f7ff bb30 	b.w	80007ac <main+0x90>
 800114c:	20000320 	.word	0x20000320
 8001150:	20000341 	.word	0x20000341
 8001154:	20000314 	.word	0x20000314
 8001158:	20000344 	.word	0x20000344
 800115c:	20000340 	.word	0x20000340
 8001160:	40001c00 	.word	0x40001c00
 8001164:	200004c0 	.word	0x200004c0
 8001168:	40020800 	.word	0x40020800
 800116c:	20000345 	.word	0x20000345
 8001170:	20000324 	.word	0x20000324
 8001174:	20000330 	.word	0x20000330
 8001178:	20000346 	.word	0x20000346
 800117c:	20000342 	.word	0x20000342
 8001180:	40000400 	.word	0x40000400
 8001184:	200003e8 	.word	0x200003e8
 8001188:	40020400 	.word	0x40020400
 800118c:	20000334 	.word	0x20000334
 8001190:	20000348 	.word	0x20000348
 8001194:	20000338 	.word	0x20000338
 8001198:	20000347 	.word	0x20000347
 800119c:	20000328 	.word	0x20000328
 80011a0:	200003a0 	.word	0x200003a0
 80011a4:	2000032c 	.word	0x2000032c
 80011a8:	2000031c 	.word	0x2000031c
 80011ac:	40020000 	.word	0x40020000
 80011b0:	20000318 	.word	0x20000318

080011b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b094      	sub	sp, #80	@ 0x50
 80011b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ba:	f107 031c 	add.w	r3, r7, #28
 80011be:	2234      	movs	r2, #52	@ 0x34
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f005 f888 	bl	80062d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c8:	f107 0308 	add.w	r3, r7, #8
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d8:	2300      	movs	r3, #0
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001290 <SystemClock_Config+0xdc>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001290 <SystemClock_Config+0xdc>)
 80011e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e8:	4b29      	ldr	r3, [pc, #164]	@ (8001290 <SystemClock_Config+0xdc>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f0:	607b      	str	r3, [r7, #4]
 80011f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f4:	2300      	movs	r3, #0
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	4b26      	ldr	r3, [pc, #152]	@ (8001294 <SystemClock_Config+0xe0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a25      	ldr	r2, [pc, #148]	@ (8001294 <SystemClock_Config+0xe0>)
 80011fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4b23      	ldr	r3, [pc, #140]	@ (8001294 <SystemClock_Config+0xe0>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800120c:	603b      	str	r3, [r7, #0]
 800120e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001210:	2301      	movs	r3, #1
 8001212:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001214:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001218:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121a:	2302      	movs	r3, #2
 800121c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800121e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001222:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001224:	2304      	movs	r3, #4
 8001226:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001228:	23b4      	movs	r3, #180	@ 0xb4
 800122a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800122c:	2302      	movs	r3, #2
 800122e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001230:	2302      	movs	r3, #2
 8001232:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001234:	2302      	movs	r3, #2
 8001236:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001238:	f107 031c 	add.w	r3, r7, #28
 800123c:	4618      	mov	r0, r3
 800123e:	f001 fe0b 	bl	8002e58 <HAL_RCC_OscConfig>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001248:	f000 fac8 	bl	80017dc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800124c:	f001 fa6a 	bl	8002724 <HAL_PWREx_EnableOverDrive>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001256:	f000 fac1 	bl	80017dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800125a:	230f      	movs	r3, #15
 800125c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125e:	2302      	movs	r3, #2
 8001260:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001266:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800126a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800126c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001270:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001272:	f107 0308 	add.w	r3, r7, #8
 8001276:	2105      	movs	r1, #5
 8001278:	4618      	mov	r0, r3
 800127a:	f001 faa3 	bl	80027c4 <HAL_RCC_ClockConfig>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001284:	f000 faaa 	bl	80017dc <Error_Handler>
  }
}
 8001288:	bf00      	nop
 800128a:	3750      	adds	r7, #80	@ 0x50
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40023800 	.word	0x40023800
 8001294:	40007000 	.word	0x40007000

08001298 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800129c:	4b12      	ldr	r3, [pc, #72]	@ (80012e8 <MX_I2C2_Init+0x50>)
 800129e:	4a13      	ldr	r2, [pc, #76]	@ (80012ec <MX_I2C2_Init+0x54>)
 80012a0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80012a2:	4b11      	ldr	r3, [pc, #68]	@ (80012e8 <MX_I2C2_Init+0x50>)
 80012a4:	4a12      	ldr	r2, [pc, #72]	@ (80012f0 <MX_I2C2_Init+0x58>)
 80012a6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012a8:	4b0f      	ldr	r3, [pc, #60]	@ (80012e8 <MX_I2C2_Init+0x50>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80012ae:	4b0e      	ldr	r3, [pc, #56]	@ (80012e8 <MX_I2C2_Init+0x50>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012b4:	4b0c      	ldr	r3, [pc, #48]	@ (80012e8 <MX_I2C2_Init+0x50>)
 80012b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012ba:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012bc:	4b0a      	ldr	r3, [pc, #40]	@ (80012e8 <MX_I2C2_Init+0x50>)
 80012be:	2200      	movs	r2, #0
 80012c0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80012c2:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <MX_I2C2_Init+0x50>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012c8:	4b07      	ldr	r3, [pc, #28]	@ (80012e8 <MX_I2C2_Init+0x50>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ce:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <MX_I2C2_Init+0x50>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80012d4:	4804      	ldr	r0, [pc, #16]	@ (80012e8 <MX_I2C2_Init+0x50>)
 80012d6:	f001 f8e1 	bl	800249c <HAL_I2C_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80012e0:	f000 fa7c 	bl	80017dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	2000034c 	.word	0x2000034c
 80012ec:	40005800 	.word	0x40005800
 80012f0:	000186a0 	.word	0x000186a0

080012f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b08e      	sub	sp, #56	@ 0x38
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001308:	f107 0320 	add.w	r3, r7, #32
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
 8001320:	615a      	str	r2, [r3, #20]
 8001322:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001324:	4b2d      	ldr	r3, [pc, #180]	@ (80013dc <MX_TIM2_Init+0xe8>)
 8001326:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800132a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 900-1;
 800132c:	4b2b      	ldr	r3, [pc, #172]	@ (80013dc <MX_TIM2_Init+0xe8>)
 800132e:	f240 3283 	movw	r2, #899	@ 0x383
 8001332:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001334:	4b29      	ldr	r3, [pc, #164]	@ (80013dc <MX_TIM2_Init+0xe8>)
 8001336:	2200      	movs	r2, #0
 8001338:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800133a:	4b28      	ldr	r3, [pc, #160]	@ (80013dc <MX_TIM2_Init+0xe8>)
 800133c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001340:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001342:	4b26      	ldr	r3, [pc, #152]	@ (80013dc <MX_TIM2_Init+0xe8>)
 8001344:	2200      	movs	r2, #0
 8001346:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001348:	4b24      	ldr	r3, [pc, #144]	@ (80013dc <MX_TIM2_Init+0xe8>)
 800134a:	2200      	movs	r2, #0
 800134c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800134e:	4823      	ldr	r0, [pc, #140]	@ (80013dc <MX_TIM2_Init+0xe8>)
 8001350:	f002 f820 	bl	8003394 <HAL_TIM_Base_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800135a:	f000 fa3f 	bl	80017dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800135e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001362:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001364:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001368:	4619      	mov	r1, r3
 800136a:	481c      	ldr	r0, [pc, #112]	@ (80013dc <MX_TIM2_Init+0xe8>)
 800136c:	f002 fab4 	bl	80038d8 <HAL_TIM_ConfigClockSource>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001376:	f000 fa31 	bl	80017dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800137a:	4818      	ldr	r0, [pc, #96]	@ (80013dc <MX_TIM2_Init+0xe8>)
 800137c:	f002 f859 	bl	8003432 <HAL_TIM_PWM_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001386:	f000 fa29 	bl	80017dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800138a:	2300      	movs	r3, #0
 800138c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001392:	f107 0320 	add.w	r3, r7, #32
 8001396:	4619      	mov	r1, r3
 8001398:	4810      	ldr	r0, [pc, #64]	@ (80013dc <MX_TIM2_Init+0xe8>)
 800139a:	f002 fe81 	bl	80040a0 <HAL_TIMEx_MasterConfigSynchronization>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80013a4:	f000 fa1a 	bl	80017dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013a8:	2360      	movs	r3, #96	@ 0x60
 80013aa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013b8:	1d3b      	adds	r3, r7, #4
 80013ba:	2200      	movs	r2, #0
 80013bc:	4619      	mov	r1, r3
 80013be:	4807      	ldr	r0, [pc, #28]	@ (80013dc <MX_TIM2_Init+0xe8>)
 80013c0:	f002 f9c8 	bl	8003754 <HAL_TIM_PWM_ConfigChannel>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80013ca:	f000 fa07 	bl	80017dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013ce:	4803      	ldr	r0, [pc, #12]	@ (80013dc <MX_TIM2_Init+0xe8>)
 80013d0:	f000 fb18 	bl	8001a04 <HAL_TIM_MspPostInit>

}
 80013d4:	bf00      	nop
 80013d6:	3738      	adds	r7, #56	@ 0x38
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	200003a0 	.word	0x200003a0

080013e0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08e      	sub	sp, #56	@ 0x38
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f4:	f107 0320 	add.w	r3, r7, #32
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]
 8001406:	609a      	str	r2, [r3, #8]
 8001408:	60da      	str	r2, [r3, #12]
 800140a:	611a      	str	r2, [r3, #16]
 800140c:	615a      	str	r2, [r3, #20]
 800140e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001410:	4b31      	ldr	r3, [pc, #196]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 8001412:	4a32      	ldr	r2, [pc, #200]	@ (80014dc <MX_TIM3_Init+0xfc>)
 8001414:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 179;
 8001416:	4b30      	ldr	r3, [pc, #192]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 8001418:	22b3      	movs	r2, #179	@ 0xb3
 800141a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800141c:	4b2e      	ldr	r3, [pc, #184]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001422:	4b2d      	ldr	r3, [pc, #180]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 8001424:	2263      	movs	r2, #99	@ 0x63
 8001426:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001428:	4b2b      	ldr	r3, [pc, #172]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 800142a:	2200      	movs	r2, #0
 800142c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800142e:	4b2a      	ldr	r3, [pc, #168]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 8001430:	2200      	movs	r2, #0
 8001432:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001434:	4828      	ldr	r0, [pc, #160]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 8001436:	f001 ffad 	bl	8003394 <HAL_TIM_Base_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001440:	f000 f9cc 	bl	80017dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001444:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001448:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800144a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800144e:	4619      	mov	r1, r3
 8001450:	4821      	ldr	r0, [pc, #132]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 8001452:	f002 fa41 	bl	80038d8 <HAL_TIM_ConfigClockSource>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 800145c:	f000 f9be 	bl	80017dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001460:	481d      	ldr	r0, [pc, #116]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 8001462:	f001 ffe6 	bl	8003432 <HAL_TIM_PWM_Init>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 800146c:	f000 f9b6 	bl	80017dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001470:	2300      	movs	r3, #0
 8001472:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001474:	2300      	movs	r3, #0
 8001476:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001478:	f107 0320 	add.w	r3, r7, #32
 800147c:	4619      	mov	r1, r3
 800147e:	4816      	ldr	r0, [pc, #88]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 8001480:	f002 fe0e 	bl	80040a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800148a:	f000 f9a7 	bl	80017dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800148e:	2360      	movs	r3, #96	@ 0x60
 8001490:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001496:	2300      	movs	r3, #0
 8001498:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800149e:	1d3b      	adds	r3, r7, #4
 80014a0:	2200      	movs	r2, #0
 80014a2:	4619      	mov	r1, r3
 80014a4:	480c      	ldr	r0, [pc, #48]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 80014a6:	f002 f955 	bl	8003754 <HAL_TIM_PWM_ConfigChannel>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80014b0:	f000 f994 	bl	80017dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014b4:	1d3b      	adds	r3, r7, #4
 80014b6:	2204      	movs	r2, #4
 80014b8:	4619      	mov	r1, r3
 80014ba:	4807      	ldr	r0, [pc, #28]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 80014bc:	f002 f94a 	bl	8003754 <HAL_TIM_PWM_ConfigChannel>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 80014c6:	f000 f989 	bl	80017dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014ca:	4803      	ldr	r0, [pc, #12]	@ (80014d8 <MX_TIM3_Init+0xf8>)
 80014cc:	f000 fa9a 	bl	8001a04 <HAL_TIM_MspPostInit>

}
 80014d0:	bf00      	nop
 80014d2:	3738      	adds	r7, #56	@ 0x38
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	200003e8 	.word	0x200003e8
 80014dc:	40000400 	.word	0x40000400

080014e0 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80014e4:	4b0d      	ldr	r3, [pc, #52]	@ (800151c <MX_TIM10_Init+0x3c>)
 80014e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001520 <MX_TIM10_Init+0x40>)
 80014e8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 180-1;
 80014ea:	4b0c      	ldr	r3, [pc, #48]	@ (800151c <MX_TIM10_Init+0x3c>)
 80014ec:	22b3      	movs	r2, #179	@ 0xb3
 80014ee:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f0:	4b0a      	ldr	r3, [pc, #40]	@ (800151c <MX_TIM10_Init+0x3c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 99;
 80014f6:	4b09      	ldr	r3, [pc, #36]	@ (800151c <MX_TIM10_Init+0x3c>)
 80014f8:	2263      	movs	r2, #99	@ 0x63
 80014fa:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014fc:	4b07      	ldr	r3, [pc, #28]	@ (800151c <MX_TIM10_Init+0x3c>)
 80014fe:	2200      	movs	r2, #0
 8001500:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <MX_TIM10_Init+0x3c>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001508:	4804      	ldr	r0, [pc, #16]	@ (800151c <MX_TIM10_Init+0x3c>)
 800150a:	f001 ff43 	bl	8003394 <HAL_TIM_Base_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_TIM10_Init+0x38>
  {
    Error_Handler();
 8001514:	f000 f962 	bl	80017dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20000430 	.word	0x20000430
 8001520:	40014400 	.word	0x40014400

08001524 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	605a      	str	r2, [r3, #4]
 8001532:	609a      	str	r2, [r3, #8]
 8001534:	60da      	str	r2, [r3, #12]
 8001536:	611a      	str	r2, [r3, #16]
 8001538:	615a      	str	r2, [r3, #20]
 800153a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800153c:	4b1d      	ldr	r3, [pc, #116]	@ (80015b4 <MX_TIM11_Init+0x90>)
 800153e:	4a1e      	ldr	r2, [pc, #120]	@ (80015b8 <MX_TIM11_Init+0x94>)
 8001540:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 180-1;
 8001542:	4b1c      	ldr	r3, [pc, #112]	@ (80015b4 <MX_TIM11_Init+0x90>)
 8001544:	22b3      	movs	r2, #179	@ 0xb3
 8001546:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001548:	4b1a      	ldr	r3, [pc, #104]	@ (80015b4 <MX_TIM11_Init+0x90>)
 800154a:	2200      	movs	r2, #0
 800154c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 99;
 800154e:	4b19      	ldr	r3, [pc, #100]	@ (80015b4 <MX_TIM11_Init+0x90>)
 8001550:	2263      	movs	r2, #99	@ 0x63
 8001552:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001554:	4b17      	ldr	r3, [pc, #92]	@ (80015b4 <MX_TIM11_Init+0x90>)
 8001556:	2200      	movs	r2, #0
 8001558:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800155a:	4b16      	ldr	r3, [pc, #88]	@ (80015b4 <MX_TIM11_Init+0x90>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001560:	4814      	ldr	r0, [pc, #80]	@ (80015b4 <MX_TIM11_Init+0x90>)
 8001562:	f001 ff17 	bl	8003394 <HAL_TIM_Base_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM11_Init+0x4c>
  {
    Error_Handler();
 800156c:	f000 f936 	bl	80017dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8001570:	4810      	ldr	r0, [pc, #64]	@ (80015b4 <MX_TIM11_Init+0x90>)
 8001572:	f001 ff5e 	bl	8003432 <HAL_TIM_PWM_Init>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM11_Init+0x5c>
  {
    Error_Handler();
 800157c:	f000 f92e 	bl	80017dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001580:	2360      	movs	r3, #96	@ 0x60
 8001582:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001584:	2300      	movs	r3, #0
 8001586:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001588:	2300      	movs	r3, #0
 800158a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	2200      	movs	r2, #0
 8001594:	4619      	mov	r1, r3
 8001596:	4807      	ldr	r0, [pc, #28]	@ (80015b4 <MX_TIM11_Init+0x90>)
 8001598:	f002 f8dc 	bl	8003754 <HAL_TIM_PWM_ConfigChannel>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM11_Init+0x82>
  {
    Error_Handler();
 80015a2:	f000 f91b 	bl	80017dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 80015a6:	4803      	ldr	r0, [pc, #12]	@ (80015b4 <MX_TIM11_Init+0x90>)
 80015a8:	f000 fa2c 	bl	8001a04 <HAL_TIM_MspPostInit>

}
 80015ac:	bf00      	nop
 80015ae:	3720      	adds	r7, #32
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000478 	.word	0x20000478
 80015b8:	40014800 	.word	0x40014800

080015bc <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b088      	sub	sp, #32
 80015c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80015c2:	1d3b      	adds	r3, r7, #4
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]
 80015ce:	611a      	str	r2, [r3, #16]
 80015d0:	615a      	str	r2, [r3, #20]
 80015d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80015d4:	4b1d      	ldr	r3, [pc, #116]	@ (800164c <MX_TIM13_Init+0x90>)
 80015d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001650 <MX_TIM13_Init+0x94>)
 80015d8:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 180-1;
 80015da:	4b1c      	ldr	r3, [pc, #112]	@ (800164c <MX_TIM13_Init+0x90>)
 80015dc:	22b3      	movs	r2, #179	@ 0xb3
 80015de:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e0:	4b1a      	ldr	r3, [pc, #104]	@ (800164c <MX_TIM13_Init+0x90>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 99;
 80015e6:	4b19      	ldr	r3, [pc, #100]	@ (800164c <MX_TIM13_Init+0x90>)
 80015e8:	2263      	movs	r2, #99	@ 0x63
 80015ea:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ec:	4b17      	ldr	r3, [pc, #92]	@ (800164c <MX_TIM13_Init+0x90>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f2:	4b16      	ldr	r3, [pc, #88]	@ (800164c <MX_TIM13_Init+0x90>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80015f8:	4814      	ldr	r0, [pc, #80]	@ (800164c <MX_TIM13_Init+0x90>)
 80015fa:	f001 fecb 	bl	8003394 <HAL_TIM_Base_Init>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_TIM13_Init+0x4c>
  {
    Error_Handler();
 8001604:	f000 f8ea 	bl	80017dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8001608:	4810      	ldr	r0, [pc, #64]	@ (800164c <MX_TIM13_Init+0x90>)
 800160a:	f001 ff12 	bl	8003432 <HAL_TIM_PWM_Init>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_TIM13_Init+0x5c>
  {
    Error_Handler();
 8001614:	f000 f8e2 	bl	80017dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001618:	2360      	movs	r3, #96	@ 0x60
 800161a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800161c:	2300      	movs	r3, #0
 800161e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001620:	2300      	movs	r3, #0
 8001622:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001628:	1d3b      	adds	r3, r7, #4
 800162a:	2200      	movs	r2, #0
 800162c:	4619      	mov	r1, r3
 800162e:	4807      	ldr	r0, [pc, #28]	@ (800164c <MX_TIM13_Init+0x90>)
 8001630:	f002 f890 	bl	8003754 <HAL_TIM_PWM_ConfigChannel>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_TIM13_Init+0x82>
  {
    Error_Handler();
 800163a:	f000 f8cf 	bl	80017dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 800163e:	4803      	ldr	r0, [pc, #12]	@ (800164c <MX_TIM13_Init+0x90>)
 8001640:	f000 f9e0 	bl	8001a04 <HAL_TIM_MspPostInit>

}
 8001644:	bf00      	nop
 8001646:	3720      	adds	r7, #32
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	200004c0 	.word	0x200004c0
 8001650:	40001c00 	.word	0x40001c00

08001654 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001658:	4b11      	ldr	r3, [pc, #68]	@ (80016a0 <MX_UART4_Init+0x4c>)
 800165a:	4a12      	ldr	r2, [pc, #72]	@ (80016a4 <MX_UART4_Init+0x50>)
 800165c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800165e:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <MX_UART4_Init+0x4c>)
 8001660:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001664:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001666:	4b0e      	ldr	r3, [pc, #56]	@ (80016a0 <MX_UART4_Init+0x4c>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800166c:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <MX_UART4_Init+0x4c>)
 800166e:	2200      	movs	r2, #0
 8001670:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001672:	4b0b      	ldr	r3, [pc, #44]	@ (80016a0 <MX_UART4_Init+0x4c>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001678:	4b09      	ldr	r3, [pc, #36]	@ (80016a0 <MX_UART4_Init+0x4c>)
 800167a:	220c      	movs	r2, #12
 800167c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800167e:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <MX_UART4_Init+0x4c>)
 8001680:	2200      	movs	r2, #0
 8001682:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001684:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <MX_UART4_Init+0x4c>)
 8001686:	2200      	movs	r2, #0
 8001688:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800168a:	4805      	ldr	r0, [pc, #20]	@ (80016a0 <MX_UART4_Init+0x4c>)
 800168c:	f002 fd84 	bl	8004198 <HAL_UART_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001696:	f000 f8a1 	bl	80017dc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000508 	.word	0x20000508
 80016a4:	40004c00 	.word	0x40004c00

080016a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b08a      	sub	sp, #40	@ 0x28
 80016ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ae:	f107 0314 	add.w	r3, r7, #20
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]
 80016b6:	605a      	str	r2, [r3, #4]
 80016b8:	609a      	str	r2, [r3, #8]
 80016ba:	60da      	str	r2, [r3, #12]
 80016bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	4b3a      	ldr	r3, [pc, #232]	@ (80017ac <MX_GPIO_Init+0x104>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c6:	4a39      	ldr	r2, [pc, #228]	@ (80017ac <MX_GPIO_Init+0x104>)
 80016c8:	f043 0304 	orr.w	r3, r3, #4
 80016cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ce:	4b37      	ldr	r3, [pc, #220]	@ (80017ac <MX_GPIO_Init+0x104>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	f003 0304 	and.w	r3, r3, #4
 80016d6:	613b      	str	r3, [r7, #16]
 80016d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016da:	2300      	movs	r3, #0
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	4b33      	ldr	r3, [pc, #204]	@ (80017ac <MX_GPIO_Init+0x104>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e2:	4a32      	ldr	r2, [pc, #200]	@ (80017ac <MX_GPIO_Init+0x104>)
 80016e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ea:	4b30      	ldr	r3, [pc, #192]	@ (80017ac <MX_GPIO_Init+0x104>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	60bb      	str	r3, [r7, #8]
 80016fa:	4b2c      	ldr	r3, [pc, #176]	@ (80017ac <MX_GPIO_Init+0x104>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fe:	4a2b      	ldr	r2, [pc, #172]	@ (80017ac <MX_GPIO_Init+0x104>)
 8001700:	f043 0301 	orr.w	r3, r3, #1
 8001704:	6313      	str	r3, [r2, #48]	@ 0x30
 8001706:	4b29      	ldr	r3, [pc, #164]	@ (80017ac <MX_GPIO_Init+0x104>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	60bb      	str	r3, [r7, #8]
 8001710:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	607b      	str	r3, [r7, #4]
 8001716:	4b25      	ldr	r3, [pc, #148]	@ (80017ac <MX_GPIO_Init+0x104>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	4a24      	ldr	r2, [pc, #144]	@ (80017ac <MX_GPIO_Init+0x104>)
 800171c:	f043 0302 	orr.w	r3, r3, #2
 8001720:	6313      	str	r3, [r2, #48]	@ 0x30
 8001722:	4b22      	ldr	r3, [pc, #136]	@ (80017ac <MX_GPIO_Init+0x104>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	607b      	str	r3, [r7, #4]
 800172c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800172e:	2200      	movs	r2, #0
 8001730:	21af      	movs	r1, #175	@ 0xaf
 8001732:	481f      	ldr	r0, [pc, #124]	@ (80017b0 <MX_GPIO_Init+0x108>)
 8001734:	f000 fe98 	bl	8002468 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001738:	2200      	movs	r2, #0
 800173a:	f44f 51d8 	mov.w	r1, #6912	@ 0x1b00
 800173e:	481d      	ldr	r0, [pc, #116]	@ (80017b4 <MX_GPIO_Init+0x10c>)
 8001740:	f000 fe92 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001744:	2200      	movs	r2, #0
 8001746:	2110      	movs	r1, #16
 8001748:	481b      	ldr	r0, [pc, #108]	@ (80017b8 <MX_GPIO_Init+0x110>)
 800174a:	f000 fe8d 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC5 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800174e:	23af      	movs	r3, #175	@ 0xaf
 8001750:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001752:	2301      	movs	r3, #1
 8001754:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175a:	2300      	movs	r3, #0
 800175c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	4812      	ldr	r0, [pc, #72]	@ (80017b0 <MX_GPIO_Init+0x108>)
 8001766:	f000 fceb 	bl	8002140 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 800176a:	f44f 53d8 	mov.w	r3, #6912	@ 0x1b00
 800176e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001770:	2301      	movs	r3, #1
 8001772:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001778:	2300      	movs	r3, #0
 800177a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	4619      	mov	r1, r3
 8001782:	480c      	ldr	r0, [pc, #48]	@ (80017b4 <MX_GPIO_Init+0x10c>)
 8001784:	f000 fcdc 	bl	8002140 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001788:	2310      	movs	r3, #16
 800178a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178c:	2301      	movs	r3, #1
 800178e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	2300      	movs	r3, #0
 8001796:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	4619      	mov	r1, r3
 800179e:	4806      	ldr	r0, [pc, #24]	@ (80017b8 <MX_GPIO_Init+0x110>)
 80017a0:	f000 fcce 	bl	8002140 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80017a4:	bf00      	nop
 80017a6:	3728      	adds	r7, #40	@ 0x28
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40023800 	.word	0x40023800
 80017b0:	40020800 	.word	0x40020800
 80017b4:	40020000 	.word	0x40020000
 80017b8:	40020400 	.word	0x40020400

080017bc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80017c4:	2001      	movs	r0, #1
 80017c6:	f003 f96a 	bl	8004a9e <osDelay>
 80017ca:	e7fb      	b.n	80017c4 <StartDefaultTask+0x8>

080017cc <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80017d4:	2001      	movs	r0, #1
 80017d6:	f003 f962 	bl	8004a9e <osDelay>
 80017da:	e7fb      	b.n	80017d4 <StartTask02+0x8>

080017dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017e0:	b672      	cpsid	i
}
 80017e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <Error_Handler+0x8>

080017e8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	4b12      	ldr	r3, [pc, #72]	@ (800183c <HAL_MspInit+0x54>)
 80017f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017f6:	4a11      	ldr	r2, [pc, #68]	@ (800183c <HAL_MspInit+0x54>)
 80017f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80017fe:	4b0f      	ldr	r3, [pc, #60]	@ (800183c <HAL_MspInit+0x54>)
 8001800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001802:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001806:	607b      	str	r3, [r7, #4]
 8001808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	603b      	str	r3, [r7, #0]
 800180e:	4b0b      	ldr	r3, [pc, #44]	@ (800183c <HAL_MspInit+0x54>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001812:	4a0a      	ldr	r2, [pc, #40]	@ (800183c <HAL_MspInit+0x54>)
 8001814:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001818:	6413      	str	r3, [r2, #64]	@ 0x40
 800181a:	4b08      	ldr	r3, [pc, #32]	@ (800183c <HAL_MspInit+0x54>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001822:	603b      	str	r3, [r7, #0]
 8001824:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	210f      	movs	r1, #15
 800182a:	f06f 0001 	mvn.w	r0, #1
 800182e:	f000 fc5e 	bl	80020ee <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001832:	bf00      	nop
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40023800 	.word	0x40023800

08001840 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08a      	sub	sp, #40	@ 0x28
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 0314 	add.w	r3, r7, #20
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a29      	ldr	r2, [pc, #164]	@ (8001904 <HAL_I2C_MspInit+0xc4>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d14b      	bne.n	80018fa <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
 8001866:	4b28      	ldr	r3, [pc, #160]	@ (8001908 <HAL_I2C_MspInit+0xc8>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186a:	4a27      	ldr	r2, [pc, #156]	@ (8001908 <HAL_I2C_MspInit+0xc8>)
 800186c:	f043 0302 	orr.w	r3, r3, #2
 8001870:	6313      	str	r3, [r2, #48]	@ 0x30
 8001872:	4b25      	ldr	r3, [pc, #148]	@ (8001908 <HAL_I2C_MspInit+0xc8>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	613b      	str	r3, [r7, #16]
 800187c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	60fb      	str	r3, [r7, #12]
 8001882:	4b21      	ldr	r3, [pc, #132]	@ (8001908 <HAL_I2C_MspInit+0xc8>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001886:	4a20      	ldr	r2, [pc, #128]	@ (8001908 <HAL_I2C_MspInit+0xc8>)
 8001888:	f043 0304 	orr.w	r3, r3, #4
 800188c:	6313      	str	r3, [r2, #48]	@ 0x30
 800188e:	4b1e      	ldr	r3, [pc, #120]	@ (8001908 <HAL_I2C_MspInit+0xc8>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	f003 0304 	and.w	r3, r3, #4
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800189a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800189e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018a0:	2312      	movs	r3, #18
 80018a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a8:	2303      	movs	r3, #3
 80018aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80018ac:	2304      	movs	r3, #4
 80018ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b0:	f107 0314 	add.w	r3, r7, #20
 80018b4:	4619      	mov	r1, r3
 80018b6:	4815      	ldr	r0, [pc, #84]	@ (800190c <HAL_I2C_MspInit+0xcc>)
 80018b8:	f000 fc42 	bl	8002140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80018bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018c2:	2312      	movs	r3, #18
 80018c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ca:	2303      	movs	r3, #3
 80018cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80018ce:	2304      	movs	r3, #4
 80018d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d2:	f107 0314 	add.w	r3, r7, #20
 80018d6:	4619      	mov	r1, r3
 80018d8:	480d      	ldr	r0, [pc, #52]	@ (8001910 <HAL_I2C_MspInit+0xd0>)
 80018da:	f000 fc31 	bl	8002140 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	4b09      	ldr	r3, [pc, #36]	@ (8001908 <HAL_I2C_MspInit+0xc8>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e6:	4a08      	ldr	r2, [pc, #32]	@ (8001908 <HAL_I2C_MspInit+0xc8>)
 80018e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ee:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <HAL_I2C_MspInit+0xc8>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018f6:	60bb      	str	r3, [r7, #8]
 80018f8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80018fa:	bf00      	nop
 80018fc:	3728      	adds	r7, #40	@ 0x28
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40005800 	.word	0x40005800
 8001908:	40023800 	.word	0x40023800
 800190c:	40020400 	.word	0x40020400
 8001910:	40020800 	.word	0x40020800

08001914 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001914:	b480      	push	{r7}
 8001916:	b089      	sub	sp, #36	@ 0x24
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001924:	d10e      	bne.n	8001944 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	61fb      	str	r3, [r7, #28]
 800192a:	4b31      	ldr	r3, [pc, #196]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192e:	4a30      	ldr	r2, [pc, #192]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	6413      	str	r3, [r2, #64]	@ 0x40
 8001936:	4b2e      	ldr	r3, [pc, #184]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	61fb      	str	r3, [r7, #28]
 8001940:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM13_MspInit 1 */

    /* USER CODE END TIM13_MspInit 1 */
  }

}
 8001942:	e04e      	b.n	80019e2 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM3)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a2a      	ldr	r2, [pc, #168]	@ (80019f4 <HAL_TIM_Base_MspInit+0xe0>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d10e      	bne.n	800196c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	61bb      	str	r3, [r7, #24]
 8001952:	4b27      	ldr	r3, [pc, #156]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 8001954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001956:	4a26      	ldr	r2, [pc, #152]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 8001958:	f043 0302 	orr.w	r3, r3, #2
 800195c:	6413      	str	r3, [r2, #64]	@ 0x40
 800195e:	4b24      	ldr	r3, [pc, #144]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 8001960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	61bb      	str	r3, [r7, #24]
 8001968:	69bb      	ldr	r3, [r7, #24]
}
 800196a:	e03a      	b.n	80019e2 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM10)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a21      	ldr	r2, [pc, #132]	@ (80019f8 <HAL_TIM_Base_MspInit+0xe4>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d10e      	bne.n	8001994 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	617b      	str	r3, [r7, #20]
 800197a:	4b1d      	ldr	r3, [pc, #116]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197e:	4a1c      	ldr	r2, [pc, #112]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 8001980:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001984:	6453      	str	r3, [r2, #68]	@ 0x44
 8001986:	4b1a      	ldr	r3, [pc, #104]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	697b      	ldr	r3, [r7, #20]
}
 8001992:	e026      	b.n	80019e2 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM11)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a18      	ldr	r2, [pc, #96]	@ (80019fc <HAL_TIM_Base_MspInit+0xe8>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d10e      	bne.n	80019bc <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]
 80019a2:	4b13      	ldr	r3, [pc, #76]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 80019a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a6:	4a12      	ldr	r2, [pc, #72]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 80019a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80019ae:	4b10      	ldr	r3, [pc, #64]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 80019b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019b6:	613b      	str	r3, [r7, #16]
 80019b8:	693b      	ldr	r3, [r7, #16]
}
 80019ba:	e012      	b.n	80019e2 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM13)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a0f      	ldr	r2, [pc, #60]	@ (8001a00 <HAL_TIM_Base_MspInit+0xec>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d10d      	bne.n	80019e2 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	4b09      	ldr	r3, [pc, #36]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	4a08      	ldr	r2, [pc, #32]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 80019d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019d6:	4b06      	ldr	r3, [pc, #24]	@ (80019f0 <HAL_TIM_Base_MspInit+0xdc>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	68fb      	ldr	r3, [r7, #12]
}
 80019e2:	bf00      	nop
 80019e4:	3724      	adds	r7, #36	@ 0x24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40000400 	.word	0x40000400
 80019f8:	40014400 	.word	0x40014400
 80019fc:	40014800 	.word	0x40014800
 8001a00:	40001c00 	.word	0x40001c00

08001a04 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08c      	sub	sp, #48	@ 0x30
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0c:	f107 031c 	add.w	r3, r7, #28
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a24:	d11f      	bne.n	8001a66 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	61bb      	str	r3, [r7, #24]
 8001a2a:	4b56      	ldr	r3, [pc, #344]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	4a55      	ldr	r2, [pc, #340]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001a30:	f043 0302 	orr.w	r3, r3, #2
 8001a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a36:	4b53      	ldr	r3, [pc, #332]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	61bb      	str	r3, [r7, #24]
 8001a40:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB8     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a50:	2300      	movs	r3, #0
 8001a52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a54:	2301      	movs	r3, #1
 8001a56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a58:	f107 031c 	add.w	r3, r7, #28
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	484a      	ldr	r0, [pc, #296]	@ (8001b88 <HAL_TIM_MspPostInit+0x184>)
 8001a60:	f000 fb6e 	bl	8002140 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM13_MspPostInit 1 */

    /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8001a64:	e089      	b.n	8001b7a <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM3)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a48      	ldr	r2, [pc, #288]	@ (8001b8c <HAL_TIM_MspPostInit+0x188>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d13c      	bne.n	8001aea <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a70:	2300      	movs	r3, #0
 8001a72:	617b      	str	r3, [r7, #20]
 8001a74:	4b43      	ldr	r3, [pc, #268]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a78:	4a42      	ldr	r2, [pc, #264]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001a7a:	f043 0304 	orr.w	r3, r3, #4
 8001a7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a80:	4b40      	ldr	r3, [pc, #256]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	613b      	str	r3, [r7, #16]
 8001a90:	4b3c      	ldr	r3, [pc, #240]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a94:	4a3b      	ldr	r2, [pc, #236]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001a96:	f043 0302 	orr.w	r3, r3, #2
 8001a9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9c:	4b39      	ldr	r3, [pc, #228]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa0:	f003 0302 	and.w	r3, r3, #2
 8001aa4:	613b      	str	r3, [r7, #16]
 8001aa6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001aa8:	2340      	movs	r3, #64	@ 0x40
 8001aaa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001abc:	f107 031c 	add.w	r3, r7, #28
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4833      	ldr	r0, [pc, #204]	@ (8001b90 <HAL_TIM_MspPostInit+0x18c>)
 8001ac4:	f000 fb3c 	bl	8002140 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001ac8:	2320      	movs	r3, #32
 8001aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001acc:	2302      	movs	r3, #2
 8001ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ad8:	2302      	movs	r3, #2
 8001ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001adc:	f107 031c 	add.w	r3, r7, #28
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4829      	ldr	r0, [pc, #164]	@ (8001b88 <HAL_TIM_MspPostInit+0x184>)
 8001ae4:	f000 fb2c 	bl	8002140 <HAL_GPIO_Init>
}
 8001ae8:	e047      	b.n	8001b7a <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM11)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a29      	ldr	r2, [pc, #164]	@ (8001b94 <HAL_TIM_MspPostInit+0x190>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d11f      	bne.n	8001b34 <HAL_TIM_MspPostInit+0x130>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af4:	2300      	movs	r3, #0
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	4b22      	ldr	r3, [pc, #136]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afc:	4a21      	ldr	r2, [pc, #132]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001afe:	f043 0302 	orr.w	r3, r3, #2
 8001b02:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b04:	4b1f      	ldr	r3, [pc, #124]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b08:	f003 0302 	and.w	r3, r3, #2
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b10:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b16:	2302      	movs	r3, #2
 8001b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8001b22:	2303      	movs	r3, #3
 8001b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b26:	f107 031c 	add.w	r3, r7, #28
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4816      	ldr	r0, [pc, #88]	@ (8001b88 <HAL_TIM_MspPostInit+0x184>)
 8001b2e:	f000 fb07 	bl	8002140 <HAL_GPIO_Init>
}
 8001b32:	e022      	b.n	8001b7a <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM13)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a17      	ldr	r2, [pc, #92]	@ (8001b98 <HAL_TIM_MspPostInit+0x194>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d11d      	bne.n	8001b7a <HAL_TIM_MspPostInit+0x176>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	60bb      	str	r3, [r7, #8]
 8001b42:	4b10      	ldr	r3, [pc, #64]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	4a0f      	ldr	r2, [pc, #60]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001b48:	f043 0301 	orr.w	r3, r3, #1
 8001b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b84 <HAL_TIM_MspPostInit+0x180>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	60bb      	str	r3, [r7, #8]
 8001b58:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b5a:	2340      	movs	r3, #64	@ 0x40
 8001b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b62:	2300      	movs	r3, #0
 8001b64:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b66:	2300      	movs	r3, #0
 8001b68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001b6a:	2309      	movs	r3, #9
 8001b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6e:	f107 031c 	add.w	r3, r7, #28
 8001b72:	4619      	mov	r1, r3
 8001b74:	4809      	ldr	r0, [pc, #36]	@ (8001b9c <HAL_TIM_MspPostInit+0x198>)
 8001b76:	f000 fae3 	bl	8002140 <HAL_GPIO_Init>
}
 8001b7a:	bf00      	nop
 8001b7c:	3730      	adds	r7, #48	@ 0x30
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40020400 	.word	0x40020400
 8001b8c:	40000400 	.word	0x40000400
 8001b90:	40020800 	.word	0x40020800
 8001b94:	40014800 	.word	0x40014800
 8001b98:	40001c00 	.word	0x40001c00
 8001b9c:	40020000 	.word	0x40020000

08001ba0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	@ 0x28
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	f107 0314 	add.w	r3, r7, #20
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a19      	ldr	r2, [pc, #100]	@ (8001c24 <HAL_UART_MspInit+0x84>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d12c      	bne.n	8001c1c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	613b      	str	r3, [r7, #16]
 8001bc6:	4b18      	ldr	r3, [pc, #96]	@ (8001c28 <HAL_UART_MspInit+0x88>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bca:	4a17      	ldr	r2, [pc, #92]	@ (8001c28 <HAL_UART_MspInit+0x88>)
 8001bcc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001bd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bd2:	4b15      	ldr	r3, [pc, #84]	@ (8001c28 <HAL_UART_MspInit+0x88>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	4b11      	ldr	r3, [pc, #68]	@ (8001c28 <HAL_UART_MspInit+0x88>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	4a10      	ldr	r2, [pc, #64]	@ (8001c28 <HAL_UART_MspInit+0x88>)
 8001be8:	f043 0304 	orr.w	r3, r3, #4
 8001bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bee:	4b0e      	ldr	r3, [pc, #56]	@ (8001c28 <HAL_UART_MspInit+0x88>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	f003 0304 	and.w	r3, r3, #4
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001bfa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001bfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c00:	2302      	movs	r3, #2
 8001c02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001c0c:	2308      	movs	r3, #8
 8001c0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c10:	f107 0314 	add.w	r3, r7, #20
 8001c14:	4619      	mov	r1, r3
 8001c16:	4805      	ldr	r0, [pc, #20]	@ (8001c2c <HAL_UART_MspInit+0x8c>)
 8001c18:	f000 fa92 	bl	8002140 <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8001c1c:	bf00      	nop
 8001c1e:	3728      	adds	r7, #40	@ 0x28
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40004c00 	.word	0x40004c00
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	40020800 	.word	0x40020800

08001c30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <NMI_Handler+0x4>

08001c38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <HardFault_Handler+0x4>

08001c40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <MemManage_Handler+0x4>

08001c48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <BusFault_Handler+0x4>

08001c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <UsageFault_Handler+0x4>

08001c58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c6a:	f000 f963 	bl	8001f34 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001c6e:	f003 fca5 	bl	80055bc <xTaskGetSchedulerState>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d001      	beq.n	8001c7c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001c78:	f003 fee6 	bl	8005a48 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c7c:	bf00      	nop
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <ITM_SendChar>:
#define DEMCR        			*((volatile uint32_t*) 0xE000EDFCU )
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	4603      	mov	r3, r0
 8001c88:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc8 <ITM_SendChar+0x48>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001cc8 <ITM_SendChar+0x48>)
 8001c90:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c94:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8001c96:	4b0d      	ldr	r3, [pc, #52]	@ (8001ccc <ITM_SendChar+0x4c>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a0c      	ldr	r2, [pc, #48]	@ (8001ccc <ITM_SendChar+0x4c>)
 8001c9c:	f043 0301 	orr.w	r3, r3, #1
 8001ca0:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001ca2:	bf00      	nop
 8001ca4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d0f8      	beq.n	8001ca4 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8001cb2:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	6013      	str	r3, [r2, #0]
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	e000edfc 	.word	0xe000edfc
 8001ccc:	e0000e00 	.word	0xe0000e00

08001cd0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cdc:	2300      	movs	r3, #0
 8001cde:	617b      	str	r3, [r7, #20]
 8001ce0:	e00a      	b.n	8001cf8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ce2:	f3af 8000 	nop.w
 8001ce6:	4601      	mov	r1, r0
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	1c5a      	adds	r2, r3, #1
 8001cec:	60ba      	str	r2, [r7, #8]
 8001cee:	b2ca      	uxtb	r2, r1
 8001cf0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	697a      	ldr	r2, [r7, #20]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	dbf0      	blt.n	8001ce2 <_read+0x12>
  }

  return len;
 8001d00:	687b      	ldr	r3, [r7, #4]
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3718      	adds	r7, #24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b086      	sub	sp, #24
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	60f8      	str	r0, [r7, #12]
 8001d12:	60b9      	str	r1, [r7, #8]
 8001d14:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d16:	2300      	movs	r3, #0
 8001d18:	617b      	str	r3, [r7, #20]
 8001d1a:	e009      	b.n	8001d30 <_write+0x26>
  {
//    __io_putchar(*ptr++);
    ITM_SendChar(*ptr++);
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	1c5a      	adds	r2, r3, #1
 8001d20:	60ba      	str	r2, [r7, #8]
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff ffab 	bl	8001c80 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	617b      	str	r3, [r7, #20]
 8001d30:	697a      	ldr	r2, [r7, #20]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	dbf1      	blt.n	8001d1c <_write+0x12>
  }
  return len;
 8001d38:	687b      	ldr	r3, [r7, #4]
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3718      	adds	r7, #24
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <_close>:

int _close(int file)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b083      	sub	sp, #12
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d6a:	605a      	str	r2, [r3, #4]
  return 0;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <_isatty>:

int _isatty(int file)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d82:	2301      	movs	r3, #1
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3714      	adds	r7, #20
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
	...

08001dac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b086      	sub	sp, #24
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001db4:	4a14      	ldr	r2, [pc, #80]	@ (8001e08 <_sbrk+0x5c>)
 8001db6:	4b15      	ldr	r3, [pc, #84]	@ (8001e0c <_sbrk+0x60>)
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dc0:	4b13      	ldr	r3, [pc, #76]	@ (8001e10 <_sbrk+0x64>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d102      	bne.n	8001dce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dc8:	4b11      	ldr	r3, [pc, #68]	@ (8001e10 <_sbrk+0x64>)
 8001dca:	4a12      	ldr	r2, [pc, #72]	@ (8001e14 <_sbrk+0x68>)
 8001dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dce:	4b10      	ldr	r3, [pc, #64]	@ (8001e10 <_sbrk+0x64>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d207      	bcs.n	8001dec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ddc:	f004 faca 	bl	8006374 <__errno>
 8001de0:	4603      	mov	r3, r0
 8001de2:	220c      	movs	r2, #12
 8001de4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001de6:	f04f 33ff 	mov.w	r3, #4294967295
 8001dea:	e009      	b.n	8001e00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dec:	4b08      	ldr	r3, [pc, #32]	@ (8001e10 <_sbrk+0x64>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001df2:	4b07      	ldr	r3, [pc, #28]	@ (8001e10 <_sbrk+0x64>)
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4413      	add	r3, r2
 8001dfa:	4a05      	ldr	r2, [pc, #20]	@ (8001e10 <_sbrk+0x64>)
 8001dfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3718      	adds	r7, #24
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	20020000 	.word	0x20020000
 8001e0c:	00000400 	.word	0x00000400
 8001e10:	20000558 	.word	0x20000558
 8001e14:	20004400 	.word	0x20004400

08001e18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e1c:	4b06      	ldr	r3, [pc, #24]	@ (8001e38 <SystemInit+0x20>)
 8001e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e22:	4a05      	ldr	r2, [pc, #20]	@ (8001e38 <SystemInit+0x20>)
 8001e24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e74 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e40:	f7ff ffea 	bl	8001e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e44:	480c      	ldr	r0, [pc, #48]	@ (8001e78 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e46:	490d      	ldr	r1, [pc, #52]	@ (8001e7c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e48:	4a0d      	ldr	r2, [pc, #52]	@ (8001e80 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e4c:	e002      	b.n	8001e54 <LoopCopyDataInit>

08001e4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e52:	3304      	adds	r3, #4

08001e54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e58:	d3f9      	bcc.n	8001e4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e84 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e5c:	4c0a      	ldr	r4, [pc, #40]	@ (8001e88 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e60:	e001      	b.n	8001e66 <LoopFillZerobss>

08001e62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e64:	3204      	adds	r2, #4

08001e66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e68:	d3fb      	bcc.n	8001e62 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001e6a:	f004 fa89 	bl	8006380 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e6e:	f7fe fc55 	bl	800071c <main>
  bx  lr    
 8001e72:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e7c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001e80:	08006f7c 	.word	0x08006f7c
  ldr r2, =_sbss
 8001e84:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001e88:	20004400 	.word	0x20004400

08001e8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e8c:	e7fe      	b.n	8001e8c <ADC_IRQHandler>
	...

08001e90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e94:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed0 <HAL_Init+0x40>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a0d      	ldr	r2, [pc, #52]	@ (8001ed0 <HAL_Init+0x40>)
 8001e9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed0 <HAL_Init+0x40>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a0a      	ldr	r2, [pc, #40]	@ (8001ed0 <HAL_Init+0x40>)
 8001ea6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001eaa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eac:	4b08      	ldr	r3, [pc, #32]	@ (8001ed0 <HAL_Init+0x40>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a07      	ldr	r2, [pc, #28]	@ (8001ed0 <HAL_Init+0x40>)
 8001eb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eb8:	2003      	movs	r0, #3
 8001eba:	f000 f90d 	bl	80020d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ebe:	200f      	movs	r0, #15
 8001ec0:	f000 f808 	bl	8001ed4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ec4:	f7ff fc90 	bl	80017e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40023c00 	.word	0x40023c00

08001ed4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001edc:	4b12      	ldr	r3, [pc, #72]	@ (8001f28 <HAL_InitTick+0x54>)
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	4b12      	ldr	r3, [pc, #72]	@ (8001f2c <HAL_InitTick+0x58>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001eea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f000 f917 	bl	8002126 <HAL_SYSTICK_Config>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e00e      	b.n	8001f20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b0f      	cmp	r3, #15
 8001f06:	d80a      	bhi.n	8001f1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	6879      	ldr	r1, [r7, #4]
 8001f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f10:	f000 f8ed 	bl	80020ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f14:	4a06      	ldr	r2, [pc, #24]	@ (8001f30 <HAL_InitTick+0x5c>)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	e000      	b.n	8001f20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3708      	adds	r7, #8
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20000014 	.word	0x20000014
 8001f2c:	2000001c 	.word	0x2000001c
 8001f30:	20000018 	.word	0x20000018

08001f34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f38:	4b06      	ldr	r3, [pc, #24]	@ (8001f54 <HAL_IncTick+0x20>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	4b06      	ldr	r3, [pc, #24]	@ (8001f58 <HAL_IncTick+0x24>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4413      	add	r3, r2
 8001f44:	4a04      	ldr	r2, [pc, #16]	@ (8001f58 <HAL_IncTick+0x24>)
 8001f46:	6013      	str	r3, [r2, #0]
}
 8001f48:	bf00      	nop
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	2000001c 	.word	0x2000001c
 8001f58:	2000055c 	.word	0x2000055c

08001f5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f60:	4b03      	ldr	r3, [pc, #12]	@ (8001f70 <HAL_GetTick+0x14>)
 8001f62:	681b      	ldr	r3, [r3, #0]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	2000055c 	.word	0x2000055c

08001f74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b085      	sub	sp, #20
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f003 0307 	and.w	r3, r3, #7
 8001f82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f84:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f8a:	68ba      	ldr	r2, [r7, #8]
 8001f8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f90:	4013      	ands	r3, r2
 8001f92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fa6:	4a04      	ldr	r2, [pc, #16]	@ (8001fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	60d3      	str	r3, [r2, #12]
}
 8001fac:	bf00      	nop
 8001fae:	3714      	adds	r7, #20
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr
 8001fb8:	e000ed00 	.word	0xe000ed00

08001fbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fc0:	4b04      	ldr	r3, [pc, #16]	@ (8001fd4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	0a1b      	lsrs	r3, r3, #8
 8001fc6:	f003 0307 	and.w	r3, r3, #7
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	e000ed00 	.word	0xe000ed00

08001fd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	6039      	str	r1, [r7, #0]
 8001fe2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	db0a      	blt.n	8002002 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	490c      	ldr	r1, [pc, #48]	@ (8002024 <__NVIC_SetPriority+0x4c>)
 8001ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff6:	0112      	lsls	r2, r2, #4
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	440b      	add	r3, r1
 8001ffc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002000:	e00a      	b.n	8002018 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	b2da      	uxtb	r2, r3
 8002006:	4908      	ldr	r1, [pc, #32]	@ (8002028 <__NVIC_SetPriority+0x50>)
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	f003 030f 	and.w	r3, r3, #15
 800200e:	3b04      	subs	r3, #4
 8002010:	0112      	lsls	r2, r2, #4
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	440b      	add	r3, r1
 8002016:	761a      	strb	r2, [r3, #24]
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	e000e100 	.word	0xe000e100
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800202c:	b480      	push	{r7}
 800202e:	b089      	sub	sp, #36	@ 0x24
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f1c3 0307 	rsb	r3, r3, #7
 8002046:	2b04      	cmp	r3, #4
 8002048:	bf28      	it	cs
 800204a:	2304      	movcs	r3, #4
 800204c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	3304      	adds	r3, #4
 8002052:	2b06      	cmp	r3, #6
 8002054:	d902      	bls.n	800205c <NVIC_EncodePriority+0x30>
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	3b03      	subs	r3, #3
 800205a:	e000      	b.n	800205e <NVIC_EncodePriority+0x32>
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002060:	f04f 32ff 	mov.w	r2, #4294967295
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43da      	mvns	r2, r3
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	401a      	ands	r2, r3
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002074:	f04f 31ff 	mov.w	r1, #4294967295
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	fa01 f303 	lsl.w	r3, r1, r3
 800207e:	43d9      	mvns	r1, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002084:	4313      	orrs	r3, r2
         );
}
 8002086:	4618      	mov	r0, r3
 8002088:	3724      	adds	r7, #36	@ 0x24
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
	...

08002094 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	3b01      	subs	r3, #1
 80020a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020a4:	d301      	bcc.n	80020aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020a6:	2301      	movs	r3, #1
 80020a8:	e00f      	b.n	80020ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020aa:	4a0a      	ldr	r2, [pc, #40]	@ (80020d4 <SysTick_Config+0x40>)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	3b01      	subs	r3, #1
 80020b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020b2:	210f      	movs	r1, #15
 80020b4:	f04f 30ff 	mov.w	r0, #4294967295
 80020b8:	f7ff ff8e 	bl	8001fd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020bc:	4b05      	ldr	r3, [pc, #20]	@ (80020d4 <SysTick_Config+0x40>)
 80020be:	2200      	movs	r2, #0
 80020c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020c2:	4b04      	ldr	r3, [pc, #16]	@ (80020d4 <SysTick_Config+0x40>)
 80020c4:	2207      	movs	r2, #7
 80020c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3708      	adds	r7, #8
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	e000e010 	.word	0xe000e010

080020d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f7ff ff47 	bl	8001f74 <__NVIC_SetPriorityGrouping>
}
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b086      	sub	sp, #24
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	4603      	mov	r3, r0
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	607a      	str	r2, [r7, #4]
 80020fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020fc:	2300      	movs	r3, #0
 80020fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002100:	f7ff ff5c 	bl	8001fbc <__NVIC_GetPriorityGrouping>
 8002104:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	68b9      	ldr	r1, [r7, #8]
 800210a:	6978      	ldr	r0, [r7, #20]
 800210c:	f7ff ff8e 	bl	800202c <NVIC_EncodePriority>
 8002110:	4602      	mov	r2, r0
 8002112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002116:	4611      	mov	r1, r2
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff ff5d 	bl	8001fd8 <__NVIC_SetPriority>
}
 800211e:	bf00      	nop
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b082      	sub	sp, #8
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7ff ffb0 	bl	8002094 <SysTick_Config>
 8002134:	4603      	mov	r3, r0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
	...

08002140 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002140:	b480      	push	{r7}
 8002142:	b089      	sub	sp, #36	@ 0x24
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800214a:	2300      	movs	r3, #0
 800214c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800214e:	2300      	movs	r3, #0
 8002150:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002152:	2300      	movs	r3, #0
 8002154:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002156:	2300      	movs	r3, #0
 8002158:	61fb      	str	r3, [r7, #28]
 800215a:	e165      	b.n	8002428 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800215c:	2201      	movs	r2, #1
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	697a      	ldr	r2, [r7, #20]
 800216c:	4013      	ands	r3, r2
 800216e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	429a      	cmp	r2, r3
 8002176:	f040 8154 	bne.w	8002422 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f003 0303 	and.w	r3, r3, #3
 8002182:	2b01      	cmp	r3, #1
 8002184:	d005      	beq.n	8002192 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800218e:	2b02      	cmp	r3, #2
 8002190:	d130      	bne.n	80021f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	2203      	movs	r2, #3
 800219e:	fa02 f303 	lsl.w	r3, r2, r3
 80021a2:	43db      	mvns	r3, r3
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	4013      	ands	r3, r2
 80021a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	68da      	ldr	r2, [r3, #12]
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	fa02 f303 	lsl.w	r3, r2, r3
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	69ba      	ldr	r2, [r7, #24]
 80021c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021c8:	2201      	movs	r2, #1
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	43db      	mvns	r3, r3
 80021d2:	69ba      	ldr	r2, [r7, #24]
 80021d4:	4013      	ands	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	091b      	lsrs	r3, r3, #4
 80021de:	f003 0201 	and.w	r2, r3, #1
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f003 0303 	and.w	r3, r3, #3
 80021fc:	2b03      	cmp	r3, #3
 80021fe:	d017      	beq.n	8002230 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	2203      	movs	r2, #3
 800220c:	fa02 f303 	lsl.w	r3, r2, r3
 8002210:	43db      	mvns	r3, r3
 8002212:	69ba      	ldr	r2, [r7, #24]
 8002214:	4013      	ands	r3, r2
 8002216:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	689a      	ldr	r2, [r3, #8]
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	005b      	lsls	r3, r3, #1
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	4313      	orrs	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f003 0303 	and.w	r3, r3, #3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d123      	bne.n	8002284 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	08da      	lsrs	r2, r3, #3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	3208      	adds	r2, #8
 8002244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002248:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	f003 0307 	and.w	r3, r3, #7
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	220f      	movs	r2, #15
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	43db      	mvns	r3, r3
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	4013      	ands	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	691a      	ldr	r2, [r3, #16]
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	69ba      	ldr	r2, [r7, #24]
 8002272:	4313      	orrs	r3, r2
 8002274:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	08da      	lsrs	r2, r3, #3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	3208      	adds	r2, #8
 800227e:	69b9      	ldr	r1, [r7, #24]
 8002280:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	2203      	movs	r2, #3
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	43db      	mvns	r3, r3
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4013      	ands	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f003 0203 	and.w	r2, r3, #3
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	69ba      	ldr	r2, [r7, #24]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 80ae 	beq.w	8002422 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	60fb      	str	r3, [r7, #12]
 80022ca:	4b5d      	ldr	r3, [pc, #372]	@ (8002440 <HAL_GPIO_Init+0x300>)
 80022cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ce:	4a5c      	ldr	r2, [pc, #368]	@ (8002440 <HAL_GPIO_Init+0x300>)
 80022d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80022d6:	4b5a      	ldr	r3, [pc, #360]	@ (8002440 <HAL_GPIO_Init+0x300>)
 80022d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022e2:	4a58      	ldr	r2, [pc, #352]	@ (8002444 <HAL_GPIO_Init+0x304>)
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	089b      	lsrs	r3, r3, #2
 80022e8:	3302      	adds	r3, #2
 80022ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	f003 0303 	and.w	r3, r3, #3
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	220f      	movs	r2, #15
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4013      	ands	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a4f      	ldr	r2, [pc, #316]	@ (8002448 <HAL_GPIO_Init+0x308>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d025      	beq.n	800235a <HAL_GPIO_Init+0x21a>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4a4e      	ldr	r2, [pc, #312]	@ (800244c <HAL_GPIO_Init+0x30c>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d01f      	beq.n	8002356 <HAL_GPIO_Init+0x216>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4a4d      	ldr	r2, [pc, #308]	@ (8002450 <HAL_GPIO_Init+0x310>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d019      	beq.n	8002352 <HAL_GPIO_Init+0x212>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4a4c      	ldr	r2, [pc, #304]	@ (8002454 <HAL_GPIO_Init+0x314>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d013      	beq.n	800234e <HAL_GPIO_Init+0x20e>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a4b      	ldr	r2, [pc, #300]	@ (8002458 <HAL_GPIO_Init+0x318>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d00d      	beq.n	800234a <HAL_GPIO_Init+0x20a>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a4a      	ldr	r2, [pc, #296]	@ (800245c <HAL_GPIO_Init+0x31c>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d007      	beq.n	8002346 <HAL_GPIO_Init+0x206>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	4a49      	ldr	r2, [pc, #292]	@ (8002460 <HAL_GPIO_Init+0x320>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d101      	bne.n	8002342 <HAL_GPIO_Init+0x202>
 800233e:	2306      	movs	r3, #6
 8002340:	e00c      	b.n	800235c <HAL_GPIO_Init+0x21c>
 8002342:	2307      	movs	r3, #7
 8002344:	e00a      	b.n	800235c <HAL_GPIO_Init+0x21c>
 8002346:	2305      	movs	r3, #5
 8002348:	e008      	b.n	800235c <HAL_GPIO_Init+0x21c>
 800234a:	2304      	movs	r3, #4
 800234c:	e006      	b.n	800235c <HAL_GPIO_Init+0x21c>
 800234e:	2303      	movs	r3, #3
 8002350:	e004      	b.n	800235c <HAL_GPIO_Init+0x21c>
 8002352:	2302      	movs	r3, #2
 8002354:	e002      	b.n	800235c <HAL_GPIO_Init+0x21c>
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <HAL_GPIO_Init+0x21c>
 800235a:	2300      	movs	r3, #0
 800235c:	69fa      	ldr	r2, [r7, #28]
 800235e:	f002 0203 	and.w	r2, r2, #3
 8002362:	0092      	lsls	r2, r2, #2
 8002364:	4093      	lsls	r3, r2
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	4313      	orrs	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800236c:	4935      	ldr	r1, [pc, #212]	@ (8002444 <HAL_GPIO_Init+0x304>)
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	089b      	lsrs	r3, r3, #2
 8002372:	3302      	adds	r3, #2
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800237a:	4b3a      	ldr	r3, [pc, #232]	@ (8002464 <HAL_GPIO_Init+0x324>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	43db      	mvns	r3, r3
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	4013      	ands	r3, r2
 8002388:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d003      	beq.n	800239e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	4313      	orrs	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800239e:	4a31      	ldr	r2, [pc, #196]	@ (8002464 <HAL_GPIO_Init+0x324>)
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023a4:	4b2f      	ldr	r3, [pc, #188]	@ (8002464 <HAL_GPIO_Init+0x324>)
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	43db      	mvns	r3, r3
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d003      	beq.n	80023c8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023c8:	4a26      	ldr	r2, [pc, #152]	@ (8002464 <HAL_GPIO_Init+0x324>)
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023ce:	4b25      	ldr	r3, [pc, #148]	@ (8002464 <HAL_GPIO_Init+0x324>)
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	43db      	mvns	r3, r3
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	4013      	ands	r3, r2
 80023dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d003      	beq.n	80023f2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80023ea:	69ba      	ldr	r2, [r7, #24]
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002464 <HAL_GPIO_Init+0x324>)
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002464 <HAL_GPIO_Init+0x324>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	43db      	mvns	r3, r3
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	4013      	ands	r3, r2
 8002406:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d003      	beq.n	800241c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	4313      	orrs	r3, r2
 800241a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800241c:	4a11      	ldr	r2, [pc, #68]	@ (8002464 <HAL_GPIO_Init+0x324>)
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	3301      	adds	r3, #1
 8002426:	61fb      	str	r3, [r7, #28]
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	2b0f      	cmp	r3, #15
 800242c:	f67f ae96 	bls.w	800215c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002430:	bf00      	nop
 8002432:	bf00      	nop
 8002434:	3724      	adds	r7, #36	@ 0x24
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	40023800 	.word	0x40023800
 8002444:	40013800 	.word	0x40013800
 8002448:	40020000 	.word	0x40020000
 800244c:	40020400 	.word	0x40020400
 8002450:	40020800 	.word	0x40020800
 8002454:	40020c00 	.word	0x40020c00
 8002458:	40021000 	.word	0x40021000
 800245c:	40021400 	.word	0x40021400
 8002460:	40021800 	.word	0x40021800
 8002464:	40013c00 	.word	0x40013c00

08002468 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	807b      	strh	r3, [r7, #2]
 8002474:	4613      	mov	r3, r2
 8002476:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002478:	787b      	ldrb	r3, [r7, #1]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800247e:	887a      	ldrh	r2, [r7, #2]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002484:	e003      	b.n	800248e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002486:	887b      	ldrh	r3, [r7, #2]
 8002488:	041a      	lsls	r2, r3, #16
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	619a      	str	r2, [r3, #24]
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
	...

0800249c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e12b      	b.n	8002706 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d106      	bne.n	80024c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f7ff f9bc 	bl	8001840 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2224      	movs	r2, #36	@ 0x24
 80024cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f022 0201 	bic.w	r2, r2, #1
 80024de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80024ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002500:	f000 fa52 	bl	80029a8 <HAL_RCC_GetPCLK1Freq>
 8002504:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	4a81      	ldr	r2, [pc, #516]	@ (8002710 <HAL_I2C_Init+0x274>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d807      	bhi.n	8002520 <HAL_I2C_Init+0x84>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	4a80      	ldr	r2, [pc, #512]	@ (8002714 <HAL_I2C_Init+0x278>)
 8002514:	4293      	cmp	r3, r2
 8002516:	bf94      	ite	ls
 8002518:	2301      	movls	r3, #1
 800251a:	2300      	movhi	r3, #0
 800251c:	b2db      	uxtb	r3, r3
 800251e:	e006      	b.n	800252e <HAL_I2C_Init+0x92>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	4a7d      	ldr	r2, [pc, #500]	@ (8002718 <HAL_I2C_Init+0x27c>)
 8002524:	4293      	cmp	r3, r2
 8002526:	bf94      	ite	ls
 8002528:	2301      	movls	r3, #1
 800252a:	2300      	movhi	r3, #0
 800252c:	b2db      	uxtb	r3, r3
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e0e7      	b.n	8002706 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	4a78      	ldr	r2, [pc, #480]	@ (800271c <HAL_I2C_Init+0x280>)
 800253a:	fba2 2303 	umull	r2, r3, r2, r3
 800253e:	0c9b      	lsrs	r3, r3, #18
 8002540:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68ba      	ldr	r2, [r7, #8]
 8002552:	430a      	orrs	r2, r1
 8002554:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	4a6a      	ldr	r2, [pc, #424]	@ (8002710 <HAL_I2C_Init+0x274>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d802      	bhi.n	8002570 <HAL_I2C_Init+0xd4>
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	3301      	adds	r3, #1
 800256e:	e009      	b.n	8002584 <HAL_I2C_Init+0xe8>
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002576:	fb02 f303 	mul.w	r3, r2, r3
 800257a:	4a69      	ldr	r2, [pc, #420]	@ (8002720 <HAL_I2C_Init+0x284>)
 800257c:	fba2 2303 	umull	r2, r3, r2, r3
 8002580:	099b      	lsrs	r3, r3, #6
 8002582:	3301      	adds	r3, #1
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	6812      	ldr	r2, [r2, #0]
 8002588:	430b      	orrs	r3, r1
 800258a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002596:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	495c      	ldr	r1, [pc, #368]	@ (8002710 <HAL_I2C_Init+0x274>)
 80025a0:	428b      	cmp	r3, r1
 80025a2:	d819      	bhi.n	80025d8 <HAL_I2C_Init+0x13c>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	1e59      	subs	r1, r3, #1
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80025b2:	1c59      	adds	r1, r3, #1
 80025b4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80025b8:	400b      	ands	r3, r1
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00a      	beq.n	80025d4 <HAL_I2C_Init+0x138>
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	1e59      	subs	r1, r3, #1
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80025cc:	3301      	adds	r3, #1
 80025ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025d2:	e051      	b.n	8002678 <HAL_I2C_Init+0x1dc>
 80025d4:	2304      	movs	r3, #4
 80025d6:	e04f      	b.n	8002678 <HAL_I2C_Init+0x1dc>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d111      	bne.n	8002604 <HAL_I2C_Init+0x168>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	1e58      	subs	r0, r3, #1
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6859      	ldr	r1, [r3, #4]
 80025e8:	460b      	mov	r3, r1
 80025ea:	005b      	lsls	r3, r3, #1
 80025ec:	440b      	add	r3, r1
 80025ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80025f2:	3301      	adds	r3, #1
 80025f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	bf0c      	ite	eq
 80025fc:	2301      	moveq	r3, #1
 80025fe:	2300      	movne	r3, #0
 8002600:	b2db      	uxtb	r3, r3
 8002602:	e012      	b.n	800262a <HAL_I2C_Init+0x18e>
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	1e58      	subs	r0, r3, #1
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6859      	ldr	r1, [r3, #4]
 800260c:	460b      	mov	r3, r1
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	440b      	add	r3, r1
 8002612:	0099      	lsls	r1, r3, #2
 8002614:	440b      	add	r3, r1
 8002616:	fbb0 f3f3 	udiv	r3, r0, r3
 800261a:	3301      	adds	r3, #1
 800261c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002620:	2b00      	cmp	r3, #0
 8002622:	bf0c      	ite	eq
 8002624:	2301      	moveq	r3, #1
 8002626:	2300      	movne	r3, #0
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <HAL_I2C_Init+0x196>
 800262e:	2301      	movs	r3, #1
 8002630:	e022      	b.n	8002678 <HAL_I2C_Init+0x1dc>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10e      	bne.n	8002658 <HAL_I2C_Init+0x1bc>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	1e58      	subs	r0, r3, #1
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6859      	ldr	r1, [r3, #4]
 8002642:	460b      	mov	r3, r1
 8002644:	005b      	lsls	r3, r3, #1
 8002646:	440b      	add	r3, r1
 8002648:	fbb0 f3f3 	udiv	r3, r0, r3
 800264c:	3301      	adds	r3, #1
 800264e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002652:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002656:	e00f      	b.n	8002678 <HAL_I2C_Init+0x1dc>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	1e58      	subs	r0, r3, #1
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6859      	ldr	r1, [r3, #4]
 8002660:	460b      	mov	r3, r1
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	440b      	add	r3, r1
 8002666:	0099      	lsls	r1, r3, #2
 8002668:	440b      	add	r3, r1
 800266a:	fbb0 f3f3 	udiv	r3, r0, r3
 800266e:	3301      	adds	r3, #1
 8002670:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002674:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002678:	6879      	ldr	r1, [r7, #4]
 800267a:	6809      	ldr	r1, [r1, #0]
 800267c:	4313      	orrs	r3, r2
 800267e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	69da      	ldr	r2, [r3, #28]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	431a      	orrs	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	430a      	orrs	r2, r1
 800269a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80026a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6911      	ldr	r1, [r2, #16]
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	68d2      	ldr	r2, [r2, #12]
 80026b2:	4311      	orrs	r1, r2
 80026b4:	687a      	ldr	r2, [r7, #4]
 80026b6:	6812      	ldr	r2, [r2, #0]
 80026b8:	430b      	orrs	r3, r1
 80026ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	68db      	ldr	r3, [r3, #12]
 80026c2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	695a      	ldr	r2, [r3, #20]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	699b      	ldr	r3, [r3, #24]
 80026ce:	431a      	orrs	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	430a      	orrs	r2, r1
 80026d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f042 0201 	orr.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2220      	movs	r2, #32
 80026f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	000186a0 	.word	0x000186a0
 8002714:	001e847f 	.word	0x001e847f
 8002718:	003d08ff 	.word	0x003d08ff
 800271c:	431bde83 	.word	0x431bde83
 8002720:	10624dd3 	.word	0x10624dd3

08002724 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800272a:	2300      	movs	r3, #0
 800272c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	603b      	str	r3, [r7, #0]
 8002732:	4b20      	ldr	r3, [pc, #128]	@ (80027b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002736:	4a1f      	ldr	r2, [pc, #124]	@ (80027b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002738:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800273c:	6413      	str	r3, [r2, #64]	@ 0x40
 800273e:	4b1d      	ldr	r3, [pc, #116]	@ (80027b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002746:	603b      	str	r3, [r7, #0]
 8002748:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800274a:	4b1b      	ldr	r3, [pc, #108]	@ (80027b8 <HAL_PWREx_EnableOverDrive+0x94>)
 800274c:	2201      	movs	r2, #1
 800274e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002750:	f7ff fc04 	bl	8001f5c <HAL_GetTick>
 8002754:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002756:	e009      	b.n	800276c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002758:	f7ff fc00 	bl	8001f5c <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002766:	d901      	bls.n	800276c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e01f      	b.n	80027ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800276c:	4b13      	ldr	r3, [pc, #76]	@ (80027bc <HAL_PWREx_EnableOverDrive+0x98>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002774:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002778:	d1ee      	bne.n	8002758 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800277a:	4b11      	ldr	r3, [pc, #68]	@ (80027c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800277c:	2201      	movs	r2, #1
 800277e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002780:	f7ff fbec 	bl	8001f5c <HAL_GetTick>
 8002784:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002786:	e009      	b.n	800279c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002788:	f7ff fbe8 	bl	8001f5c <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002796:	d901      	bls.n	800279c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e007      	b.n	80027ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800279c:	4b07      	ldr	r3, [pc, #28]	@ (80027bc <HAL_PWREx_EnableOverDrive+0x98>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027a8:	d1ee      	bne.n	8002788 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40023800 	.word	0x40023800
 80027b8:	420e0040 	.word	0x420e0040
 80027bc:	40007000 	.word	0x40007000
 80027c0:	420e0044 	.word	0x420e0044

080027c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e0cc      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027d8:	4b68      	ldr	r3, [pc, #416]	@ (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 030f 	and.w	r3, r3, #15
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d90c      	bls.n	8002800 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027e6:	4b65      	ldr	r3, [pc, #404]	@ (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	b2d2      	uxtb	r2, r2
 80027ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ee:	4b63      	ldr	r3, [pc, #396]	@ (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d001      	beq.n	8002800 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e0b8      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d020      	beq.n	800284e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0304 	and.w	r3, r3, #4
 8002814:	2b00      	cmp	r3, #0
 8002816:	d005      	beq.n	8002824 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002818:	4b59      	ldr	r3, [pc, #356]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	4a58      	ldr	r2, [pc, #352]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800281e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002822:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0308 	and.w	r3, r3, #8
 800282c:	2b00      	cmp	r3, #0
 800282e:	d005      	beq.n	800283c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002830:	4b53      	ldr	r3, [pc, #332]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	4a52      	ldr	r2, [pc, #328]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002836:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800283a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800283c:	4b50      	ldr	r3, [pc, #320]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	494d      	ldr	r1, [pc, #308]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800284a:	4313      	orrs	r3, r2
 800284c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	2b00      	cmp	r3, #0
 8002858:	d044      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d107      	bne.n	8002872 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002862:	4b47      	ldr	r3, [pc, #284]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d119      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e07f      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	2b02      	cmp	r3, #2
 8002878:	d003      	beq.n	8002882 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800287e:	2b03      	cmp	r3, #3
 8002880:	d107      	bne.n	8002892 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002882:	4b3f      	ldr	r3, [pc, #252]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d109      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e06f      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002892:	4b3b      	ldr	r3, [pc, #236]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d101      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e067      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028a2:	4b37      	ldr	r3, [pc, #220]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f023 0203 	bic.w	r2, r3, #3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	4934      	ldr	r1, [pc, #208]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028b4:	f7ff fb52 	bl	8001f5c <HAL_GetTick>
 80028b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ba:	e00a      	b.n	80028d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028bc:	f7ff fb4e 	bl	8001f5c <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e04f      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 020c 	and.w	r2, r3, #12
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d1eb      	bne.n	80028bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028e4:	4b25      	ldr	r3, [pc, #148]	@ (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 030f 	and.w	r3, r3, #15
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d20c      	bcs.n	800290c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028f2:	4b22      	ldr	r3, [pc, #136]	@ (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	b2d2      	uxtb	r2, r2
 80028f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028fa:	4b20      	ldr	r3, [pc, #128]	@ (800297c <HAL_RCC_ClockConfig+0x1b8>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 030f 	and.w	r3, r3, #15
 8002902:	683a      	ldr	r2, [r7, #0]
 8002904:	429a      	cmp	r2, r3
 8002906:	d001      	beq.n	800290c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e032      	b.n	8002972 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b00      	cmp	r3, #0
 8002916:	d008      	beq.n	800292a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002918:	4b19      	ldr	r3, [pc, #100]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	4916      	ldr	r1, [pc, #88]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002926:	4313      	orrs	r3, r2
 8002928:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0308 	and.w	r3, r3, #8
 8002932:	2b00      	cmp	r3, #0
 8002934:	d009      	beq.n	800294a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002936:	4b12      	ldr	r3, [pc, #72]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	490e      	ldr	r1, [pc, #56]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002946:	4313      	orrs	r3, r2
 8002948:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800294a:	f000 f855 	bl	80029f8 <HAL_RCC_GetSysClockFreq>
 800294e:	4602      	mov	r2, r0
 8002950:	4b0b      	ldr	r3, [pc, #44]	@ (8002980 <HAL_RCC_ClockConfig+0x1bc>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	091b      	lsrs	r3, r3, #4
 8002956:	f003 030f 	and.w	r3, r3, #15
 800295a:	490a      	ldr	r1, [pc, #40]	@ (8002984 <HAL_RCC_ClockConfig+0x1c0>)
 800295c:	5ccb      	ldrb	r3, [r1, r3]
 800295e:	fa22 f303 	lsr.w	r3, r2, r3
 8002962:	4a09      	ldr	r2, [pc, #36]	@ (8002988 <HAL_RCC_ClockConfig+0x1c4>)
 8002964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002966:	4b09      	ldr	r3, [pc, #36]	@ (800298c <HAL_RCC_ClockConfig+0x1c8>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f7ff fab2 	bl	8001ed4 <HAL_InitTick>

  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3710      	adds	r7, #16
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	40023c00 	.word	0x40023c00
 8002980:	40023800 	.word	0x40023800
 8002984:	08006f20 	.word	0x08006f20
 8002988:	20000014 	.word	0x20000014
 800298c:	20000018 	.word	0x20000018

08002990 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002994:	4b03      	ldr	r3, [pc, #12]	@ (80029a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002996:	681b      	ldr	r3, [r3, #0]
}
 8002998:	4618      	mov	r0, r3
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
 80029a2:	bf00      	nop
 80029a4:	20000014 	.word	0x20000014

080029a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029ac:	f7ff fff0 	bl	8002990 <HAL_RCC_GetHCLKFreq>
 80029b0:	4602      	mov	r2, r0
 80029b2:	4b05      	ldr	r3, [pc, #20]	@ (80029c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	0a9b      	lsrs	r3, r3, #10
 80029b8:	f003 0307 	and.w	r3, r3, #7
 80029bc:	4903      	ldr	r1, [pc, #12]	@ (80029cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80029be:	5ccb      	ldrb	r3, [r1, r3]
 80029c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40023800 	.word	0x40023800
 80029cc:	08006f30 	.word	0x08006f30

080029d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029d4:	f7ff ffdc 	bl	8002990 <HAL_RCC_GetHCLKFreq>
 80029d8:	4602      	mov	r2, r0
 80029da:	4b05      	ldr	r3, [pc, #20]	@ (80029f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	0b5b      	lsrs	r3, r3, #13
 80029e0:	f003 0307 	and.w	r3, r3, #7
 80029e4:	4903      	ldr	r1, [pc, #12]	@ (80029f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029e6:	5ccb      	ldrb	r3, [r1, r3]
 80029e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40023800 	.word	0x40023800
 80029f4:	08006f30 	.word	0x08006f30

080029f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029fc:	b0ae      	sub	sp, #184	@ 0xb8
 80029fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002a06:	2300      	movs	r3, #0
 8002a08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002a12:	2300      	movs	r3, #0
 8002a14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a1e:	4bcb      	ldr	r3, [pc, #812]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 030c 	and.w	r3, r3, #12
 8002a26:	2b0c      	cmp	r3, #12
 8002a28:	f200 8206 	bhi.w	8002e38 <HAL_RCC_GetSysClockFreq+0x440>
 8002a2c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a34 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a32:	bf00      	nop
 8002a34:	08002a69 	.word	0x08002a69
 8002a38:	08002e39 	.word	0x08002e39
 8002a3c:	08002e39 	.word	0x08002e39
 8002a40:	08002e39 	.word	0x08002e39
 8002a44:	08002a71 	.word	0x08002a71
 8002a48:	08002e39 	.word	0x08002e39
 8002a4c:	08002e39 	.word	0x08002e39
 8002a50:	08002e39 	.word	0x08002e39
 8002a54:	08002a79 	.word	0x08002a79
 8002a58:	08002e39 	.word	0x08002e39
 8002a5c:	08002e39 	.word	0x08002e39
 8002a60:	08002e39 	.word	0x08002e39
 8002a64:	08002c69 	.word	0x08002c69
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a68:	4bb9      	ldr	r3, [pc, #740]	@ (8002d50 <HAL_RCC_GetSysClockFreq+0x358>)
 8002a6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a6e:	e1e7      	b.n	8002e40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a70:	4bb8      	ldr	r3, [pc, #736]	@ (8002d54 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002a72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a76:	e1e3      	b.n	8002e40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a78:	4bb4      	ldr	r3, [pc, #720]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a84:	4bb1      	ldr	r3, [pc, #708]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d071      	beq.n	8002b74 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a90:	4bae      	ldr	r3, [pc, #696]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	099b      	lsrs	r3, r3, #6
 8002a96:	2200      	movs	r2, #0
 8002a98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002a9c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002aa0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002aa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002aa8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002aac:	2300      	movs	r3, #0
 8002aae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002ab2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002ab6:	4622      	mov	r2, r4
 8002ab8:	462b      	mov	r3, r5
 8002aba:	f04f 0000 	mov.w	r0, #0
 8002abe:	f04f 0100 	mov.w	r1, #0
 8002ac2:	0159      	lsls	r1, r3, #5
 8002ac4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ac8:	0150      	lsls	r0, r2, #5
 8002aca:	4602      	mov	r2, r0
 8002acc:	460b      	mov	r3, r1
 8002ace:	4621      	mov	r1, r4
 8002ad0:	1a51      	subs	r1, r2, r1
 8002ad2:	6439      	str	r1, [r7, #64]	@ 0x40
 8002ad4:	4629      	mov	r1, r5
 8002ad6:	eb63 0301 	sbc.w	r3, r3, r1
 8002ada:	647b      	str	r3, [r7, #68]	@ 0x44
 8002adc:	f04f 0200 	mov.w	r2, #0
 8002ae0:	f04f 0300 	mov.w	r3, #0
 8002ae4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002ae8:	4649      	mov	r1, r9
 8002aea:	018b      	lsls	r3, r1, #6
 8002aec:	4641      	mov	r1, r8
 8002aee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002af2:	4641      	mov	r1, r8
 8002af4:	018a      	lsls	r2, r1, #6
 8002af6:	4641      	mov	r1, r8
 8002af8:	1a51      	subs	r1, r2, r1
 8002afa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002afc:	4649      	mov	r1, r9
 8002afe:	eb63 0301 	sbc.w	r3, r3, r1
 8002b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b04:	f04f 0200 	mov.w	r2, #0
 8002b08:	f04f 0300 	mov.w	r3, #0
 8002b0c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002b10:	4649      	mov	r1, r9
 8002b12:	00cb      	lsls	r3, r1, #3
 8002b14:	4641      	mov	r1, r8
 8002b16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b1a:	4641      	mov	r1, r8
 8002b1c:	00ca      	lsls	r2, r1, #3
 8002b1e:	4610      	mov	r0, r2
 8002b20:	4619      	mov	r1, r3
 8002b22:	4603      	mov	r3, r0
 8002b24:	4622      	mov	r2, r4
 8002b26:	189b      	adds	r3, r3, r2
 8002b28:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b2a:	462b      	mov	r3, r5
 8002b2c:	460a      	mov	r2, r1
 8002b2e:	eb42 0303 	adc.w	r3, r2, r3
 8002b32:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b34:	f04f 0200 	mov.w	r2, #0
 8002b38:	f04f 0300 	mov.w	r3, #0
 8002b3c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002b40:	4629      	mov	r1, r5
 8002b42:	024b      	lsls	r3, r1, #9
 8002b44:	4621      	mov	r1, r4
 8002b46:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b4a:	4621      	mov	r1, r4
 8002b4c:	024a      	lsls	r2, r1, #9
 8002b4e:	4610      	mov	r0, r2
 8002b50:	4619      	mov	r1, r3
 8002b52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b56:	2200      	movs	r2, #0
 8002b58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002b5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002b60:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002b64:	f7fd fba4 	bl	80002b0 <__aeabi_uldivmod>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002b72:	e067      	b.n	8002c44 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b74:	4b75      	ldr	r3, [pc, #468]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	099b      	lsrs	r3, r3, #6
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002b80:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002b84:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b8c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002b8e:	2300      	movs	r3, #0
 8002b90:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002b92:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002b96:	4622      	mov	r2, r4
 8002b98:	462b      	mov	r3, r5
 8002b9a:	f04f 0000 	mov.w	r0, #0
 8002b9e:	f04f 0100 	mov.w	r1, #0
 8002ba2:	0159      	lsls	r1, r3, #5
 8002ba4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ba8:	0150      	lsls	r0, r2, #5
 8002baa:	4602      	mov	r2, r0
 8002bac:	460b      	mov	r3, r1
 8002bae:	4621      	mov	r1, r4
 8002bb0:	1a51      	subs	r1, r2, r1
 8002bb2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002bb4:	4629      	mov	r1, r5
 8002bb6:	eb63 0301 	sbc.w	r3, r3, r1
 8002bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002bbc:	f04f 0200 	mov.w	r2, #0
 8002bc0:	f04f 0300 	mov.w	r3, #0
 8002bc4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002bc8:	4649      	mov	r1, r9
 8002bca:	018b      	lsls	r3, r1, #6
 8002bcc:	4641      	mov	r1, r8
 8002bce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002bd2:	4641      	mov	r1, r8
 8002bd4:	018a      	lsls	r2, r1, #6
 8002bd6:	4641      	mov	r1, r8
 8002bd8:	ebb2 0a01 	subs.w	sl, r2, r1
 8002bdc:	4649      	mov	r1, r9
 8002bde:	eb63 0b01 	sbc.w	fp, r3, r1
 8002be2:	f04f 0200 	mov.w	r2, #0
 8002be6:	f04f 0300 	mov.w	r3, #0
 8002bea:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002bee:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002bf2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002bf6:	4692      	mov	sl, r2
 8002bf8:	469b      	mov	fp, r3
 8002bfa:	4623      	mov	r3, r4
 8002bfc:	eb1a 0303 	adds.w	r3, sl, r3
 8002c00:	623b      	str	r3, [r7, #32]
 8002c02:	462b      	mov	r3, r5
 8002c04:	eb4b 0303 	adc.w	r3, fp, r3
 8002c08:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c0a:	f04f 0200 	mov.w	r2, #0
 8002c0e:	f04f 0300 	mov.w	r3, #0
 8002c12:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002c16:	4629      	mov	r1, r5
 8002c18:	028b      	lsls	r3, r1, #10
 8002c1a:	4621      	mov	r1, r4
 8002c1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c20:	4621      	mov	r1, r4
 8002c22:	028a      	lsls	r2, r1, #10
 8002c24:	4610      	mov	r0, r2
 8002c26:	4619      	mov	r1, r3
 8002c28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c30:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c32:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002c36:	f7fd fb3b 	bl	80002b0 <__aeabi_uldivmod>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	4613      	mov	r3, r2
 8002c40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c44:	4b41      	ldr	r3, [pc, #260]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	0c1b      	lsrs	r3, r3, #16
 8002c4a:	f003 0303 	and.w	r3, r3, #3
 8002c4e:	3301      	adds	r3, #1
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002c56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002c5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002c5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002c66:	e0eb      	b.n	8002e40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c68:	4b38      	ldr	r3, [pc, #224]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c74:	4b35      	ldr	r3, [pc, #212]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d06b      	beq.n	8002d58 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c80:	4b32      	ldr	r3, [pc, #200]	@ (8002d4c <HAL_RCC_GetSysClockFreq+0x354>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	099b      	lsrs	r3, r3, #6
 8002c86:	2200      	movs	r2, #0
 8002c88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c8a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002c8c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c92:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c94:	2300      	movs	r3, #0
 8002c96:	667b      	str	r3, [r7, #100]	@ 0x64
 8002c98:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002c9c:	4622      	mov	r2, r4
 8002c9e:	462b      	mov	r3, r5
 8002ca0:	f04f 0000 	mov.w	r0, #0
 8002ca4:	f04f 0100 	mov.w	r1, #0
 8002ca8:	0159      	lsls	r1, r3, #5
 8002caa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cae:	0150      	lsls	r0, r2, #5
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	460b      	mov	r3, r1
 8002cb4:	4621      	mov	r1, r4
 8002cb6:	1a51      	subs	r1, r2, r1
 8002cb8:	61b9      	str	r1, [r7, #24]
 8002cba:	4629      	mov	r1, r5
 8002cbc:	eb63 0301 	sbc.w	r3, r3, r1
 8002cc0:	61fb      	str	r3, [r7, #28]
 8002cc2:	f04f 0200 	mov.w	r2, #0
 8002cc6:	f04f 0300 	mov.w	r3, #0
 8002cca:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002cce:	4659      	mov	r1, fp
 8002cd0:	018b      	lsls	r3, r1, #6
 8002cd2:	4651      	mov	r1, sl
 8002cd4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002cd8:	4651      	mov	r1, sl
 8002cda:	018a      	lsls	r2, r1, #6
 8002cdc:	4651      	mov	r1, sl
 8002cde:	ebb2 0801 	subs.w	r8, r2, r1
 8002ce2:	4659      	mov	r1, fp
 8002ce4:	eb63 0901 	sbc.w	r9, r3, r1
 8002ce8:	f04f 0200 	mov.w	r2, #0
 8002cec:	f04f 0300 	mov.w	r3, #0
 8002cf0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cf4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cf8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cfc:	4690      	mov	r8, r2
 8002cfe:	4699      	mov	r9, r3
 8002d00:	4623      	mov	r3, r4
 8002d02:	eb18 0303 	adds.w	r3, r8, r3
 8002d06:	613b      	str	r3, [r7, #16]
 8002d08:	462b      	mov	r3, r5
 8002d0a:	eb49 0303 	adc.w	r3, r9, r3
 8002d0e:	617b      	str	r3, [r7, #20]
 8002d10:	f04f 0200 	mov.w	r2, #0
 8002d14:	f04f 0300 	mov.w	r3, #0
 8002d18:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002d1c:	4629      	mov	r1, r5
 8002d1e:	024b      	lsls	r3, r1, #9
 8002d20:	4621      	mov	r1, r4
 8002d22:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d26:	4621      	mov	r1, r4
 8002d28:	024a      	lsls	r2, r1, #9
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d32:	2200      	movs	r2, #0
 8002d34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002d36:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002d38:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002d3c:	f7fd fab8 	bl	80002b0 <__aeabi_uldivmod>
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	4613      	mov	r3, r2
 8002d46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d4a:	e065      	b.n	8002e18 <HAL_RCC_GetSysClockFreq+0x420>
 8002d4c:	40023800 	.word	0x40023800
 8002d50:	00f42400 	.word	0x00f42400
 8002d54:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d58:	4b3d      	ldr	r3, [pc, #244]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x458>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	099b      	lsrs	r3, r3, #6
 8002d5e:	2200      	movs	r2, #0
 8002d60:	4618      	mov	r0, r3
 8002d62:	4611      	mov	r1, r2
 8002d64:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d68:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d6e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002d72:	4642      	mov	r2, r8
 8002d74:	464b      	mov	r3, r9
 8002d76:	f04f 0000 	mov.w	r0, #0
 8002d7a:	f04f 0100 	mov.w	r1, #0
 8002d7e:	0159      	lsls	r1, r3, #5
 8002d80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d84:	0150      	lsls	r0, r2, #5
 8002d86:	4602      	mov	r2, r0
 8002d88:	460b      	mov	r3, r1
 8002d8a:	4641      	mov	r1, r8
 8002d8c:	1a51      	subs	r1, r2, r1
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	4649      	mov	r1, r9
 8002d92:	eb63 0301 	sbc.w	r3, r3, r1
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	f04f 0200 	mov.w	r2, #0
 8002d9c:	f04f 0300 	mov.w	r3, #0
 8002da0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002da4:	4659      	mov	r1, fp
 8002da6:	018b      	lsls	r3, r1, #6
 8002da8:	4651      	mov	r1, sl
 8002daa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002dae:	4651      	mov	r1, sl
 8002db0:	018a      	lsls	r2, r1, #6
 8002db2:	4651      	mov	r1, sl
 8002db4:	1a54      	subs	r4, r2, r1
 8002db6:	4659      	mov	r1, fp
 8002db8:	eb63 0501 	sbc.w	r5, r3, r1
 8002dbc:	f04f 0200 	mov.w	r2, #0
 8002dc0:	f04f 0300 	mov.w	r3, #0
 8002dc4:	00eb      	lsls	r3, r5, #3
 8002dc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002dca:	00e2      	lsls	r2, r4, #3
 8002dcc:	4614      	mov	r4, r2
 8002dce:	461d      	mov	r5, r3
 8002dd0:	4643      	mov	r3, r8
 8002dd2:	18e3      	adds	r3, r4, r3
 8002dd4:	603b      	str	r3, [r7, #0]
 8002dd6:	464b      	mov	r3, r9
 8002dd8:	eb45 0303 	adc.w	r3, r5, r3
 8002ddc:	607b      	str	r3, [r7, #4]
 8002dde:	f04f 0200 	mov.w	r2, #0
 8002de2:	f04f 0300 	mov.w	r3, #0
 8002de6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002dea:	4629      	mov	r1, r5
 8002dec:	028b      	lsls	r3, r1, #10
 8002dee:	4621      	mov	r1, r4
 8002df0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002df4:	4621      	mov	r1, r4
 8002df6:	028a      	lsls	r2, r1, #10
 8002df8:	4610      	mov	r0, r2
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e00:	2200      	movs	r2, #0
 8002e02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e04:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002e06:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e0a:	f7fd fa51 	bl	80002b0 <__aeabi_uldivmod>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	460b      	mov	r3, r1
 8002e12:	4613      	mov	r3, r2
 8002e14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002e18:	4b0d      	ldr	r3, [pc, #52]	@ (8002e50 <HAL_RCC_GetSysClockFreq+0x458>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	0f1b      	lsrs	r3, r3, #28
 8002e1e:	f003 0307 	and.w	r3, r3, #7
 8002e22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002e26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002e2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e36:	e003      	b.n	8002e40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e38:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002e3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e3e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	37b8      	adds	r7, #184	@ 0xb8
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e4e:	bf00      	nop
 8002e50:	40023800 	.word	0x40023800
 8002e54:	00f42400 	.word	0x00f42400

08002e58 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b086      	sub	sp, #24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d101      	bne.n	8002e6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e28d      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	f000 8083 	beq.w	8002f7e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e78:	4b94      	ldr	r3, [pc, #592]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f003 030c 	and.w	r3, r3, #12
 8002e80:	2b04      	cmp	r3, #4
 8002e82:	d019      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e84:	4b91      	ldr	r3, [pc, #580]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f003 030c 	and.w	r3, r3, #12
        || \
 8002e8c:	2b08      	cmp	r3, #8
 8002e8e:	d106      	bne.n	8002e9e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002e90:	4b8e      	ldr	r3, [pc, #568]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e9c:	d00c      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e9e:	4b8b      	ldr	r3, [pc, #556]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ea6:	2b0c      	cmp	r3, #12
 8002ea8:	d112      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eaa:	4b88      	ldr	r3, [pc, #544]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002eb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002eb6:	d10b      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb8:	4b84      	ldr	r3, [pc, #528]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d05b      	beq.n	8002f7c <HAL_RCC_OscConfig+0x124>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d157      	bne.n	8002f7c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e25a      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ed8:	d106      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x90>
 8002eda:	4b7c      	ldr	r3, [pc, #496]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a7b      	ldr	r2, [pc, #492]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee4:	6013      	str	r3, [r2, #0]
 8002ee6:	e01d      	b.n	8002f24 <HAL_RCC_OscConfig+0xcc>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ef0:	d10c      	bne.n	8002f0c <HAL_RCC_OscConfig+0xb4>
 8002ef2:	4b76      	ldr	r3, [pc, #472]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a75      	ldr	r2, [pc, #468]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002ef8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002efc:	6013      	str	r3, [r2, #0]
 8002efe:	4b73      	ldr	r3, [pc, #460]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a72      	ldr	r2, [pc, #456]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002f04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	e00b      	b.n	8002f24 <HAL_RCC_OscConfig+0xcc>
 8002f0c:	4b6f      	ldr	r3, [pc, #444]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a6e      	ldr	r2, [pc, #440]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002f12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f16:	6013      	str	r3, [r2, #0]
 8002f18:	4b6c      	ldr	r3, [pc, #432]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a6b      	ldr	r2, [pc, #428]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002f1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d013      	beq.n	8002f54 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2c:	f7ff f816 	bl	8001f5c <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f34:	f7ff f812 	bl	8001f5c <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b64      	cmp	r3, #100	@ 0x64
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e21f      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f46:	4b61      	ldr	r3, [pc, #388]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0f0      	beq.n	8002f34 <HAL_RCC_OscConfig+0xdc>
 8002f52:	e014      	b.n	8002f7e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f54:	f7ff f802 	bl	8001f5c <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f5c:	f7fe fffe 	bl	8001f5c <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b64      	cmp	r3, #100	@ 0x64
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e20b      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f6e:	4b57      	ldr	r3, [pc, #348]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1f0      	bne.n	8002f5c <HAL_RCC_OscConfig+0x104>
 8002f7a:	e000      	b.n	8002f7e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d06f      	beq.n	800306a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f8a:	4b50      	ldr	r3, [pc, #320]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 030c 	and.w	r3, r3, #12
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d017      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002f96:	4b4d      	ldr	r3, [pc, #308]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f9e:	2b08      	cmp	r3, #8
 8002fa0:	d105      	bne.n	8002fae <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002fa2:	4b4a      	ldr	r3, [pc, #296]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00b      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fae:	4b47      	ldr	r3, [pc, #284]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002fb6:	2b0c      	cmp	r3, #12
 8002fb8:	d11c      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fba:	4b44      	ldr	r3, [pc, #272]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d116      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fc6:	4b41      	ldr	r3, [pc, #260]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0302 	and.w	r3, r3, #2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d005      	beq.n	8002fde <HAL_RCC_OscConfig+0x186>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d001      	beq.n	8002fde <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e1d3      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fde:	4b3b      	ldr	r3, [pc, #236]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	4937      	ldr	r1, [pc, #220]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ff2:	e03a      	b.n	800306a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d020      	beq.n	800303e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ffc:	4b34      	ldr	r3, [pc, #208]	@ (80030d0 <HAL_RCC_OscConfig+0x278>)
 8002ffe:	2201      	movs	r2, #1
 8003000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003002:	f7fe ffab 	bl	8001f5c <HAL_GetTick>
 8003006:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003008:	e008      	b.n	800301c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800300a:	f7fe ffa7 	bl	8001f5c <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e1b4      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800301c:	4b2b      	ldr	r3, [pc, #172]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0302 	and.w	r3, r3, #2
 8003024:	2b00      	cmp	r3, #0
 8003026:	d0f0      	beq.n	800300a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003028:	4b28      	ldr	r3, [pc, #160]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	4925      	ldr	r1, [pc, #148]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8003038:	4313      	orrs	r3, r2
 800303a:	600b      	str	r3, [r1, #0]
 800303c:	e015      	b.n	800306a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800303e:	4b24      	ldr	r3, [pc, #144]	@ (80030d0 <HAL_RCC_OscConfig+0x278>)
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003044:	f7fe ff8a 	bl	8001f5c <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800304c:	f7fe ff86 	bl	8001f5c <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e193      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800305e:	4b1b      	ldr	r3, [pc, #108]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0308 	and.w	r3, r3, #8
 8003072:	2b00      	cmp	r3, #0
 8003074:	d036      	beq.n	80030e4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d016      	beq.n	80030ac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800307e:	4b15      	ldr	r3, [pc, #84]	@ (80030d4 <HAL_RCC_OscConfig+0x27c>)
 8003080:	2201      	movs	r2, #1
 8003082:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003084:	f7fe ff6a 	bl	8001f5c <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800308c:	f7fe ff66 	bl	8001f5c <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b02      	cmp	r3, #2
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e173      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800309e:	4b0b      	ldr	r3, [pc, #44]	@ (80030cc <HAL_RCC_OscConfig+0x274>)
 80030a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d0f0      	beq.n	800308c <HAL_RCC_OscConfig+0x234>
 80030aa:	e01b      	b.n	80030e4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030ac:	4b09      	ldr	r3, [pc, #36]	@ (80030d4 <HAL_RCC_OscConfig+0x27c>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b2:	f7fe ff53 	bl	8001f5c <HAL_GetTick>
 80030b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b8:	e00e      	b.n	80030d8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030ba:	f7fe ff4f 	bl	8001f5c <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d907      	bls.n	80030d8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e15c      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
 80030cc:	40023800 	.word	0x40023800
 80030d0:	42470000 	.word	0x42470000
 80030d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d8:	4b8a      	ldr	r3, [pc, #552]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 80030da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d1ea      	bne.n	80030ba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f000 8097 	beq.w	8003220 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030f2:	2300      	movs	r3, #0
 80030f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030f6:	4b83      	ldr	r3, [pc, #524]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 80030f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10f      	bne.n	8003122 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003102:	2300      	movs	r3, #0
 8003104:	60bb      	str	r3, [r7, #8]
 8003106:	4b7f      	ldr	r3, [pc, #508]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310a:	4a7e      	ldr	r2, [pc, #504]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 800310c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003110:	6413      	str	r3, [r2, #64]	@ 0x40
 8003112:	4b7c      	ldr	r3, [pc, #496]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 8003114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800311a:	60bb      	str	r3, [r7, #8]
 800311c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800311e:	2301      	movs	r3, #1
 8003120:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003122:	4b79      	ldr	r3, [pc, #484]	@ (8003308 <HAL_RCC_OscConfig+0x4b0>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800312a:	2b00      	cmp	r3, #0
 800312c:	d118      	bne.n	8003160 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800312e:	4b76      	ldr	r3, [pc, #472]	@ (8003308 <HAL_RCC_OscConfig+0x4b0>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a75      	ldr	r2, [pc, #468]	@ (8003308 <HAL_RCC_OscConfig+0x4b0>)
 8003134:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003138:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800313a:	f7fe ff0f 	bl	8001f5c <HAL_GetTick>
 800313e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003140:	e008      	b.n	8003154 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003142:	f7fe ff0b 	bl	8001f5c <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e118      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003154:	4b6c      	ldr	r3, [pc, #432]	@ (8003308 <HAL_RCC_OscConfig+0x4b0>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800315c:	2b00      	cmp	r3, #0
 800315e:	d0f0      	beq.n	8003142 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d106      	bne.n	8003176 <HAL_RCC_OscConfig+0x31e>
 8003168:	4b66      	ldr	r3, [pc, #408]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 800316a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800316c:	4a65      	ldr	r2, [pc, #404]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 800316e:	f043 0301 	orr.w	r3, r3, #1
 8003172:	6713      	str	r3, [r2, #112]	@ 0x70
 8003174:	e01c      	b.n	80031b0 <HAL_RCC_OscConfig+0x358>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	2b05      	cmp	r3, #5
 800317c:	d10c      	bne.n	8003198 <HAL_RCC_OscConfig+0x340>
 800317e:	4b61      	ldr	r3, [pc, #388]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 8003180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003182:	4a60      	ldr	r2, [pc, #384]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 8003184:	f043 0304 	orr.w	r3, r3, #4
 8003188:	6713      	str	r3, [r2, #112]	@ 0x70
 800318a:	4b5e      	ldr	r3, [pc, #376]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 800318c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318e:	4a5d      	ldr	r2, [pc, #372]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 8003190:	f043 0301 	orr.w	r3, r3, #1
 8003194:	6713      	str	r3, [r2, #112]	@ 0x70
 8003196:	e00b      	b.n	80031b0 <HAL_RCC_OscConfig+0x358>
 8003198:	4b5a      	ldr	r3, [pc, #360]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 800319a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800319c:	4a59      	ldr	r2, [pc, #356]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 800319e:	f023 0301 	bic.w	r3, r3, #1
 80031a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80031a4:	4b57      	ldr	r3, [pc, #348]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 80031a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031a8:	4a56      	ldr	r2, [pc, #344]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 80031aa:	f023 0304 	bic.w	r3, r3, #4
 80031ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d015      	beq.n	80031e4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b8:	f7fe fed0 	bl	8001f5c <HAL_GetTick>
 80031bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031be:	e00a      	b.n	80031d6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031c0:	f7fe fecc 	bl	8001f5c <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e0d7      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031d6:	4b4b      	ldr	r3, [pc, #300]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 80031d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d0ee      	beq.n	80031c0 <HAL_RCC_OscConfig+0x368>
 80031e2:	e014      	b.n	800320e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031e4:	f7fe feba 	bl	8001f5c <HAL_GetTick>
 80031e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031ea:	e00a      	b.n	8003202 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ec:	f7fe feb6 	bl	8001f5c <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d901      	bls.n	8003202 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e0c1      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003202:	4b40      	ldr	r3, [pc, #256]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 8003204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003206:	f003 0302 	and.w	r3, r3, #2
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1ee      	bne.n	80031ec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800320e:	7dfb      	ldrb	r3, [r7, #23]
 8003210:	2b01      	cmp	r3, #1
 8003212:	d105      	bne.n	8003220 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003214:	4b3b      	ldr	r3, [pc, #236]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 8003216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003218:	4a3a      	ldr	r2, [pc, #232]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 800321a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800321e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 80ad 	beq.w	8003384 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800322a:	4b36      	ldr	r3, [pc, #216]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f003 030c 	and.w	r3, r3, #12
 8003232:	2b08      	cmp	r3, #8
 8003234:	d060      	beq.n	80032f8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	2b02      	cmp	r3, #2
 800323c:	d145      	bne.n	80032ca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800323e:	4b33      	ldr	r3, [pc, #204]	@ (800330c <HAL_RCC_OscConfig+0x4b4>)
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003244:	f7fe fe8a 	bl	8001f5c <HAL_GetTick>
 8003248:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800324a:	e008      	b.n	800325e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800324c:	f7fe fe86 	bl	8001f5c <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	2b02      	cmp	r3, #2
 8003258:	d901      	bls.n	800325e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e093      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800325e:	4b29      	ldr	r3, [pc, #164]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1f0      	bne.n	800324c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69da      	ldr	r2, [r3, #28]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a1b      	ldr	r3, [r3, #32]
 8003272:	431a      	orrs	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003278:	019b      	lsls	r3, r3, #6
 800327a:	431a      	orrs	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003280:	085b      	lsrs	r3, r3, #1
 8003282:	3b01      	subs	r3, #1
 8003284:	041b      	lsls	r3, r3, #16
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328c:	061b      	lsls	r3, r3, #24
 800328e:	431a      	orrs	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003294:	071b      	lsls	r3, r3, #28
 8003296:	491b      	ldr	r1, [pc, #108]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 8003298:	4313      	orrs	r3, r2
 800329a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800329c:	4b1b      	ldr	r3, [pc, #108]	@ (800330c <HAL_RCC_OscConfig+0x4b4>)
 800329e:	2201      	movs	r2, #1
 80032a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a2:	f7fe fe5b 	bl	8001f5c <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a8:	e008      	b.n	80032bc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032aa:	f7fe fe57 	bl	8001f5c <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e064      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032bc:	4b11      	ldr	r3, [pc, #68]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0f0      	beq.n	80032aa <HAL_RCC_OscConfig+0x452>
 80032c8:	e05c      	b.n	8003384 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ca:	4b10      	ldr	r3, [pc, #64]	@ (800330c <HAL_RCC_OscConfig+0x4b4>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d0:	f7fe fe44 	bl	8001f5c <HAL_GetTick>
 80032d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032d6:	e008      	b.n	80032ea <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032d8:	f7fe fe40 	bl	8001f5c <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d901      	bls.n	80032ea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80032e6:	2303      	movs	r3, #3
 80032e8:	e04d      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ea:	4b06      	ldr	r3, [pc, #24]	@ (8003304 <HAL_RCC_OscConfig+0x4ac>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1f0      	bne.n	80032d8 <HAL_RCC_OscConfig+0x480>
 80032f6:	e045      	b.n	8003384 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d107      	bne.n	8003310 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e040      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
 8003304:	40023800 	.word	0x40023800
 8003308:	40007000 	.word	0x40007000
 800330c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003310:	4b1f      	ldr	r3, [pc, #124]	@ (8003390 <HAL_RCC_OscConfig+0x538>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	699b      	ldr	r3, [r3, #24]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d030      	beq.n	8003380 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003328:	429a      	cmp	r2, r3
 800332a:	d129      	bne.n	8003380 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003336:	429a      	cmp	r2, r3
 8003338:	d122      	bne.n	8003380 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003340:	4013      	ands	r3, r2
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003346:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003348:	4293      	cmp	r3, r2
 800334a:	d119      	bne.n	8003380 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003356:	085b      	lsrs	r3, r3, #1
 8003358:	3b01      	subs	r3, #1
 800335a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800335c:	429a      	cmp	r2, r3
 800335e:	d10f      	bne.n	8003380 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800336a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800336c:	429a      	cmp	r2, r3
 800336e:	d107      	bne.n	8003380 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800337c:	429a      	cmp	r2, r3
 800337e:	d001      	beq.n	8003384 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e000      	b.n	8003386 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40023800 	.word	0x40023800

08003394 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e041      	b.n	800342a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d106      	bne.n	80033c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f7fe faaa 	bl	8001914 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2202      	movs	r2, #2
 80033c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3304      	adds	r3, #4
 80033d0:	4619      	mov	r1, r3
 80033d2:	4610      	mov	r0, r2
 80033d4:	f000 fb48 	bl	8003a68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3708      	adds	r7, #8
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b082      	sub	sp, #8
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d101      	bne.n	8003444 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e041      	b.n	80034c8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b00      	cmp	r3, #0
 800344e:	d106      	bne.n	800345e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	f000 f839 	bl	80034d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2202      	movs	r2, #2
 8003462:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	3304      	adds	r3, #4
 800346e:	4619      	mov	r1, r3
 8003470:	4610      	mov	r0, r2
 8003472:	f000 faf9 	bl	8003a68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2201      	movs	r2, #1
 8003482:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2201      	movs	r2, #1
 800348a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2201      	movs	r2, #1
 8003492:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2201      	movs	r2, #1
 80034aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d109      	bne.n	8003508 <HAL_TIM_PWM_Start+0x24>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	bf14      	ite	ne
 8003500:	2301      	movne	r3, #1
 8003502:	2300      	moveq	r3, #0
 8003504:	b2db      	uxtb	r3, r3
 8003506:	e022      	b.n	800354e <HAL_TIM_PWM_Start+0x6a>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	2b04      	cmp	r3, #4
 800350c:	d109      	bne.n	8003522 <HAL_TIM_PWM_Start+0x3e>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003514:	b2db      	uxtb	r3, r3
 8003516:	2b01      	cmp	r3, #1
 8003518:	bf14      	ite	ne
 800351a:	2301      	movne	r3, #1
 800351c:	2300      	moveq	r3, #0
 800351e:	b2db      	uxtb	r3, r3
 8003520:	e015      	b.n	800354e <HAL_TIM_PWM_Start+0x6a>
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	2b08      	cmp	r3, #8
 8003526:	d109      	bne.n	800353c <HAL_TIM_PWM_Start+0x58>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800352e:	b2db      	uxtb	r3, r3
 8003530:	2b01      	cmp	r3, #1
 8003532:	bf14      	ite	ne
 8003534:	2301      	movne	r3, #1
 8003536:	2300      	moveq	r3, #0
 8003538:	b2db      	uxtb	r3, r3
 800353a:	e008      	b.n	800354e <HAL_TIM_PWM_Start+0x6a>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003542:	b2db      	uxtb	r3, r3
 8003544:	2b01      	cmp	r3, #1
 8003546:	bf14      	ite	ne
 8003548:	2301      	movne	r3, #1
 800354a:	2300      	moveq	r3, #0
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2b00      	cmp	r3, #0
 8003550:	d001      	beq.n	8003556 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e07c      	b.n	8003650 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d104      	bne.n	8003566 <HAL_TIM_PWM_Start+0x82>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2202      	movs	r2, #2
 8003560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003564:	e013      	b.n	800358e <HAL_TIM_PWM_Start+0xaa>
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	2b04      	cmp	r3, #4
 800356a:	d104      	bne.n	8003576 <HAL_TIM_PWM_Start+0x92>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2202      	movs	r2, #2
 8003570:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003574:	e00b      	b.n	800358e <HAL_TIM_PWM_Start+0xaa>
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	2b08      	cmp	r3, #8
 800357a:	d104      	bne.n	8003586 <HAL_TIM_PWM_Start+0xa2>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2202      	movs	r2, #2
 8003580:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003584:	e003      	b.n	800358e <HAL_TIM_PWM_Start+0xaa>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2202      	movs	r2, #2
 800358a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2201      	movs	r2, #1
 8003594:	6839      	ldr	r1, [r7, #0]
 8003596:	4618      	mov	r0, r3
 8003598:	f000 fd5c 	bl	8004054 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a2d      	ldr	r2, [pc, #180]	@ (8003658 <HAL_TIM_PWM_Start+0x174>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d004      	beq.n	80035b0 <HAL_TIM_PWM_Start+0xcc>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a2c      	ldr	r2, [pc, #176]	@ (800365c <HAL_TIM_PWM_Start+0x178>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d101      	bne.n	80035b4 <HAL_TIM_PWM_Start+0xd0>
 80035b0:	2301      	movs	r3, #1
 80035b2:	e000      	b.n	80035b6 <HAL_TIM_PWM_Start+0xd2>
 80035b4:	2300      	movs	r3, #0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d007      	beq.n	80035ca <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035c8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a22      	ldr	r2, [pc, #136]	@ (8003658 <HAL_TIM_PWM_Start+0x174>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d022      	beq.n	800361a <HAL_TIM_PWM_Start+0x136>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035dc:	d01d      	beq.n	800361a <HAL_TIM_PWM_Start+0x136>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a1f      	ldr	r2, [pc, #124]	@ (8003660 <HAL_TIM_PWM_Start+0x17c>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d018      	beq.n	800361a <HAL_TIM_PWM_Start+0x136>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003664 <HAL_TIM_PWM_Start+0x180>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d013      	beq.n	800361a <HAL_TIM_PWM_Start+0x136>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a1c      	ldr	r2, [pc, #112]	@ (8003668 <HAL_TIM_PWM_Start+0x184>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d00e      	beq.n	800361a <HAL_TIM_PWM_Start+0x136>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a16      	ldr	r2, [pc, #88]	@ (800365c <HAL_TIM_PWM_Start+0x178>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d009      	beq.n	800361a <HAL_TIM_PWM_Start+0x136>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a18      	ldr	r2, [pc, #96]	@ (800366c <HAL_TIM_PWM_Start+0x188>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d004      	beq.n	800361a <HAL_TIM_PWM_Start+0x136>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a16      	ldr	r2, [pc, #88]	@ (8003670 <HAL_TIM_PWM_Start+0x18c>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d111      	bne.n	800363e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 0307 	and.w	r3, r3, #7
 8003624:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2b06      	cmp	r3, #6
 800362a:	d010      	beq.n	800364e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f042 0201 	orr.w	r2, r2, #1
 800363a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800363c:	e007      	b.n	800364e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f042 0201 	orr.w	r2, r2, #1
 800364c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800364e:	2300      	movs	r3, #0
}
 8003650:	4618      	mov	r0, r3
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	40010000 	.word	0x40010000
 800365c:	40010400 	.word	0x40010400
 8003660:	40000400 	.word	0x40000400
 8003664:	40000800 	.word	0x40000800
 8003668:	40000c00 	.word	0x40000c00
 800366c:	40014000 	.word	0x40014000
 8003670:	40001800 	.word	0x40001800

08003674 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b082      	sub	sp, #8
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2200      	movs	r2, #0
 8003684:	6839      	ldr	r1, [r7, #0]
 8003686:	4618      	mov	r0, r3
 8003688:	f000 fce4 	bl	8004054 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a2e      	ldr	r2, [pc, #184]	@ (800374c <HAL_TIM_PWM_Stop+0xd8>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d004      	beq.n	80036a0 <HAL_TIM_PWM_Stop+0x2c>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a2d      	ldr	r2, [pc, #180]	@ (8003750 <HAL_TIM_PWM_Stop+0xdc>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d101      	bne.n	80036a4 <HAL_TIM_PWM_Stop+0x30>
 80036a0:	2301      	movs	r3, #1
 80036a2:	e000      	b.n	80036a6 <HAL_TIM_PWM_Stop+0x32>
 80036a4:	2300      	movs	r3, #0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d017      	beq.n	80036da <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	6a1a      	ldr	r2, [r3, #32]
 80036b0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80036b4:	4013      	ands	r3, r2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d10f      	bne.n	80036da <HAL_TIM_PWM_Stop+0x66>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6a1a      	ldr	r2, [r3, #32]
 80036c0:	f240 4344 	movw	r3, #1092	@ 0x444
 80036c4:	4013      	ands	r3, r2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d107      	bne.n	80036da <HAL_TIM_PWM_Stop+0x66>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6a1a      	ldr	r2, [r3, #32]
 80036e0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80036e4:	4013      	ands	r3, r2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10f      	bne.n	800370a <HAL_TIM_PWM_Stop+0x96>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	6a1a      	ldr	r2, [r3, #32]
 80036f0:	f240 4344 	movw	r3, #1092	@ 0x444
 80036f4:	4013      	ands	r3, r2
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d107      	bne.n	800370a <HAL_TIM_PWM_Stop+0x96>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0201 	bic.w	r2, r2, #1
 8003708:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d104      	bne.n	800371a <HAL_TIM_PWM_Stop+0xa6>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003718:	e013      	b.n	8003742 <HAL_TIM_PWM_Stop+0xce>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2b04      	cmp	r3, #4
 800371e:	d104      	bne.n	800372a <HAL_TIM_PWM_Stop+0xb6>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003728:	e00b      	b.n	8003742 <HAL_TIM_PWM_Stop+0xce>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	2b08      	cmp	r3, #8
 800372e:	d104      	bne.n	800373a <HAL_TIM_PWM_Stop+0xc6>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003738:	e003      	b.n	8003742 <HAL_TIM_PWM_Stop+0xce>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	3708      	adds	r7, #8
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40010000 	.word	0x40010000
 8003750:	40010400 	.word	0x40010400

08003754 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003760:	2300      	movs	r3, #0
 8003762:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800376a:	2b01      	cmp	r3, #1
 800376c:	d101      	bne.n	8003772 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800376e:	2302      	movs	r3, #2
 8003770:	e0ae      	b.n	80038d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2201      	movs	r2, #1
 8003776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2b0c      	cmp	r3, #12
 800377e:	f200 809f 	bhi.w	80038c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003782:	a201      	add	r2, pc, #4	@ (adr r2, 8003788 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003788:	080037bd 	.word	0x080037bd
 800378c:	080038c1 	.word	0x080038c1
 8003790:	080038c1 	.word	0x080038c1
 8003794:	080038c1 	.word	0x080038c1
 8003798:	080037fd 	.word	0x080037fd
 800379c:	080038c1 	.word	0x080038c1
 80037a0:	080038c1 	.word	0x080038c1
 80037a4:	080038c1 	.word	0x080038c1
 80037a8:	0800383f 	.word	0x0800383f
 80037ac:	080038c1 	.word	0x080038c1
 80037b0:	080038c1 	.word	0x080038c1
 80037b4:	080038c1 	.word	0x080038c1
 80037b8:	0800387f 	.word	0x0800387f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68b9      	ldr	r1, [r7, #8]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f000 f9fc 	bl	8003bc0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	699a      	ldr	r2, [r3, #24]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0208 	orr.w	r2, r2, #8
 80037d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	699a      	ldr	r2, [r3, #24]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f022 0204 	bic.w	r2, r2, #4
 80037e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6999      	ldr	r1, [r3, #24]
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	691a      	ldr	r2, [r3, #16]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	619a      	str	r2, [r3, #24]
      break;
 80037fa:	e064      	b.n	80038c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68b9      	ldr	r1, [r7, #8]
 8003802:	4618      	mov	r0, r3
 8003804:	f000 fa4c 	bl	8003ca0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	699a      	ldr	r2, [r3, #24]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003816:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	699a      	ldr	r2, [r3, #24]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003826:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	6999      	ldr	r1, [r3, #24]
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	021a      	lsls	r2, r3, #8
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	430a      	orrs	r2, r1
 800383a:	619a      	str	r2, [r3, #24]
      break;
 800383c:	e043      	b.n	80038c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	68b9      	ldr	r1, [r7, #8]
 8003844:	4618      	mov	r0, r3
 8003846:	f000 faa1 	bl	8003d8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	69da      	ldr	r2, [r3, #28]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f042 0208 	orr.w	r2, r2, #8
 8003858:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	69da      	ldr	r2, [r3, #28]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 0204 	bic.w	r2, r2, #4
 8003868:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	69d9      	ldr	r1, [r3, #28]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	691a      	ldr	r2, [r3, #16]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	430a      	orrs	r2, r1
 800387a:	61da      	str	r2, [r3, #28]
      break;
 800387c:	e023      	b.n	80038c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68b9      	ldr	r1, [r7, #8]
 8003884:	4618      	mov	r0, r3
 8003886:	f000 faf5 	bl	8003e74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	69da      	ldr	r2, [r3, #28]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003898:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	69da      	ldr	r2, [r3, #28]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	69d9      	ldr	r1, [r3, #28]
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	021a      	lsls	r2, r3, #8
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	61da      	str	r2, [r3, #28]
      break;
 80038be:	e002      	b.n	80038c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	75fb      	strb	r3, [r7, #23]
      break;
 80038c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3718      	adds	r7, #24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038e2:	2300      	movs	r3, #0
 80038e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d101      	bne.n	80038f4 <HAL_TIM_ConfigClockSource+0x1c>
 80038f0:	2302      	movs	r3, #2
 80038f2:	e0b4      	b.n	8003a5e <HAL_TIM_ConfigClockSource+0x186>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2202      	movs	r2, #2
 8003900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003912:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800391a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	68ba      	ldr	r2, [r7, #8]
 8003922:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800392c:	d03e      	beq.n	80039ac <HAL_TIM_ConfigClockSource+0xd4>
 800392e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003932:	f200 8087 	bhi.w	8003a44 <HAL_TIM_ConfigClockSource+0x16c>
 8003936:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800393a:	f000 8086 	beq.w	8003a4a <HAL_TIM_ConfigClockSource+0x172>
 800393e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003942:	d87f      	bhi.n	8003a44 <HAL_TIM_ConfigClockSource+0x16c>
 8003944:	2b70      	cmp	r3, #112	@ 0x70
 8003946:	d01a      	beq.n	800397e <HAL_TIM_ConfigClockSource+0xa6>
 8003948:	2b70      	cmp	r3, #112	@ 0x70
 800394a:	d87b      	bhi.n	8003a44 <HAL_TIM_ConfigClockSource+0x16c>
 800394c:	2b60      	cmp	r3, #96	@ 0x60
 800394e:	d050      	beq.n	80039f2 <HAL_TIM_ConfigClockSource+0x11a>
 8003950:	2b60      	cmp	r3, #96	@ 0x60
 8003952:	d877      	bhi.n	8003a44 <HAL_TIM_ConfigClockSource+0x16c>
 8003954:	2b50      	cmp	r3, #80	@ 0x50
 8003956:	d03c      	beq.n	80039d2 <HAL_TIM_ConfigClockSource+0xfa>
 8003958:	2b50      	cmp	r3, #80	@ 0x50
 800395a:	d873      	bhi.n	8003a44 <HAL_TIM_ConfigClockSource+0x16c>
 800395c:	2b40      	cmp	r3, #64	@ 0x40
 800395e:	d058      	beq.n	8003a12 <HAL_TIM_ConfigClockSource+0x13a>
 8003960:	2b40      	cmp	r3, #64	@ 0x40
 8003962:	d86f      	bhi.n	8003a44 <HAL_TIM_ConfigClockSource+0x16c>
 8003964:	2b30      	cmp	r3, #48	@ 0x30
 8003966:	d064      	beq.n	8003a32 <HAL_TIM_ConfigClockSource+0x15a>
 8003968:	2b30      	cmp	r3, #48	@ 0x30
 800396a:	d86b      	bhi.n	8003a44 <HAL_TIM_ConfigClockSource+0x16c>
 800396c:	2b20      	cmp	r3, #32
 800396e:	d060      	beq.n	8003a32 <HAL_TIM_ConfigClockSource+0x15a>
 8003970:	2b20      	cmp	r3, #32
 8003972:	d867      	bhi.n	8003a44 <HAL_TIM_ConfigClockSource+0x16c>
 8003974:	2b00      	cmp	r3, #0
 8003976:	d05c      	beq.n	8003a32 <HAL_TIM_ConfigClockSource+0x15a>
 8003978:	2b10      	cmp	r3, #16
 800397a:	d05a      	beq.n	8003a32 <HAL_TIM_ConfigClockSource+0x15a>
 800397c:	e062      	b.n	8003a44 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800398e:	f000 fb41 	bl	8004014 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80039a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	609a      	str	r2, [r3, #8]
      break;
 80039aa:	e04f      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80039bc:	f000 fb2a 	bl	8004014 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689a      	ldr	r2, [r3, #8]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039ce:	609a      	str	r2, [r3, #8]
      break;
 80039d0:	e03c      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039de:	461a      	mov	r2, r3
 80039e0:	f000 fa9e 	bl	8003f20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2150      	movs	r1, #80	@ 0x50
 80039ea:	4618      	mov	r0, r3
 80039ec:	f000 faf7 	bl	8003fde <TIM_ITRx_SetConfig>
      break;
 80039f0:	e02c      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039fe:	461a      	mov	r2, r3
 8003a00:	f000 fabd 	bl	8003f7e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2160      	movs	r1, #96	@ 0x60
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f000 fae7 	bl	8003fde <TIM_ITRx_SetConfig>
      break;
 8003a10:	e01c      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a1e:	461a      	mov	r2, r3
 8003a20:	f000 fa7e 	bl	8003f20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2140      	movs	r1, #64	@ 0x40
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f000 fad7 	bl	8003fde <TIM_ITRx_SetConfig>
      break;
 8003a30:	e00c      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	4610      	mov	r0, r2
 8003a3e:	f000 face 	bl	8003fde <TIM_ITRx_SetConfig>
      break;
 8003a42:	e003      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	73fb      	strb	r3, [r7, #15]
      break;
 8003a48:	e000      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3710      	adds	r7, #16
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
	...

08003a68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a46      	ldr	r2, [pc, #280]	@ (8003b94 <TIM_Base_SetConfig+0x12c>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d013      	beq.n	8003aa8 <TIM_Base_SetConfig+0x40>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a86:	d00f      	beq.n	8003aa8 <TIM_Base_SetConfig+0x40>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a43      	ldr	r2, [pc, #268]	@ (8003b98 <TIM_Base_SetConfig+0x130>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d00b      	beq.n	8003aa8 <TIM_Base_SetConfig+0x40>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a42      	ldr	r2, [pc, #264]	@ (8003b9c <TIM_Base_SetConfig+0x134>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d007      	beq.n	8003aa8 <TIM_Base_SetConfig+0x40>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a41      	ldr	r2, [pc, #260]	@ (8003ba0 <TIM_Base_SetConfig+0x138>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d003      	beq.n	8003aa8 <TIM_Base_SetConfig+0x40>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	4a40      	ldr	r2, [pc, #256]	@ (8003ba4 <TIM_Base_SetConfig+0x13c>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d108      	bne.n	8003aba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	68fa      	ldr	r2, [r7, #12]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a35      	ldr	r2, [pc, #212]	@ (8003b94 <TIM_Base_SetConfig+0x12c>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d02b      	beq.n	8003b1a <TIM_Base_SetConfig+0xb2>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ac8:	d027      	beq.n	8003b1a <TIM_Base_SetConfig+0xb2>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a32      	ldr	r2, [pc, #200]	@ (8003b98 <TIM_Base_SetConfig+0x130>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d023      	beq.n	8003b1a <TIM_Base_SetConfig+0xb2>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a31      	ldr	r2, [pc, #196]	@ (8003b9c <TIM_Base_SetConfig+0x134>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d01f      	beq.n	8003b1a <TIM_Base_SetConfig+0xb2>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a30      	ldr	r2, [pc, #192]	@ (8003ba0 <TIM_Base_SetConfig+0x138>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d01b      	beq.n	8003b1a <TIM_Base_SetConfig+0xb2>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a2f      	ldr	r2, [pc, #188]	@ (8003ba4 <TIM_Base_SetConfig+0x13c>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d017      	beq.n	8003b1a <TIM_Base_SetConfig+0xb2>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a2e      	ldr	r2, [pc, #184]	@ (8003ba8 <TIM_Base_SetConfig+0x140>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d013      	beq.n	8003b1a <TIM_Base_SetConfig+0xb2>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a2d      	ldr	r2, [pc, #180]	@ (8003bac <TIM_Base_SetConfig+0x144>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d00f      	beq.n	8003b1a <TIM_Base_SetConfig+0xb2>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a2c      	ldr	r2, [pc, #176]	@ (8003bb0 <TIM_Base_SetConfig+0x148>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d00b      	beq.n	8003b1a <TIM_Base_SetConfig+0xb2>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a2b      	ldr	r2, [pc, #172]	@ (8003bb4 <TIM_Base_SetConfig+0x14c>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d007      	beq.n	8003b1a <TIM_Base_SetConfig+0xb2>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a2a      	ldr	r2, [pc, #168]	@ (8003bb8 <TIM_Base_SetConfig+0x150>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d003      	beq.n	8003b1a <TIM_Base_SetConfig+0xb2>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a29      	ldr	r2, [pc, #164]	@ (8003bbc <TIM_Base_SetConfig+0x154>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d108      	bne.n	8003b2c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68fa      	ldr	r2, [r7, #12]
 8003b3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	4a10      	ldr	r2, [pc, #64]	@ (8003b94 <TIM_Base_SetConfig+0x12c>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d003      	beq.n	8003b60 <TIM_Base_SetConfig+0xf8>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	4a12      	ldr	r2, [pc, #72]	@ (8003ba4 <TIM_Base_SetConfig+0x13c>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d103      	bne.n	8003b68 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	691a      	ldr	r2, [r3, #16]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	691b      	ldr	r3, [r3, #16]
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d105      	bne.n	8003b86 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	f023 0201 	bic.w	r2, r3, #1
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	611a      	str	r2, [r3, #16]
  }
}
 8003b86:	bf00      	nop
 8003b88:	3714      	adds	r7, #20
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	40010000 	.word	0x40010000
 8003b98:	40000400 	.word	0x40000400
 8003b9c:	40000800 	.word	0x40000800
 8003ba0:	40000c00 	.word	0x40000c00
 8003ba4:	40010400 	.word	0x40010400
 8003ba8:	40014000 	.word	0x40014000
 8003bac:	40014400 	.word	0x40014400
 8003bb0:	40014800 	.word	0x40014800
 8003bb4:	40001800 	.word	0x40001800
 8003bb8:	40001c00 	.word	0x40001c00
 8003bbc:	40002000 	.word	0x40002000

08003bc0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b087      	sub	sp, #28
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a1b      	ldr	r3, [r3, #32]
 8003bce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a1b      	ldr	r3, [r3, #32]
 8003bd4:	f023 0201 	bic.w	r2, r3, #1
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f023 0303 	bic.w	r3, r3, #3
 8003bf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	f023 0302 	bic.w	r3, r3, #2
 8003c08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a20      	ldr	r2, [pc, #128]	@ (8003c98 <TIM_OC1_SetConfig+0xd8>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d003      	beq.n	8003c24 <TIM_OC1_SetConfig+0x64>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4a1f      	ldr	r2, [pc, #124]	@ (8003c9c <TIM_OC1_SetConfig+0xdc>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d10c      	bne.n	8003c3e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	f023 0308 	bic.w	r3, r3, #8
 8003c2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	697a      	ldr	r2, [r7, #20]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	f023 0304 	bic.w	r3, r3, #4
 8003c3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a15      	ldr	r2, [pc, #84]	@ (8003c98 <TIM_OC1_SetConfig+0xd8>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d003      	beq.n	8003c4e <TIM_OC1_SetConfig+0x8e>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a14      	ldr	r2, [pc, #80]	@ (8003c9c <TIM_OC1_SetConfig+0xdc>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d111      	bne.n	8003c72 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	695b      	ldr	r3, [r3, #20]
 8003c62:	693a      	ldr	r2, [r7, #16]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	697a      	ldr	r2, [r7, #20]
 8003c8a:	621a      	str	r2, [r3, #32]
}
 8003c8c:	bf00      	nop
 8003c8e:	371c      	adds	r7, #28
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr
 8003c98:	40010000 	.word	0x40010000
 8003c9c:	40010400 	.word	0x40010400

08003ca0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b087      	sub	sp, #28
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	f023 0210 	bic.w	r2, r3, #16
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003cce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	021b      	lsls	r3, r3, #8
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	f023 0320 	bic.w	r3, r3, #32
 8003cea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	011b      	lsls	r3, r3, #4
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a22      	ldr	r2, [pc, #136]	@ (8003d84 <TIM_OC2_SetConfig+0xe4>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d003      	beq.n	8003d08 <TIM_OC2_SetConfig+0x68>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a21      	ldr	r2, [pc, #132]	@ (8003d88 <TIM_OC2_SetConfig+0xe8>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d10d      	bne.n	8003d24 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	011b      	lsls	r3, r3, #4
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d22:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a17      	ldr	r2, [pc, #92]	@ (8003d84 <TIM_OC2_SetConfig+0xe4>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d003      	beq.n	8003d34 <TIM_OC2_SetConfig+0x94>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a16      	ldr	r2, [pc, #88]	@ (8003d88 <TIM_OC2_SetConfig+0xe8>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d113      	bne.n	8003d5c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	693a      	ldr	r2, [r7, #16]
 8003d60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	621a      	str	r2, [r3, #32]
}
 8003d76:	bf00      	nop
 8003d78:	371c      	adds	r7, #28
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	40010000 	.word	0x40010000
 8003d88:	40010400 	.word	0x40010400

08003d8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b087      	sub	sp, #28
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a1b      	ldr	r3, [r3, #32]
 8003da0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	69db      	ldr	r3, [r3, #28]
 8003db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f023 0303 	bic.w	r3, r3, #3
 8003dc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003dd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	021b      	lsls	r3, r3, #8
 8003ddc:	697a      	ldr	r2, [r7, #20]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a21      	ldr	r2, [pc, #132]	@ (8003e6c <TIM_OC3_SetConfig+0xe0>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d003      	beq.n	8003df2 <TIM_OC3_SetConfig+0x66>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a20      	ldr	r2, [pc, #128]	@ (8003e70 <TIM_OC3_SetConfig+0xe4>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d10d      	bne.n	8003e0e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003df8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	021b      	lsls	r3, r3, #8
 8003e00:	697a      	ldr	r2, [r7, #20]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003e0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a16      	ldr	r2, [pc, #88]	@ (8003e6c <TIM_OC3_SetConfig+0xe0>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d003      	beq.n	8003e1e <TIM_OC3_SetConfig+0x92>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a15      	ldr	r2, [pc, #84]	@ (8003e70 <TIM_OC3_SetConfig+0xe4>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d113      	bne.n	8003e46 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	011b      	lsls	r3, r3, #4
 8003e34:	693a      	ldr	r2, [r7, #16]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	011b      	lsls	r3, r3, #4
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	621a      	str	r2, [r3, #32]
}
 8003e60:	bf00      	nop
 8003e62:	371c      	adds	r7, #28
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr
 8003e6c:	40010000 	.word	0x40010000
 8003e70:	40010400 	.word	0x40010400

08003e74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b087      	sub	sp, #28
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69db      	ldr	r3, [r3, #28]
 8003e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ea2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	021b      	lsls	r3, r3, #8
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003ebe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	031b      	lsls	r3, r3, #12
 8003ec6:	693a      	ldr	r2, [r7, #16]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	4a12      	ldr	r2, [pc, #72]	@ (8003f18 <TIM_OC4_SetConfig+0xa4>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d003      	beq.n	8003edc <TIM_OC4_SetConfig+0x68>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4a11      	ldr	r2, [pc, #68]	@ (8003f1c <TIM_OC4_SetConfig+0xa8>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d109      	bne.n	8003ef0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ee2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	695b      	ldr	r3, [r3, #20]
 8003ee8:	019b      	lsls	r3, r3, #6
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	68fa      	ldr	r2, [r7, #12]
 8003efa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685a      	ldr	r2, [r3, #4]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	621a      	str	r2, [r3, #32]
}
 8003f0a:	bf00      	nop
 8003f0c:	371c      	adds	r7, #28
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	40010000 	.word	0x40010000
 8003f1c:	40010400 	.word	0x40010400

08003f20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b087      	sub	sp, #28
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6a1b      	ldr	r3, [r3, #32]
 8003f36:	f023 0201 	bic.w	r2, r3, #1
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	011b      	lsls	r3, r3, #4
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	f023 030a 	bic.w	r3, r3, #10
 8003f5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f5e:	697a      	ldr	r2, [r7, #20]
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	621a      	str	r2, [r3, #32]
}
 8003f72:	bf00      	nop
 8003f74:	371c      	adds	r7, #28
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b087      	sub	sp, #28
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	60f8      	str	r0, [r7, #12]
 8003f86:	60b9      	str	r1, [r7, #8]
 8003f88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6a1b      	ldr	r3, [r3, #32]
 8003f94:	f023 0210 	bic.w	r2, r3, #16
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003fa8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	031b      	lsls	r3, r3, #12
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003fba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	011b      	lsls	r3, r3, #4
 8003fc0:	697a      	ldr	r2, [r7, #20]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	621a      	str	r2, [r3, #32]
}
 8003fd2:	bf00      	nop
 8003fd4:	371c      	adds	r7, #28
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr

08003fde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b085      	sub	sp, #20
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ff4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	f043 0307 	orr.w	r3, r3, #7
 8004000:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	68fa      	ldr	r2, [r7, #12]
 8004006:	609a      	str	r2, [r3, #8]
}
 8004008:	bf00      	nop
 800400a:	3714      	adds	r7, #20
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004014:	b480      	push	{r7}
 8004016:	b087      	sub	sp, #28
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	607a      	str	r2, [r7, #4]
 8004020:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800402e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	021a      	lsls	r2, r3, #8
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	431a      	orrs	r2, r3
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	4313      	orrs	r3, r2
 800403c:	697a      	ldr	r2, [r7, #20]
 800403e:	4313      	orrs	r3, r2
 8004040:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	697a      	ldr	r2, [r7, #20]
 8004046:	609a      	str	r2, [r3, #8]
}
 8004048:	bf00      	nop
 800404a:	371c      	adds	r7, #28
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004054:	b480      	push	{r7}
 8004056:	b087      	sub	sp, #28
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	f003 031f 	and.w	r3, r3, #31
 8004066:	2201      	movs	r2, #1
 8004068:	fa02 f303 	lsl.w	r3, r2, r3
 800406c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	6a1a      	ldr	r2, [r3, #32]
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	43db      	mvns	r3, r3
 8004076:	401a      	ands	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6a1a      	ldr	r2, [r3, #32]
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	f003 031f 	and.w	r3, r3, #31
 8004086:	6879      	ldr	r1, [r7, #4]
 8004088:	fa01 f303 	lsl.w	r3, r1, r3
 800408c:	431a      	orrs	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	621a      	str	r2, [r3, #32]
}
 8004092:	bf00      	nop
 8004094:	371c      	adds	r7, #28
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
	...

080040a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d101      	bne.n	80040b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040b4:	2302      	movs	r3, #2
 80040b6:	e05a      	b.n	800416e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2202      	movs	r2, #2
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68fa      	ldr	r2, [r7, #12]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a21      	ldr	r2, [pc, #132]	@ (800417c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d022      	beq.n	8004142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004104:	d01d      	beq.n	8004142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a1d      	ldr	r2, [pc, #116]	@ (8004180 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d018      	beq.n	8004142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a1b      	ldr	r2, [pc, #108]	@ (8004184 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d013      	beq.n	8004142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a1a      	ldr	r2, [pc, #104]	@ (8004188 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d00e      	beq.n	8004142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a18      	ldr	r2, [pc, #96]	@ (800418c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d009      	beq.n	8004142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a17      	ldr	r2, [pc, #92]	@ (8004190 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d004      	beq.n	8004142 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a15      	ldr	r2, [pc, #84]	@ (8004194 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d10c      	bne.n	800415c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004148:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	4313      	orrs	r3, r2
 8004152:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68ba      	ldr	r2, [r7, #8]
 800415a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	3714      	adds	r7, #20
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	40010000 	.word	0x40010000
 8004180:	40000400 	.word	0x40000400
 8004184:	40000800 	.word	0x40000800
 8004188:	40000c00 	.word	0x40000c00
 800418c:	40010400 	.word	0x40010400
 8004190:	40014000 	.word	0x40014000
 8004194:	40001800 	.word	0x40001800

08004198 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e042      	b.n	8004230 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d106      	bne.n	80041c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7fd fcee 	bl	8001ba0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2224      	movs	r2, #36	@ 0x24
 80041c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68da      	ldr	r2, [r3, #12]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 f97f 	bl	80044e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	691a      	ldr	r2, [r3, #16]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	695a      	ldr	r2, [r3, #20]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004200:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68da      	ldr	r2, [r3, #12]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004210:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2220      	movs	r2, #32
 800421c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800422e:	2300      	movs	r3, #0
}
 8004230:	4618      	mov	r0, r3
 8004232:	3708      	adds	r7, #8
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b08a      	sub	sp, #40	@ 0x28
 800423c:	af02      	add	r7, sp, #8
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	603b      	str	r3, [r7, #0]
 8004244:	4613      	mov	r3, r2
 8004246:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004248:	2300      	movs	r3, #0
 800424a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004252:	b2db      	uxtb	r3, r3
 8004254:	2b20      	cmp	r3, #32
 8004256:	f040 8081 	bne.w	800435c <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d002      	beq.n	8004266 <HAL_UART_Receive+0x2e>
 8004260:	88fb      	ldrh	r3, [r7, #6]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e079      	b.n	800435e <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2200      	movs	r2, #0
 800426e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2222      	movs	r2, #34	@ 0x22
 8004274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800427e:	f7fd fe6d 	bl	8001f5c <HAL_GetTick>
 8004282:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	88fa      	ldrh	r2, [r7, #6]
 8004288:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	88fa      	ldrh	r2, [r7, #6]
 800428e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004298:	d108      	bne.n	80042ac <HAL_UART_Receive+0x74>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	691b      	ldr	r3, [r3, #16]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d104      	bne.n	80042ac <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80042a2:	2300      	movs	r3, #0
 80042a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	61bb      	str	r3, [r7, #24]
 80042aa:	e003      	b.n	80042b4 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042b0:	2300      	movs	r3, #0
 80042b2:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80042b4:	e047      	b.n	8004346 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	9300      	str	r3, [sp, #0]
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	2200      	movs	r2, #0
 80042be:	2120      	movs	r1, #32
 80042c0:	68f8      	ldr	r0, [r7, #12]
 80042c2:	f000 f850 	bl	8004366 <UART_WaitOnFlagUntilTimeout>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d005      	beq.n	80042d8 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2220      	movs	r2, #32
 80042d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e042      	b.n	800435e <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d10c      	bne.n	80042f8 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	3302      	adds	r3, #2
 80042f4:	61bb      	str	r3, [r7, #24]
 80042f6:	e01f      	b.n	8004338 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004300:	d007      	beq.n	8004312 <HAL_UART_Receive+0xda>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d10a      	bne.n	8004320 <HAL_UART_Receive+0xe8>
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d106      	bne.n	8004320 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	b2da      	uxtb	r2, r3
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	701a      	strb	r2, [r3, #0]
 800431e:	e008      	b.n	8004332 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	b2db      	uxtb	r3, r3
 8004328:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800432c:	b2da      	uxtb	r2, r3
 800432e:	69fb      	ldr	r3, [r7, #28]
 8004330:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	3301      	adds	r3, #1
 8004336:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800433c:	b29b      	uxth	r3, r3
 800433e:	3b01      	subs	r3, #1
 8004340:	b29a      	uxth	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800434a:	b29b      	uxth	r3, r3
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1b2      	bne.n	80042b6 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2220      	movs	r2, #32
 8004354:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004358:	2300      	movs	r3, #0
 800435a:	e000      	b.n	800435e <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800435c:	2302      	movs	r3, #2
  }
}
 800435e:	4618      	mov	r0, r3
 8004360:	3720      	adds	r7, #32
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}

08004366 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004366:	b580      	push	{r7, lr}
 8004368:	b086      	sub	sp, #24
 800436a:	af00      	add	r7, sp, #0
 800436c:	60f8      	str	r0, [r7, #12]
 800436e:	60b9      	str	r1, [r7, #8]
 8004370:	603b      	str	r3, [r7, #0]
 8004372:	4613      	mov	r3, r2
 8004374:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004376:	e03b      	b.n	80043f0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004378:	6a3b      	ldr	r3, [r7, #32]
 800437a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800437e:	d037      	beq.n	80043f0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004380:	f7fd fdec 	bl	8001f5c <HAL_GetTick>
 8004384:	4602      	mov	r2, r0
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	6a3a      	ldr	r2, [r7, #32]
 800438c:	429a      	cmp	r2, r3
 800438e:	d302      	bcc.n	8004396 <UART_WaitOnFlagUntilTimeout+0x30>
 8004390:	6a3b      	ldr	r3, [r7, #32]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e03a      	b.n	8004410 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	f003 0304 	and.w	r3, r3, #4
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d023      	beq.n	80043f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	2b80      	cmp	r3, #128	@ 0x80
 80043ac:	d020      	beq.n	80043f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b40      	cmp	r3, #64	@ 0x40
 80043b2:	d01d      	beq.n	80043f0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0308 	and.w	r3, r3, #8
 80043be:	2b08      	cmp	r3, #8
 80043c0:	d116      	bne.n	80043f0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80043c2:	2300      	movs	r3, #0
 80043c4:	617b      	str	r3, [r7, #20]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	617b      	str	r3, [r7, #20]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	617b      	str	r3, [r7, #20]
 80043d6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043d8:	68f8      	ldr	r0, [r7, #12]
 80043da:	f000 f81d 	bl	8004418 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2208      	movs	r2, #8
 80043e2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e00f      	b.n	8004410 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	4013      	ands	r3, r2
 80043fa:	68ba      	ldr	r2, [r7, #8]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	bf0c      	ite	eq
 8004400:	2301      	moveq	r3, #1
 8004402:	2300      	movne	r3, #0
 8004404:	b2db      	uxtb	r3, r3
 8004406:	461a      	mov	r2, r3
 8004408:	79fb      	ldrb	r3, [r7, #7]
 800440a:	429a      	cmp	r2, r3
 800440c:	d0b4      	beq.n	8004378 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3718      	adds	r7, #24
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004418:	b480      	push	{r7}
 800441a:	b095      	sub	sp, #84	@ 0x54
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	330c      	adds	r3, #12
 8004426:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800442a:	e853 3f00 	ldrex	r3, [r3]
 800442e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004432:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004436:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	330c      	adds	r3, #12
 800443e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004440:	643a      	str	r2, [r7, #64]	@ 0x40
 8004442:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004444:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004446:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004448:	e841 2300 	strex	r3, r2, [r1]
 800444c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800444e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1e5      	bne.n	8004420 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	3314      	adds	r3, #20
 800445a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800445c:	6a3b      	ldr	r3, [r7, #32]
 800445e:	e853 3f00 	ldrex	r3, [r3]
 8004462:	61fb      	str	r3, [r7, #28]
   return(result);
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	f023 0301 	bic.w	r3, r3, #1
 800446a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	3314      	adds	r3, #20
 8004472:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004474:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004476:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004478:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800447a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800447c:	e841 2300 	strex	r3, r2, [r1]
 8004480:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004484:	2b00      	cmp	r3, #0
 8004486:	d1e5      	bne.n	8004454 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448c:	2b01      	cmp	r3, #1
 800448e:	d119      	bne.n	80044c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	330c      	adds	r3, #12
 8004496:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	e853 3f00 	ldrex	r3, [r3]
 800449e:	60bb      	str	r3, [r7, #8]
   return(result);
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	f023 0310 	bic.w	r3, r3, #16
 80044a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	330c      	adds	r3, #12
 80044ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044b0:	61ba      	str	r2, [r7, #24]
 80044b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b4:	6979      	ldr	r1, [r7, #20]
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	e841 2300 	strex	r3, r2, [r1]
 80044bc:	613b      	str	r3, [r7, #16]
   return(result);
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1e5      	bne.n	8004490 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80044d2:	bf00      	nop
 80044d4:	3754      	adds	r7, #84	@ 0x54
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
	...

080044e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044e4:	b0c0      	sub	sp, #256	@ 0x100
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80044f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044fc:	68d9      	ldr	r1, [r3, #12]
 80044fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	ea40 0301 	orr.w	r3, r0, r1
 8004508:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800450a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800450e:	689a      	ldr	r2, [r3, #8]
 8004510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004514:	691b      	ldr	r3, [r3, #16]
 8004516:	431a      	orrs	r2, r3
 8004518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	431a      	orrs	r2, r3
 8004520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004524:	69db      	ldr	r3, [r3, #28]
 8004526:	4313      	orrs	r3, r2
 8004528:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800452c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004538:	f021 010c 	bic.w	r1, r1, #12
 800453c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004546:	430b      	orrs	r3, r1
 8004548:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800454a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800455a:	6999      	ldr	r1, [r3, #24]
 800455c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	ea40 0301 	orr.w	r3, r0, r1
 8004566:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	4b8f      	ldr	r3, [pc, #572]	@ (80047ac <UART_SetConfig+0x2cc>)
 8004570:	429a      	cmp	r2, r3
 8004572:	d005      	beq.n	8004580 <UART_SetConfig+0xa0>
 8004574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	4b8d      	ldr	r3, [pc, #564]	@ (80047b0 <UART_SetConfig+0x2d0>)
 800457c:	429a      	cmp	r2, r3
 800457e:	d104      	bne.n	800458a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004580:	f7fe fa26 	bl	80029d0 <HAL_RCC_GetPCLK2Freq>
 8004584:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004588:	e003      	b.n	8004592 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800458a:	f7fe fa0d 	bl	80029a8 <HAL_RCC_GetPCLK1Freq>
 800458e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004596:	69db      	ldr	r3, [r3, #28]
 8004598:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800459c:	f040 810c 	bne.w	80047b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80045a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045a4:	2200      	movs	r2, #0
 80045a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80045aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80045ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80045b2:	4622      	mov	r2, r4
 80045b4:	462b      	mov	r3, r5
 80045b6:	1891      	adds	r1, r2, r2
 80045b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80045ba:	415b      	adcs	r3, r3
 80045bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80045c2:	4621      	mov	r1, r4
 80045c4:	eb12 0801 	adds.w	r8, r2, r1
 80045c8:	4629      	mov	r1, r5
 80045ca:	eb43 0901 	adc.w	r9, r3, r1
 80045ce:	f04f 0200 	mov.w	r2, #0
 80045d2:	f04f 0300 	mov.w	r3, #0
 80045d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045e2:	4690      	mov	r8, r2
 80045e4:	4699      	mov	r9, r3
 80045e6:	4623      	mov	r3, r4
 80045e8:	eb18 0303 	adds.w	r3, r8, r3
 80045ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80045f0:	462b      	mov	r3, r5
 80045f2:	eb49 0303 	adc.w	r3, r9, r3
 80045f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80045fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004606:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800460a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800460e:	460b      	mov	r3, r1
 8004610:	18db      	adds	r3, r3, r3
 8004612:	653b      	str	r3, [r7, #80]	@ 0x50
 8004614:	4613      	mov	r3, r2
 8004616:	eb42 0303 	adc.w	r3, r2, r3
 800461a:	657b      	str	r3, [r7, #84]	@ 0x54
 800461c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004620:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004624:	f7fb fe44 	bl	80002b0 <__aeabi_uldivmod>
 8004628:	4602      	mov	r2, r0
 800462a:	460b      	mov	r3, r1
 800462c:	4b61      	ldr	r3, [pc, #388]	@ (80047b4 <UART_SetConfig+0x2d4>)
 800462e:	fba3 2302 	umull	r2, r3, r3, r2
 8004632:	095b      	lsrs	r3, r3, #5
 8004634:	011c      	lsls	r4, r3, #4
 8004636:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800463a:	2200      	movs	r2, #0
 800463c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004640:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004644:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004648:	4642      	mov	r2, r8
 800464a:	464b      	mov	r3, r9
 800464c:	1891      	adds	r1, r2, r2
 800464e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004650:	415b      	adcs	r3, r3
 8004652:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004654:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004658:	4641      	mov	r1, r8
 800465a:	eb12 0a01 	adds.w	sl, r2, r1
 800465e:	4649      	mov	r1, r9
 8004660:	eb43 0b01 	adc.w	fp, r3, r1
 8004664:	f04f 0200 	mov.w	r2, #0
 8004668:	f04f 0300 	mov.w	r3, #0
 800466c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004670:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004674:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004678:	4692      	mov	sl, r2
 800467a:	469b      	mov	fp, r3
 800467c:	4643      	mov	r3, r8
 800467e:	eb1a 0303 	adds.w	r3, sl, r3
 8004682:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004686:	464b      	mov	r3, r9
 8004688:	eb4b 0303 	adc.w	r3, fp, r3
 800468c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800469c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80046a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80046a4:	460b      	mov	r3, r1
 80046a6:	18db      	adds	r3, r3, r3
 80046a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80046aa:	4613      	mov	r3, r2
 80046ac:	eb42 0303 	adc.w	r3, r2, r3
 80046b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80046b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80046b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80046ba:	f7fb fdf9 	bl	80002b0 <__aeabi_uldivmod>
 80046be:	4602      	mov	r2, r0
 80046c0:	460b      	mov	r3, r1
 80046c2:	4611      	mov	r1, r2
 80046c4:	4b3b      	ldr	r3, [pc, #236]	@ (80047b4 <UART_SetConfig+0x2d4>)
 80046c6:	fba3 2301 	umull	r2, r3, r3, r1
 80046ca:	095b      	lsrs	r3, r3, #5
 80046cc:	2264      	movs	r2, #100	@ 0x64
 80046ce:	fb02 f303 	mul.w	r3, r2, r3
 80046d2:	1acb      	subs	r3, r1, r3
 80046d4:	00db      	lsls	r3, r3, #3
 80046d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80046da:	4b36      	ldr	r3, [pc, #216]	@ (80047b4 <UART_SetConfig+0x2d4>)
 80046dc:	fba3 2302 	umull	r2, r3, r3, r2
 80046e0:	095b      	lsrs	r3, r3, #5
 80046e2:	005b      	lsls	r3, r3, #1
 80046e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80046e8:	441c      	add	r4, r3
 80046ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046ee:	2200      	movs	r2, #0
 80046f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80046f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80046fc:	4642      	mov	r2, r8
 80046fe:	464b      	mov	r3, r9
 8004700:	1891      	adds	r1, r2, r2
 8004702:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004704:	415b      	adcs	r3, r3
 8004706:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004708:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800470c:	4641      	mov	r1, r8
 800470e:	1851      	adds	r1, r2, r1
 8004710:	6339      	str	r1, [r7, #48]	@ 0x30
 8004712:	4649      	mov	r1, r9
 8004714:	414b      	adcs	r3, r1
 8004716:	637b      	str	r3, [r7, #52]	@ 0x34
 8004718:	f04f 0200 	mov.w	r2, #0
 800471c:	f04f 0300 	mov.w	r3, #0
 8004720:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004724:	4659      	mov	r1, fp
 8004726:	00cb      	lsls	r3, r1, #3
 8004728:	4651      	mov	r1, sl
 800472a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800472e:	4651      	mov	r1, sl
 8004730:	00ca      	lsls	r2, r1, #3
 8004732:	4610      	mov	r0, r2
 8004734:	4619      	mov	r1, r3
 8004736:	4603      	mov	r3, r0
 8004738:	4642      	mov	r2, r8
 800473a:	189b      	adds	r3, r3, r2
 800473c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004740:	464b      	mov	r3, r9
 8004742:	460a      	mov	r2, r1
 8004744:	eb42 0303 	adc.w	r3, r2, r3
 8004748:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800474c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004758:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800475c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004760:	460b      	mov	r3, r1
 8004762:	18db      	adds	r3, r3, r3
 8004764:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004766:	4613      	mov	r3, r2
 8004768:	eb42 0303 	adc.w	r3, r2, r3
 800476c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800476e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004772:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004776:	f7fb fd9b 	bl	80002b0 <__aeabi_uldivmod>
 800477a:	4602      	mov	r2, r0
 800477c:	460b      	mov	r3, r1
 800477e:	4b0d      	ldr	r3, [pc, #52]	@ (80047b4 <UART_SetConfig+0x2d4>)
 8004780:	fba3 1302 	umull	r1, r3, r3, r2
 8004784:	095b      	lsrs	r3, r3, #5
 8004786:	2164      	movs	r1, #100	@ 0x64
 8004788:	fb01 f303 	mul.w	r3, r1, r3
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	3332      	adds	r3, #50	@ 0x32
 8004792:	4a08      	ldr	r2, [pc, #32]	@ (80047b4 <UART_SetConfig+0x2d4>)
 8004794:	fba2 2303 	umull	r2, r3, r2, r3
 8004798:	095b      	lsrs	r3, r3, #5
 800479a:	f003 0207 	and.w	r2, r3, #7
 800479e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4422      	add	r2, r4
 80047a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80047a8:	e106      	b.n	80049b8 <UART_SetConfig+0x4d8>
 80047aa:	bf00      	nop
 80047ac:	40011000 	.word	0x40011000
 80047b0:	40011400 	.word	0x40011400
 80047b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047bc:	2200      	movs	r2, #0
 80047be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80047c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80047c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80047ca:	4642      	mov	r2, r8
 80047cc:	464b      	mov	r3, r9
 80047ce:	1891      	adds	r1, r2, r2
 80047d0:	6239      	str	r1, [r7, #32]
 80047d2:	415b      	adcs	r3, r3
 80047d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80047d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80047da:	4641      	mov	r1, r8
 80047dc:	1854      	adds	r4, r2, r1
 80047de:	4649      	mov	r1, r9
 80047e0:	eb43 0501 	adc.w	r5, r3, r1
 80047e4:	f04f 0200 	mov.w	r2, #0
 80047e8:	f04f 0300 	mov.w	r3, #0
 80047ec:	00eb      	lsls	r3, r5, #3
 80047ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047f2:	00e2      	lsls	r2, r4, #3
 80047f4:	4614      	mov	r4, r2
 80047f6:	461d      	mov	r5, r3
 80047f8:	4643      	mov	r3, r8
 80047fa:	18e3      	adds	r3, r4, r3
 80047fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004800:	464b      	mov	r3, r9
 8004802:	eb45 0303 	adc.w	r3, r5, r3
 8004806:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800480a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004816:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800481a:	f04f 0200 	mov.w	r2, #0
 800481e:	f04f 0300 	mov.w	r3, #0
 8004822:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004826:	4629      	mov	r1, r5
 8004828:	008b      	lsls	r3, r1, #2
 800482a:	4621      	mov	r1, r4
 800482c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004830:	4621      	mov	r1, r4
 8004832:	008a      	lsls	r2, r1, #2
 8004834:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004838:	f7fb fd3a 	bl	80002b0 <__aeabi_uldivmod>
 800483c:	4602      	mov	r2, r0
 800483e:	460b      	mov	r3, r1
 8004840:	4b60      	ldr	r3, [pc, #384]	@ (80049c4 <UART_SetConfig+0x4e4>)
 8004842:	fba3 2302 	umull	r2, r3, r3, r2
 8004846:	095b      	lsrs	r3, r3, #5
 8004848:	011c      	lsls	r4, r3, #4
 800484a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800484e:	2200      	movs	r2, #0
 8004850:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004854:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004858:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800485c:	4642      	mov	r2, r8
 800485e:	464b      	mov	r3, r9
 8004860:	1891      	adds	r1, r2, r2
 8004862:	61b9      	str	r1, [r7, #24]
 8004864:	415b      	adcs	r3, r3
 8004866:	61fb      	str	r3, [r7, #28]
 8004868:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800486c:	4641      	mov	r1, r8
 800486e:	1851      	adds	r1, r2, r1
 8004870:	6139      	str	r1, [r7, #16]
 8004872:	4649      	mov	r1, r9
 8004874:	414b      	adcs	r3, r1
 8004876:	617b      	str	r3, [r7, #20]
 8004878:	f04f 0200 	mov.w	r2, #0
 800487c:	f04f 0300 	mov.w	r3, #0
 8004880:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004884:	4659      	mov	r1, fp
 8004886:	00cb      	lsls	r3, r1, #3
 8004888:	4651      	mov	r1, sl
 800488a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800488e:	4651      	mov	r1, sl
 8004890:	00ca      	lsls	r2, r1, #3
 8004892:	4610      	mov	r0, r2
 8004894:	4619      	mov	r1, r3
 8004896:	4603      	mov	r3, r0
 8004898:	4642      	mov	r2, r8
 800489a:	189b      	adds	r3, r3, r2
 800489c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80048a0:	464b      	mov	r3, r9
 80048a2:	460a      	mov	r2, r1
 80048a4:	eb42 0303 	adc.w	r3, r2, r3
 80048a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80048ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80048b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80048b8:	f04f 0200 	mov.w	r2, #0
 80048bc:	f04f 0300 	mov.w	r3, #0
 80048c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80048c4:	4649      	mov	r1, r9
 80048c6:	008b      	lsls	r3, r1, #2
 80048c8:	4641      	mov	r1, r8
 80048ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048ce:	4641      	mov	r1, r8
 80048d0:	008a      	lsls	r2, r1, #2
 80048d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80048d6:	f7fb fceb 	bl	80002b0 <__aeabi_uldivmod>
 80048da:	4602      	mov	r2, r0
 80048dc:	460b      	mov	r3, r1
 80048de:	4611      	mov	r1, r2
 80048e0:	4b38      	ldr	r3, [pc, #224]	@ (80049c4 <UART_SetConfig+0x4e4>)
 80048e2:	fba3 2301 	umull	r2, r3, r3, r1
 80048e6:	095b      	lsrs	r3, r3, #5
 80048e8:	2264      	movs	r2, #100	@ 0x64
 80048ea:	fb02 f303 	mul.w	r3, r2, r3
 80048ee:	1acb      	subs	r3, r1, r3
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	3332      	adds	r3, #50	@ 0x32
 80048f4:	4a33      	ldr	r2, [pc, #204]	@ (80049c4 <UART_SetConfig+0x4e4>)
 80048f6:	fba2 2303 	umull	r2, r3, r2, r3
 80048fa:	095b      	lsrs	r3, r3, #5
 80048fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004900:	441c      	add	r4, r3
 8004902:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004906:	2200      	movs	r2, #0
 8004908:	673b      	str	r3, [r7, #112]	@ 0x70
 800490a:	677a      	str	r2, [r7, #116]	@ 0x74
 800490c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004910:	4642      	mov	r2, r8
 8004912:	464b      	mov	r3, r9
 8004914:	1891      	adds	r1, r2, r2
 8004916:	60b9      	str	r1, [r7, #8]
 8004918:	415b      	adcs	r3, r3
 800491a:	60fb      	str	r3, [r7, #12]
 800491c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004920:	4641      	mov	r1, r8
 8004922:	1851      	adds	r1, r2, r1
 8004924:	6039      	str	r1, [r7, #0]
 8004926:	4649      	mov	r1, r9
 8004928:	414b      	adcs	r3, r1
 800492a:	607b      	str	r3, [r7, #4]
 800492c:	f04f 0200 	mov.w	r2, #0
 8004930:	f04f 0300 	mov.w	r3, #0
 8004934:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004938:	4659      	mov	r1, fp
 800493a:	00cb      	lsls	r3, r1, #3
 800493c:	4651      	mov	r1, sl
 800493e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004942:	4651      	mov	r1, sl
 8004944:	00ca      	lsls	r2, r1, #3
 8004946:	4610      	mov	r0, r2
 8004948:	4619      	mov	r1, r3
 800494a:	4603      	mov	r3, r0
 800494c:	4642      	mov	r2, r8
 800494e:	189b      	adds	r3, r3, r2
 8004950:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004952:	464b      	mov	r3, r9
 8004954:	460a      	mov	r2, r1
 8004956:	eb42 0303 	adc.w	r3, r2, r3
 800495a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800495c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	663b      	str	r3, [r7, #96]	@ 0x60
 8004966:	667a      	str	r2, [r7, #100]	@ 0x64
 8004968:	f04f 0200 	mov.w	r2, #0
 800496c:	f04f 0300 	mov.w	r3, #0
 8004970:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004974:	4649      	mov	r1, r9
 8004976:	008b      	lsls	r3, r1, #2
 8004978:	4641      	mov	r1, r8
 800497a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800497e:	4641      	mov	r1, r8
 8004980:	008a      	lsls	r2, r1, #2
 8004982:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004986:	f7fb fc93 	bl	80002b0 <__aeabi_uldivmod>
 800498a:	4602      	mov	r2, r0
 800498c:	460b      	mov	r3, r1
 800498e:	4b0d      	ldr	r3, [pc, #52]	@ (80049c4 <UART_SetConfig+0x4e4>)
 8004990:	fba3 1302 	umull	r1, r3, r3, r2
 8004994:	095b      	lsrs	r3, r3, #5
 8004996:	2164      	movs	r1, #100	@ 0x64
 8004998:	fb01 f303 	mul.w	r3, r1, r3
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	011b      	lsls	r3, r3, #4
 80049a0:	3332      	adds	r3, #50	@ 0x32
 80049a2:	4a08      	ldr	r2, [pc, #32]	@ (80049c4 <UART_SetConfig+0x4e4>)
 80049a4:	fba2 2303 	umull	r2, r3, r2, r3
 80049a8:	095b      	lsrs	r3, r3, #5
 80049aa:	f003 020f 	and.w	r2, r3, #15
 80049ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4422      	add	r2, r4
 80049b6:	609a      	str	r2, [r3, #8]
}
 80049b8:	bf00      	nop
 80049ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80049be:	46bd      	mov	sp, r7
 80049c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049c4:	51eb851f 	.word	0x51eb851f

080049c8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b085      	sub	sp, #20
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	4603      	mov	r3, r0
 80049d0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80049d2:	2300      	movs	r3, #0
 80049d4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80049d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80049da:	2b84      	cmp	r3, #132	@ 0x84
 80049dc:	d005      	beq.n	80049ea <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80049de:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	4413      	add	r3, r2
 80049e6:	3303      	adds	r3, #3
 80049e8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80049ea:	68fb      	ldr	r3, [r7, #12]
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3714      	adds	r7, #20
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80049fc:	f000 fae4 	bl	8004fc8 <vTaskStartScheduler>
  
  return osOK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	bd80      	pop	{r7, pc}

08004a06 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004a06:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a08:	b089      	sub	sp, #36	@ 0x24
 8004a0a:	af04      	add	r7, sp, #16
 8004a0c:	6078      	str	r0, [r7, #4]
 8004a0e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	695b      	ldr	r3, [r3, #20]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d020      	beq.n	8004a5a <osThreadCreate+0x54>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d01c      	beq.n	8004a5a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685c      	ldr	r4, [r3, #4]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	691e      	ldr	r6, [r3, #16]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7ff ffc8 	bl	80049c8 <makeFreeRtosPriority>
 8004a38:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a42:	9202      	str	r2, [sp, #8]
 8004a44:	9301      	str	r3, [sp, #4]
 8004a46:	9100      	str	r1, [sp, #0]
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	4632      	mov	r2, r6
 8004a4c:	4629      	mov	r1, r5
 8004a4e:	4620      	mov	r0, r4
 8004a50:	f000 f8ed 	bl	8004c2e <xTaskCreateStatic>
 8004a54:	4603      	mov	r3, r0
 8004a56:	60fb      	str	r3, [r7, #12]
 8004a58:	e01c      	b.n	8004a94 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685c      	ldr	r4, [r3, #4]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a66:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7ff ffaa 	bl	80049c8 <makeFreeRtosPriority>
 8004a74:	4602      	mov	r2, r0
 8004a76:	f107 030c 	add.w	r3, r7, #12
 8004a7a:	9301      	str	r3, [sp, #4]
 8004a7c:	9200      	str	r2, [sp, #0]
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	4632      	mov	r2, r6
 8004a82:	4629      	mov	r1, r5
 8004a84:	4620      	mov	r0, r4
 8004a86:	f000 f932 	bl	8004cee <xTaskCreate>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d001      	beq.n	8004a94 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004a90:	2300      	movs	r3, #0
 8004a92:	e000      	b.n	8004a96 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004a94:	68fb      	ldr	r3, [r7, #12]
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3714      	adds	r7, #20
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004a9e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004a9e:	b580      	push	{r7, lr}
 8004aa0:	b084      	sub	sp, #16
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d001      	beq.n	8004ab4 <osDelay+0x16>
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	e000      	b.n	8004ab6 <osDelay+0x18>
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f000 fa50 	bl	8004f5c <vTaskDelay>
  
  return osOK;
 8004abc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3710      	adds	r7, #16
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}

08004ac6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f103 0208 	add.w	r2, r3, #8
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f04f 32ff 	mov.w	r2, #4294967295
 8004ade:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f103 0208 	add.w	r2, r3, #8
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f103 0208 	add.w	r2, r3, #8
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004afa:	bf00      	nop
 8004afc:	370c      	adds	r7, #12
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004b06:	b480      	push	{r7}
 8004b08:	b083      	sub	sp, #12
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	689a      	ldr	r2, [r3, #8]
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	683a      	ldr	r2, [r7, #0]
 8004b44:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	1c5a      	adds	r2, r3, #1
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	601a      	str	r2, [r3, #0]
}
 8004b5c:	bf00      	nop
 8004b5e:	3714      	adds	r7, #20
 8004b60:	46bd      	mov	sp, r7
 8004b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b66:	4770      	bx	lr

08004b68 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b085      	sub	sp, #20
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7e:	d103      	bne.n	8004b88 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	60fb      	str	r3, [r7, #12]
 8004b86:	e00c      	b.n	8004ba2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	3308      	adds	r3, #8
 8004b8c:	60fb      	str	r3, [r7, #12]
 8004b8e:	e002      	b.n	8004b96 <vListInsert+0x2e>
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	60fb      	str	r3, [r7, #12]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	68ba      	ldr	r2, [r7, #8]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d2f6      	bcs.n	8004b90 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	685a      	ldr	r2, [r3, #4]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	683a      	ldr	r2, [r7, #0]
 8004bb0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	683a      	ldr	r2, [r7, #0]
 8004bbc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	1c5a      	adds	r2, r3, #1
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	601a      	str	r2, [r3, #0]
}
 8004bce:	bf00      	nop
 8004bd0:	3714      	adds	r7, #20
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr

08004bda <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004bda:	b480      	push	{r7}
 8004bdc:	b085      	sub	sp, #20
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6892      	ldr	r2, [r2, #8]
 8004bf0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	6852      	ldr	r2, [r2, #4]
 8004bfa:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d103      	bne.n	8004c0e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	689a      	ldr	r2, [r3, #8]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	1e5a      	subs	r2, r3, #1
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3714      	adds	r7, #20
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr

08004c2e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b08e      	sub	sp, #56	@ 0x38
 8004c32:	af04      	add	r7, sp, #16
 8004c34:	60f8      	str	r0, [r7, #12]
 8004c36:	60b9      	str	r1, [r7, #8]
 8004c38:	607a      	str	r2, [r7, #4]
 8004c3a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d10b      	bne.n	8004c5a <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c46:	f383 8811 	msr	BASEPRI, r3
 8004c4a:	f3bf 8f6f 	isb	sy
 8004c4e:	f3bf 8f4f 	dsb	sy
 8004c52:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004c54:	bf00      	nop
 8004c56:	bf00      	nop
 8004c58:	e7fd      	b.n	8004c56 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d10b      	bne.n	8004c78 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c64:	f383 8811 	msr	BASEPRI, r3
 8004c68:	f3bf 8f6f 	isb	sy
 8004c6c:	f3bf 8f4f 	dsb	sy
 8004c70:	61fb      	str	r3, [r7, #28]
}
 8004c72:	bf00      	nop
 8004c74:	bf00      	nop
 8004c76:	e7fd      	b.n	8004c74 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004c78:	2354      	movs	r3, #84	@ 0x54
 8004c7a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	2b54      	cmp	r3, #84	@ 0x54
 8004c80:	d00b      	beq.n	8004c9a <xTaskCreateStatic+0x6c>
	__asm volatile
 8004c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c86:	f383 8811 	msr	BASEPRI, r3
 8004c8a:	f3bf 8f6f 	isb	sy
 8004c8e:	f3bf 8f4f 	dsb	sy
 8004c92:	61bb      	str	r3, [r7, #24]
}
 8004c94:	bf00      	nop
 8004c96:	bf00      	nop
 8004c98:	e7fd      	b.n	8004c96 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004c9a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d01e      	beq.n	8004ce0 <xTaskCreateStatic+0xb2>
 8004ca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d01b      	beq.n	8004ce0 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004caa:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004cb0:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb4:	2202      	movs	r2, #2
 8004cb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004cba:	2300      	movs	r3, #0
 8004cbc:	9303      	str	r3, [sp, #12]
 8004cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc0:	9302      	str	r3, [sp, #8]
 8004cc2:	f107 0314 	add.w	r3, r7, #20
 8004cc6:	9301      	str	r3, [sp, #4]
 8004cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cca:	9300      	str	r3, [sp, #0]
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	68b9      	ldr	r1, [r7, #8]
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 f850 	bl	8004d78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004cd8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004cda:	f000 f8d5 	bl	8004e88 <prvAddNewTaskToReadyList>
 8004cde:	e001      	b.n	8004ce4 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004ce4:	697b      	ldr	r3, [r7, #20]
	}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3728      	adds	r7, #40	@ 0x28
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}

08004cee <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	b08c      	sub	sp, #48	@ 0x30
 8004cf2:	af04      	add	r7, sp, #16
 8004cf4:	60f8      	str	r0, [r7, #12]
 8004cf6:	60b9      	str	r1, [r7, #8]
 8004cf8:	603b      	str	r3, [r7, #0]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004cfe:	88fb      	ldrh	r3, [r7, #6]
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	4618      	mov	r0, r3
 8004d04:	f000 fef0 	bl	8005ae8 <pvPortMalloc>
 8004d08:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00e      	beq.n	8004d2e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004d10:	2054      	movs	r0, #84	@ 0x54
 8004d12:	f000 fee9 	bl	8005ae8 <pvPortMalloc>
 8004d16:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d003      	beq.n	8004d26 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d24:	e005      	b.n	8004d32 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004d26:	6978      	ldr	r0, [r7, #20]
 8004d28:	f000 ffac 	bl	8005c84 <vPortFree>
 8004d2c:	e001      	b.n	8004d32 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d017      	beq.n	8004d68 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004d40:	88fa      	ldrh	r2, [r7, #6]
 8004d42:	2300      	movs	r3, #0
 8004d44:	9303      	str	r3, [sp, #12]
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	9302      	str	r3, [sp, #8]
 8004d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d4c:	9301      	str	r3, [sp, #4]
 8004d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d50:	9300      	str	r3, [sp, #0]
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	68b9      	ldr	r1, [r7, #8]
 8004d56:	68f8      	ldr	r0, [r7, #12]
 8004d58:	f000 f80e 	bl	8004d78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d5c:	69f8      	ldr	r0, [r7, #28]
 8004d5e:	f000 f893 	bl	8004e88 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004d62:	2301      	movs	r3, #1
 8004d64:	61bb      	str	r3, [r7, #24]
 8004d66:	e002      	b.n	8004d6e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004d68:	f04f 33ff 	mov.w	r3, #4294967295
 8004d6c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004d6e:	69bb      	ldr	r3, [r7, #24]
	}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3720      	adds	r7, #32
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b088      	sub	sp, #32
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
 8004d84:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004d90:	3b01      	subs	r3, #1
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	4413      	add	r3, r2
 8004d96:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	f023 0307 	bic.w	r3, r3, #7
 8004d9e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004da0:	69bb      	ldr	r3, [r7, #24]
 8004da2:	f003 0307 	and.w	r3, r3, #7
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00b      	beq.n	8004dc2 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dae:	f383 8811 	msr	BASEPRI, r3
 8004db2:	f3bf 8f6f 	isb	sy
 8004db6:	f3bf 8f4f 	dsb	sy
 8004dba:	617b      	str	r3, [r7, #20]
}
 8004dbc:	bf00      	nop
 8004dbe:	bf00      	nop
 8004dc0:	e7fd      	b.n	8004dbe <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d01f      	beq.n	8004e08 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004dc8:	2300      	movs	r3, #0
 8004dca:	61fb      	str	r3, [r7, #28]
 8004dcc:	e012      	b.n	8004df4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	7819      	ldrb	r1, [r3, #0]
 8004dd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	4413      	add	r3, r2
 8004ddc:	3334      	adds	r3, #52	@ 0x34
 8004dde:	460a      	mov	r2, r1
 8004de0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004de2:	68ba      	ldr	r2, [r7, #8]
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	4413      	add	r3, r2
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d006      	beq.n	8004dfc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	3301      	adds	r3, #1
 8004df2:	61fb      	str	r3, [r7, #28]
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	2b0f      	cmp	r3, #15
 8004df8:	d9e9      	bls.n	8004dce <prvInitialiseNewTask+0x56>
 8004dfa:	e000      	b.n	8004dfe <prvInitialiseNewTask+0x86>
			{
				break;
 8004dfc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e06:	e003      	b.n	8004e10 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e12:	2b06      	cmp	r3, #6
 8004e14:	d901      	bls.n	8004e1a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004e16:	2306      	movs	r3, #6
 8004e18:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e1e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e24:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e28:	2200      	movs	r2, #0
 8004e2a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e2e:	3304      	adds	r3, #4
 8004e30:	4618      	mov	r0, r3
 8004e32:	f7ff fe68 	bl	8004b06 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e38:	3318      	adds	r3, #24
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f7ff fe63 	bl	8004b06 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e44:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e48:	f1c3 0207 	rsb	r2, r3, #7
 8004e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e4e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e54:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e58:	2200      	movs	r2, #0
 8004e5a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e64:	683a      	ldr	r2, [r7, #0]
 8004e66:	68f9      	ldr	r1, [r7, #12]
 8004e68:	69b8      	ldr	r0, [r7, #24]
 8004e6a:	f000 fc2b 	bl	80056c4 <pxPortInitialiseStack>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e72:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d002      	beq.n	8004e80 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e7e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e80:	bf00      	nop
 8004e82:	3720      	adds	r7, #32
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}

08004e88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004e90:	f000 fd4a 	bl	8005928 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004e94:	4b2a      	ldr	r3, [pc, #168]	@ (8004f40 <prvAddNewTaskToReadyList+0xb8>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	4a29      	ldr	r2, [pc, #164]	@ (8004f40 <prvAddNewTaskToReadyList+0xb8>)
 8004e9c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004e9e:	4b29      	ldr	r3, [pc, #164]	@ (8004f44 <prvAddNewTaskToReadyList+0xbc>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d109      	bne.n	8004eba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004ea6:	4a27      	ldr	r2, [pc, #156]	@ (8004f44 <prvAddNewTaskToReadyList+0xbc>)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004eac:	4b24      	ldr	r3, [pc, #144]	@ (8004f40 <prvAddNewTaskToReadyList+0xb8>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d110      	bne.n	8004ed6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004eb4:	f000 fac4 	bl	8005440 <prvInitialiseTaskLists>
 8004eb8:	e00d      	b.n	8004ed6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004eba:	4b23      	ldr	r3, [pc, #140]	@ (8004f48 <prvAddNewTaskToReadyList+0xc0>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d109      	bne.n	8004ed6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004ec2:	4b20      	ldr	r3, [pc, #128]	@ (8004f44 <prvAddNewTaskToReadyList+0xbc>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d802      	bhi.n	8004ed6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004ed0:	4a1c      	ldr	r2, [pc, #112]	@ (8004f44 <prvAddNewTaskToReadyList+0xbc>)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8004f4c <prvAddNewTaskToReadyList+0xc4>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	3301      	adds	r3, #1
 8004edc:	4a1b      	ldr	r2, [pc, #108]	@ (8004f4c <prvAddNewTaskToReadyList+0xc4>)
 8004ede:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	409a      	lsls	r2, r3
 8004ee8:	4b19      	ldr	r3, [pc, #100]	@ (8004f50 <prvAddNewTaskToReadyList+0xc8>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	4a18      	ldr	r2, [pc, #96]	@ (8004f50 <prvAddNewTaskToReadyList+0xc8>)
 8004ef0:	6013      	str	r3, [r2, #0]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ef6:	4613      	mov	r3, r2
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	4413      	add	r3, r2
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	4a15      	ldr	r2, [pc, #84]	@ (8004f54 <prvAddNewTaskToReadyList+0xcc>)
 8004f00:	441a      	add	r2, r3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	3304      	adds	r3, #4
 8004f06:	4619      	mov	r1, r3
 8004f08:	4610      	mov	r0, r2
 8004f0a:	f7ff fe09 	bl	8004b20 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004f0e:	f000 fd3d 	bl	800598c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004f12:	4b0d      	ldr	r3, [pc, #52]	@ (8004f48 <prvAddNewTaskToReadyList+0xc0>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d00e      	beq.n	8004f38 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8004f44 <prvAddNewTaskToReadyList+0xbc>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d207      	bcs.n	8004f38 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004f28:	4b0b      	ldr	r3, [pc, #44]	@ (8004f58 <prvAddNewTaskToReadyList+0xd0>)
 8004f2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f2e:	601a      	str	r2, [r3, #0]
 8004f30:	f3bf 8f4f 	dsb	sy
 8004f34:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f38:	bf00      	nop
 8004f3a:	3708      	adds	r7, #8
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	20000660 	.word	0x20000660
 8004f44:	20000560 	.word	0x20000560
 8004f48:	2000066c 	.word	0x2000066c
 8004f4c:	2000067c 	.word	0x2000067c
 8004f50:	20000668 	.word	0x20000668
 8004f54:	20000564 	.word	0x20000564
 8004f58:	e000ed04 	.word	0xe000ed04

08004f5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004f64:	2300      	movs	r3, #0
 8004f66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d018      	beq.n	8004fa0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004f6e:	4b14      	ldr	r3, [pc, #80]	@ (8004fc0 <vTaskDelay+0x64>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00b      	beq.n	8004f8e <vTaskDelay+0x32>
	__asm volatile
 8004f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f7a:	f383 8811 	msr	BASEPRI, r3
 8004f7e:	f3bf 8f6f 	isb	sy
 8004f82:	f3bf 8f4f 	dsb	sy
 8004f86:	60bb      	str	r3, [r7, #8]
}
 8004f88:	bf00      	nop
 8004f8a:	bf00      	nop
 8004f8c:	e7fd      	b.n	8004f8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004f8e:	f000 f87d 	bl	800508c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004f92:	2100      	movs	r1, #0
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 fb2f 	bl	80055f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004f9a:	f000 f885 	bl	80050a8 <xTaskResumeAll>
 8004f9e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d107      	bne.n	8004fb6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004fa6:	4b07      	ldr	r3, [pc, #28]	@ (8004fc4 <vTaskDelay+0x68>)
 8004fa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fac:	601a      	str	r2, [r3, #0]
 8004fae:	f3bf 8f4f 	dsb	sy
 8004fb2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004fb6:	bf00      	nop
 8004fb8:	3710      	adds	r7, #16
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	20000688 	.word	0x20000688
 8004fc4:	e000ed04 	.word	0xe000ed04

08004fc8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b08a      	sub	sp, #40	@ 0x28
 8004fcc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004fd6:	463a      	mov	r2, r7
 8004fd8:	1d39      	adds	r1, r7, #4
 8004fda:	f107 0308 	add.w	r3, r7, #8
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7fb fafc 	bl	80005dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004fe4:	6839      	ldr	r1, [r7, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	68ba      	ldr	r2, [r7, #8]
 8004fea:	9202      	str	r2, [sp, #8]
 8004fec:	9301      	str	r3, [sp, #4]
 8004fee:	2300      	movs	r3, #0
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	460a      	mov	r2, r1
 8004ff6:	491f      	ldr	r1, [pc, #124]	@ (8005074 <vTaskStartScheduler+0xac>)
 8004ff8:	481f      	ldr	r0, [pc, #124]	@ (8005078 <vTaskStartScheduler+0xb0>)
 8004ffa:	f7ff fe18 	bl	8004c2e <xTaskCreateStatic>
 8004ffe:	4603      	mov	r3, r0
 8005000:	4a1e      	ldr	r2, [pc, #120]	@ (800507c <vTaskStartScheduler+0xb4>)
 8005002:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005004:	4b1d      	ldr	r3, [pc, #116]	@ (800507c <vTaskStartScheduler+0xb4>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d002      	beq.n	8005012 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800500c:	2301      	movs	r3, #1
 800500e:	617b      	str	r3, [r7, #20]
 8005010:	e001      	b.n	8005016 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005012:	2300      	movs	r3, #0
 8005014:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d116      	bne.n	800504a <vTaskStartScheduler+0x82>
	__asm volatile
 800501c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005020:	f383 8811 	msr	BASEPRI, r3
 8005024:	f3bf 8f6f 	isb	sy
 8005028:	f3bf 8f4f 	dsb	sy
 800502c:	613b      	str	r3, [r7, #16]
}
 800502e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005030:	4b13      	ldr	r3, [pc, #76]	@ (8005080 <vTaskStartScheduler+0xb8>)
 8005032:	f04f 32ff 	mov.w	r2, #4294967295
 8005036:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005038:	4b12      	ldr	r3, [pc, #72]	@ (8005084 <vTaskStartScheduler+0xbc>)
 800503a:	2201      	movs	r2, #1
 800503c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800503e:	4b12      	ldr	r3, [pc, #72]	@ (8005088 <vTaskStartScheduler+0xc0>)
 8005040:	2200      	movs	r2, #0
 8005042:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005044:	f000 fbcc 	bl	80057e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005048:	e00f      	b.n	800506a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005050:	d10b      	bne.n	800506a <vTaskStartScheduler+0xa2>
	__asm volatile
 8005052:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005056:	f383 8811 	msr	BASEPRI, r3
 800505a:	f3bf 8f6f 	isb	sy
 800505e:	f3bf 8f4f 	dsb	sy
 8005062:	60fb      	str	r3, [r7, #12]
}
 8005064:	bf00      	nop
 8005066:	bf00      	nop
 8005068:	e7fd      	b.n	8005066 <vTaskStartScheduler+0x9e>
}
 800506a:	bf00      	nop
 800506c:	3718      	adds	r7, #24
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	08006f18 	.word	0x08006f18
 8005078:	08005411 	.word	0x08005411
 800507c:	20000684 	.word	0x20000684
 8005080:	20000680 	.word	0x20000680
 8005084:	2000066c 	.word	0x2000066c
 8005088:	20000664 	.word	0x20000664

0800508c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005090:	4b04      	ldr	r3, [pc, #16]	@ (80050a4 <vTaskSuspendAll+0x18>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	3301      	adds	r3, #1
 8005096:	4a03      	ldr	r2, [pc, #12]	@ (80050a4 <vTaskSuspendAll+0x18>)
 8005098:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800509a:	bf00      	nop
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr
 80050a4:	20000688 	.word	0x20000688

080050a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80050ae:	2300      	movs	r3, #0
 80050b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80050b2:	2300      	movs	r3, #0
 80050b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80050b6:	4b42      	ldr	r3, [pc, #264]	@ (80051c0 <xTaskResumeAll+0x118>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d10b      	bne.n	80050d6 <xTaskResumeAll+0x2e>
	__asm volatile
 80050be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050c2:	f383 8811 	msr	BASEPRI, r3
 80050c6:	f3bf 8f6f 	isb	sy
 80050ca:	f3bf 8f4f 	dsb	sy
 80050ce:	603b      	str	r3, [r7, #0]
}
 80050d0:	bf00      	nop
 80050d2:	bf00      	nop
 80050d4:	e7fd      	b.n	80050d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80050d6:	f000 fc27 	bl	8005928 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80050da:	4b39      	ldr	r3, [pc, #228]	@ (80051c0 <xTaskResumeAll+0x118>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	3b01      	subs	r3, #1
 80050e0:	4a37      	ldr	r2, [pc, #220]	@ (80051c0 <xTaskResumeAll+0x118>)
 80050e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050e4:	4b36      	ldr	r3, [pc, #216]	@ (80051c0 <xTaskResumeAll+0x118>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d161      	bne.n	80051b0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80050ec:	4b35      	ldr	r3, [pc, #212]	@ (80051c4 <xTaskResumeAll+0x11c>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d05d      	beq.n	80051b0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80050f4:	e02e      	b.n	8005154 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050f6:	4b34      	ldr	r3, [pc, #208]	@ (80051c8 <xTaskResumeAll+0x120>)
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	3318      	adds	r3, #24
 8005102:	4618      	mov	r0, r3
 8005104:	f7ff fd69 	bl	8004bda <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	3304      	adds	r3, #4
 800510c:	4618      	mov	r0, r3
 800510e:	f7ff fd64 	bl	8004bda <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005116:	2201      	movs	r2, #1
 8005118:	409a      	lsls	r2, r3
 800511a:	4b2c      	ldr	r3, [pc, #176]	@ (80051cc <xTaskResumeAll+0x124>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4313      	orrs	r3, r2
 8005120:	4a2a      	ldr	r2, [pc, #168]	@ (80051cc <xTaskResumeAll+0x124>)
 8005122:	6013      	str	r3, [r2, #0]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005128:	4613      	mov	r3, r2
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	4413      	add	r3, r2
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	4a27      	ldr	r2, [pc, #156]	@ (80051d0 <xTaskResumeAll+0x128>)
 8005132:	441a      	add	r2, r3
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	3304      	adds	r3, #4
 8005138:	4619      	mov	r1, r3
 800513a:	4610      	mov	r0, r2
 800513c:	f7ff fcf0 	bl	8004b20 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005144:	4b23      	ldr	r3, [pc, #140]	@ (80051d4 <xTaskResumeAll+0x12c>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514a:	429a      	cmp	r2, r3
 800514c:	d302      	bcc.n	8005154 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800514e:	4b22      	ldr	r3, [pc, #136]	@ (80051d8 <xTaskResumeAll+0x130>)
 8005150:	2201      	movs	r2, #1
 8005152:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005154:	4b1c      	ldr	r3, [pc, #112]	@ (80051c8 <xTaskResumeAll+0x120>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d1cc      	bne.n	80050f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d001      	beq.n	8005166 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005162:	f000 fa0b 	bl	800557c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005166:	4b1d      	ldr	r3, [pc, #116]	@ (80051dc <xTaskResumeAll+0x134>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d010      	beq.n	8005194 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005172:	f000 f837 	bl	80051e4 <xTaskIncrementTick>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d002      	beq.n	8005182 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800517c:	4b16      	ldr	r3, [pc, #88]	@ (80051d8 <xTaskResumeAll+0x130>)
 800517e:	2201      	movs	r2, #1
 8005180:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	3b01      	subs	r3, #1
 8005186:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1f1      	bne.n	8005172 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800518e:	4b13      	ldr	r3, [pc, #76]	@ (80051dc <xTaskResumeAll+0x134>)
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005194:	4b10      	ldr	r3, [pc, #64]	@ (80051d8 <xTaskResumeAll+0x130>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d009      	beq.n	80051b0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800519c:	2301      	movs	r3, #1
 800519e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80051a0:	4b0f      	ldr	r3, [pc, #60]	@ (80051e0 <xTaskResumeAll+0x138>)
 80051a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051a6:	601a      	str	r2, [r3, #0]
 80051a8:	f3bf 8f4f 	dsb	sy
 80051ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80051b0:	f000 fbec 	bl	800598c <vPortExitCritical>

	return xAlreadyYielded;
 80051b4:	68bb      	ldr	r3, [r7, #8]
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	20000688 	.word	0x20000688
 80051c4:	20000660 	.word	0x20000660
 80051c8:	20000620 	.word	0x20000620
 80051cc:	20000668 	.word	0x20000668
 80051d0:	20000564 	.word	0x20000564
 80051d4:	20000560 	.word	0x20000560
 80051d8:	20000674 	.word	0x20000674
 80051dc:	20000670 	.word	0x20000670
 80051e0:	e000ed04 	.word	0xe000ed04

080051e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80051ea:	2300      	movs	r3, #0
 80051ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051ee:	4b4f      	ldr	r3, [pc, #316]	@ (800532c <xTaskIncrementTick+0x148>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f040 808f 	bne.w	8005316 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80051f8:	4b4d      	ldr	r3, [pc, #308]	@ (8005330 <xTaskIncrementTick+0x14c>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	3301      	adds	r3, #1
 80051fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005200:	4a4b      	ldr	r2, [pc, #300]	@ (8005330 <xTaskIncrementTick+0x14c>)
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d121      	bne.n	8005250 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800520c:	4b49      	ldr	r3, [pc, #292]	@ (8005334 <xTaskIncrementTick+0x150>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00b      	beq.n	800522e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800521a:	f383 8811 	msr	BASEPRI, r3
 800521e:	f3bf 8f6f 	isb	sy
 8005222:	f3bf 8f4f 	dsb	sy
 8005226:	603b      	str	r3, [r7, #0]
}
 8005228:	bf00      	nop
 800522a:	bf00      	nop
 800522c:	e7fd      	b.n	800522a <xTaskIncrementTick+0x46>
 800522e:	4b41      	ldr	r3, [pc, #260]	@ (8005334 <xTaskIncrementTick+0x150>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	60fb      	str	r3, [r7, #12]
 8005234:	4b40      	ldr	r3, [pc, #256]	@ (8005338 <xTaskIncrementTick+0x154>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a3e      	ldr	r2, [pc, #248]	@ (8005334 <xTaskIncrementTick+0x150>)
 800523a:	6013      	str	r3, [r2, #0]
 800523c:	4a3e      	ldr	r2, [pc, #248]	@ (8005338 <xTaskIncrementTick+0x154>)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	4b3e      	ldr	r3, [pc, #248]	@ (800533c <xTaskIncrementTick+0x158>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	3301      	adds	r3, #1
 8005248:	4a3c      	ldr	r2, [pc, #240]	@ (800533c <xTaskIncrementTick+0x158>)
 800524a:	6013      	str	r3, [r2, #0]
 800524c:	f000 f996 	bl	800557c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005250:	4b3b      	ldr	r3, [pc, #236]	@ (8005340 <xTaskIncrementTick+0x15c>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	429a      	cmp	r2, r3
 8005258:	d348      	bcc.n	80052ec <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800525a:	4b36      	ldr	r3, [pc, #216]	@ (8005334 <xTaskIncrementTick+0x150>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d104      	bne.n	800526e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005264:	4b36      	ldr	r3, [pc, #216]	@ (8005340 <xTaskIncrementTick+0x15c>)
 8005266:	f04f 32ff 	mov.w	r2, #4294967295
 800526a:	601a      	str	r2, [r3, #0]
					break;
 800526c:	e03e      	b.n	80052ec <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800526e:	4b31      	ldr	r3, [pc, #196]	@ (8005334 <xTaskIncrementTick+0x150>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	429a      	cmp	r2, r3
 8005284:	d203      	bcs.n	800528e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005286:	4a2e      	ldr	r2, [pc, #184]	@ (8005340 <xTaskIncrementTick+0x15c>)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800528c:	e02e      	b.n	80052ec <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	3304      	adds	r3, #4
 8005292:	4618      	mov	r0, r3
 8005294:	f7ff fca1 	bl	8004bda <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800529c:	2b00      	cmp	r3, #0
 800529e:	d004      	beq.n	80052aa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	3318      	adds	r3, #24
 80052a4:	4618      	mov	r0, r3
 80052a6:	f7ff fc98 	bl	8004bda <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ae:	2201      	movs	r2, #1
 80052b0:	409a      	lsls	r2, r3
 80052b2:	4b24      	ldr	r3, [pc, #144]	@ (8005344 <xTaskIncrementTick+0x160>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	4a22      	ldr	r2, [pc, #136]	@ (8005344 <xTaskIncrementTick+0x160>)
 80052ba:	6013      	str	r3, [r2, #0]
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052c0:	4613      	mov	r3, r2
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	4413      	add	r3, r2
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	4a1f      	ldr	r2, [pc, #124]	@ (8005348 <xTaskIncrementTick+0x164>)
 80052ca:	441a      	add	r2, r3
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	3304      	adds	r3, #4
 80052d0:	4619      	mov	r1, r3
 80052d2:	4610      	mov	r0, r2
 80052d4:	f7ff fc24 	bl	8004b20 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052dc:	4b1b      	ldr	r3, [pc, #108]	@ (800534c <xTaskIncrementTick+0x168>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d3b9      	bcc.n	800525a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80052e6:	2301      	movs	r3, #1
 80052e8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052ea:	e7b6      	b.n	800525a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80052ec:	4b17      	ldr	r3, [pc, #92]	@ (800534c <xTaskIncrementTick+0x168>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052f2:	4915      	ldr	r1, [pc, #84]	@ (8005348 <xTaskIncrementTick+0x164>)
 80052f4:	4613      	mov	r3, r2
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	4413      	add	r3, r2
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	440b      	add	r3, r1
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d901      	bls.n	8005308 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005304:	2301      	movs	r3, #1
 8005306:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005308:	4b11      	ldr	r3, [pc, #68]	@ (8005350 <xTaskIncrementTick+0x16c>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d007      	beq.n	8005320 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005310:	2301      	movs	r3, #1
 8005312:	617b      	str	r3, [r7, #20]
 8005314:	e004      	b.n	8005320 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005316:	4b0f      	ldr	r3, [pc, #60]	@ (8005354 <xTaskIncrementTick+0x170>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	3301      	adds	r3, #1
 800531c:	4a0d      	ldr	r2, [pc, #52]	@ (8005354 <xTaskIncrementTick+0x170>)
 800531e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005320:	697b      	ldr	r3, [r7, #20]
}
 8005322:	4618      	mov	r0, r3
 8005324:	3718      	adds	r7, #24
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	bf00      	nop
 800532c:	20000688 	.word	0x20000688
 8005330:	20000664 	.word	0x20000664
 8005334:	20000618 	.word	0x20000618
 8005338:	2000061c 	.word	0x2000061c
 800533c:	20000678 	.word	0x20000678
 8005340:	20000680 	.word	0x20000680
 8005344:	20000668 	.word	0x20000668
 8005348:	20000564 	.word	0x20000564
 800534c:	20000560 	.word	0x20000560
 8005350:	20000674 	.word	0x20000674
 8005354:	20000670 	.word	0x20000670

08005358 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005358:	b480      	push	{r7}
 800535a:	b087      	sub	sp, #28
 800535c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800535e:	4b27      	ldr	r3, [pc, #156]	@ (80053fc <vTaskSwitchContext+0xa4>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d003      	beq.n	800536e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005366:	4b26      	ldr	r3, [pc, #152]	@ (8005400 <vTaskSwitchContext+0xa8>)
 8005368:	2201      	movs	r2, #1
 800536a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800536c:	e040      	b.n	80053f0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800536e:	4b24      	ldr	r3, [pc, #144]	@ (8005400 <vTaskSwitchContext+0xa8>)
 8005370:	2200      	movs	r2, #0
 8005372:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005374:	4b23      	ldr	r3, [pc, #140]	@ (8005404 <vTaskSwitchContext+0xac>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	fab3 f383 	clz	r3, r3
 8005380:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005382:	7afb      	ldrb	r3, [r7, #11]
 8005384:	f1c3 031f 	rsb	r3, r3, #31
 8005388:	617b      	str	r3, [r7, #20]
 800538a:	491f      	ldr	r1, [pc, #124]	@ (8005408 <vTaskSwitchContext+0xb0>)
 800538c:	697a      	ldr	r2, [r7, #20]
 800538e:	4613      	mov	r3, r2
 8005390:	009b      	lsls	r3, r3, #2
 8005392:	4413      	add	r3, r2
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	440b      	add	r3, r1
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d10b      	bne.n	80053b6 <vTaskSwitchContext+0x5e>
	__asm volatile
 800539e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a2:	f383 8811 	msr	BASEPRI, r3
 80053a6:	f3bf 8f6f 	isb	sy
 80053aa:	f3bf 8f4f 	dsb	sy
 80053ae:	607b      	str	r3, [r7, #4]
}
 80053b0:	bf00      	nop
 80053b2:	bf00      	nop
 80053b4:	e7fd      	b.n	80053b2 <vTaskSwitchContext+0x5a>
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	4613      	mov	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	4413      	add	r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	4a11      	ldr	r2, [pc, #68]	@ (8005408 <vTaskSwitchContext+0xb0>)
 80053c2:	4413      	add	r3, r2
 80053c4:	613b      	str	r3, [r7, #16]
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	685a      	ldr	r2, [r3, #4]
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	605a      	str	r2, [r3, #4]
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	685a      	ldr	r2, [r3, #4]
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	3308      	adds	r3, #8
 80053d8:	429a      	cmp	r2, r3
 80053da:	d104      	bne.n	80053e6 <vTaskSwitchContext+0x8e>
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	685a      	ldr	r2, [r3, #4]
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	605a      	str	r2, [r3, #4]
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	4a07      	ldr	r2, [pc, #28]	@ (800540c <vTaskSwitchContext+0xb4>)
 80053ee:	6013      	str	r3, [r2, #0]
}
 80053f0:	bf00      	nop
 80053f2:	371c      	adds	r7, #28
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr
 80053fc:	20000688 	.word	0x20000688
 8005400:	20000674 	.word	0x20000674
 8005404:	20000668 	.word	0x20000668
 8005408:	20000564 	.word	0x20000564
 800540c:	20000560 	.word	0x20000560

08005410 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b082      	sub	sp, #8
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005418:	f000 f852 	bl	80054c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800541c:	4b06      	ldr	r3, [pc, #24]	@ (8005438 <prvIdleTask+0x28>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2b01      	cmp	r3, #1
 8005422:	d9f9      	bls.n	8005418 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005424:	4b05      	ldr	r3, [pc, #20]	@ (800543c <prvIdleTask+0x2c>)
 8005426:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800542a:	601a      	str	r2, [r3, #0]
 800542c:	f3bf 8f4f 	dsb	sy
 8005430:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005434:	e7f0      	b.n	8005418 <prvIdleTask+0x8>
 8005436:	bf00      	nop
 8005438:	20000564 	.word	0x20000564
 800543c:	e000ed04 	.word	0xe000ed04

08005440 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005446:	2300      	movs	r3, #0
 8005448:	607b      	str	r3, [r7, #4]
 800544a:	e00c      	b.n	8005466 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	4613      	mov	r3, r2
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	4413      	add	r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	4a12      	ldr	r2, [pc, #72]	@ (80054a0 <prvInitialiseTaskLists+0x60>)
 8005458:	4413      	add	r3, r2
 800545a:	4618      	mov	r0, r3
 800545c:	f7ff fb33 	bl	8004ac6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	3301      	adds	r3, #1
 8005464:	607b      	str	r3, [r7, #4]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2b06      	cmp	r3, #6
 800546a:	d9ef      	bls.n	800544c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800546c:	480d      	ldr	r0, [pc, #52]	@ (80054a4 <prvInitialiseTaskLists+0x64>)
 800546e:	f7ff fb2a 	bl	8004ac6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005472:	480d      	ldr	r0, [pc, #52]	@ (80054a8 <prvInitialiseTaskLists+0x68>)
 8005474:	f7ff fb27 	bl	8004ac6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005478:	480c      	ldr	r0, [pc, #48]	@ (80054ac <prvInitialiseTaskLists+0x6c>)
 800547a:	f7ff fb24 	bl	8004ac6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800547e:	480c      	ldr	r0, [pc, #48]	@ (80054b0 <prvInitialiseTaskLists+0x70>)
 8005480:	f7ff fb21 	bl	8004ac6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005484:	480b      	ldr	r0, [pc, #44]	@ (80054b4 <prvInitialiseTaskLists+0x74>)
 8005486:	f7ff fb1e 	bl	8004ac6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800548a:	4b0b      	ldr	r3, [pc, #44]	@ (80054b8 <prvInitialiseTaskLists+0x78>)
 800548c:	4a05      	ldr	r2, [pc, #20]	@ (80054a4 <prvInitialiseTaskLists+0x64>)
 800548e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005490:	4b0a      	ldr	r3, [pc, #40]	@ (80054bc <prvInitialiseTaskLists+0x7c>)
 8005492:	4a05      	ldr	r2, [pc, #20]	@ (80054a8 <prvInitialiseTaskLists+0x68>)
 8005494:	601a      	str	r2, [r3, #0]
}
 8005496:	bf00      	nop
 8005498:	3708      	adds	r7, #8
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	20000564 	.word	0x20000564
 80054a4:	200005f0 	.word	0x200005f0
 80054a8:	20000604 	.word	0x20000604
 80054ac:	20000620 	.word	0x20000620
 80054b0:	20000634 	.word	0x20000634
 80054b4:	2000064c 	.word	0x2000064c
 80054b8:	20000618 	.word	0x20000618
 80054bc:	2000061c 	.word	0x2000061c

080054c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80054c6:	e019      	b.n	80054fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80054c8:	f000 fa2e 	bl	8005928 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054cc:	4b10      	ldr	r3, [pc, #64]	@ (8005510 <prvCheckTasksWaitingTermination+0x50>)
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	3304      	adds	r3, #4
 80054d8:	4618      	mov	r0, r3
 80054da:	f7ff fb7e 	bl	8004bda <uxListRemove>
				--uxCurrentNumberOfTasks;
 80054de:	4b0d      	ldr	r3, [pc, #52]	@ (8005514 <prvCheckTasksWaitingTermination+0x54>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	3b01      	subs	r3, #1
 80054e4:	4a0b      	ldr	r2, [pc, #44]	@ (8005514 <prvCheckTasksWaitingTermination+0x54>)
 80054e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80054e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005518 <prvCheckTasksWaitingTermination+0x58>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	3b01      	subs	r3, #1
 80054ee:	4a0a      	ldr	r2, [pc, #40]	@ (8005518 <prvCheckTasksWaitingTermination+0x58>)
 80054f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80054f2:	f000 fa4b 	bl	800598c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f810 	bl	800551c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80054fc:	4b06      	ldr	r3, [pc, #24]	@ (8005518 <prvCheckTasksWaitingTermination+0x58>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d1e1      	bne.n	80054c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005504:	bf00      	nop
 8005506:	bf00      	nop
 8005508:	3708      	adds	r7, #8
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	20000634 	.word	0x20000634
 8005514:	20000660 	.word	0x20000660
 8005518:	20000648 	.word	0x20000648

0800551c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800552a:	2b00      	cmp	r3, #0
 800552c:	d108      	bne.n	8005540 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005532:	4618      	mov	r0, r3
 8005534:	f000 fba6 	bl	8005c84 <vPortFree>
				vPortFree( pxTCB );
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 fba3 	bl	8005c84 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800553e:	e019      	b.n	8005574 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005546:	2b01      	cmp	r3, #1
 8005548:	d103      	bne.n	8005552 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 fb9a 	bl	8005c84 <vPortFree>
	}
 8005550:	e010      	b.n	8005574 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005558:	2b02      	cmp	r3, #2
 800555a:	d00b      	beq.n	8005574 <prvDeleteTCB+0x58>
	__asm volatile
 800555c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005560:	f383 8811 	msr	BASEPRI, r3
 8005564:	f3bf 8f6f 	isb	sy
 8005568:	f3bf 8f4f 	dsb	sy
 800556c:	60fb      	str	r3, [r7, #12]
}
 800556e:	bf00      	nop
 8005570:	bf00      	nop
 8005572:	e7fd      	b.n	8005570 <prvDeleteTCB+0x54>
	}
 8005574:	bf00      	nop
 8005576:	3710      	adds	r7, #16
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005582:	4b0c      	ldr	r3, [pc, #48]	@ (80055b4 <prvResetNextTaskUnblockTime+0x38>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d104      	bne.n	8005596 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800558c:	4b0a      	ldr	r3, [pc, #40]	@ (80055b8 <prvResetNextTaskUnblockTime+0x3c>)
 800558e:	f04f 32ff 	mov.w	r2, #4294967295
 8005592:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005594:	e008      	b.n	80055a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005596:	4b07      	ldr	r3, [pc, #28]	@ (80055b4 <prvResetNextTaskUnblockTime+0x38>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	4a04      	ldr	r2, [pc, #16]	@ (80055b8 <prvResetNextTaskUnblockTime+0x3c>)
 80055a6:	6013      	str	r3, [r2, #0]
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr
 80055b4:	20000618 	.word	0x20000618
 80055b8:	20000680 	.word	0x20000680

080055bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80055bc:	b480      	push	{r7}
 80055be:	b083      	sub	sp, #12
 80055c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80055c2:	4b0b      	ldr	r3, [pc, #44]	@ (80055f0 <xTaskGetSchedulerState+0x34>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d102      	bne.n	80055d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80055ca:	2301      	movs	r3, #1
 80055cc:	607b      	str	r3, [r7, #4]
 80055ce:	e008      	b.n	80055e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055d0:	4b08      	ldr	r3, [pc, #32]	@ (80055f4 <xTaskGetSchedulerState+0x38>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d102      	bne.n	80055de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80055d8:	2302      	movs	r3, #2
 80055da:	607b      	str	r3, [r7, #4]
 80055dc:	e001      	b.n	80055e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80055de:	2300      	movs	r3, #0
 80055e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80055e2:	687b      	ldr	r3, [r7, #4]
	}
 80055e4:	4618      	mov	r0, r3
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr
 80055f0:	2000066c 	.word	0x2000066c
 80055f4:	20000688 	.word	0x20000688

080055f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005602:	4b29      	ldr	r3, [pc, #164]	@ (80056a8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005608:	4b28      	ldr	r3, [pc, #160]	@ (80056ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	3304      	adds	r3, #4
 800560e:	4618      	mov	r0, r3
 8005610:	f7ff fae3 	bl	8004bda <uxListRemove>
 8005614:	4603      	mov	r3, r0
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10b      	bne.n	8005632 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800561a:	4b24      	ldr	r3, [pc, #144]	@ (80056ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005620:	2201      	movs	r2, #1
 8005622:	fa02 f303 	lsl.w	r3, r2, r3
 8005626:	43da      	mvns	r2, r3
 8005628:	4b21      	ldr	r3, [pc, #132]	@ (80056b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4013      	ands	r3, r2
 800562e:	4a20      	ldr	r2, [pc, #128]	@ (80056b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005630:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005638:	d10a      	bne.n	8005650 <prvAddCurrentTaskToDelayedList+0x58>
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d007      	beq.n	8005650 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005640:	4b1a      	ldr	r3, [pc, #104]	@ (80056ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	3304      	adds	r3, #4
 8005646:	4619      	mov	r1, r3
 8005648:	481a      	ldr	r0, [pc, #104]	@ (80056b4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800564a:	f7ff fa69 	bl	8004b20 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800564e:	e026      	b.n	800569e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4413      	add	r3, r2
 8005656:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005658:	4b14      	ldr	r3, [pc, #80]	@ (80056ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68ba      	ldr	r2, [r7, #8]
 800565e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	429a      	cmp	r2, r3
 8005666:	d209      	bcs.n	800567c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005668:	4b13      	ldr	r3, [pc, #76]	@ (80056b8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	4b0f      	ldr	r3, [pc, #60]	@ (80056ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	3304      	adds	r3, #4
 8005672:	4619      	mov	r1, r3
 8005674:	4610      	mov	r0, r2
 8005676:	f7ff fa77 	bl	8004b68 <vListInsert>
}
 800567a:	e010      	b.n	800569e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800567c:	4b0f      	ldr	r3, [pc, #60]	@ (80056bc <prvAddCurrentTaskToDelayedList+0xc4>)
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	4b0a      	ldr	r3, [pc, #40]	@ (80056ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	3304      	adds	r3, #4
 8005686:	4619      	mov	r1, r3
 8005688:	4610      	mov	r0, r2
 800568a:	f7ff fa6d 	bl	8004b68 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800568e:	4b0c      	ldr	r3, [pc, #48]	@ (80056c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	429a      	cmp	r2, r3
 8005696:	d202      	bcs.n	800569e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005698:	4a09      	ldr	r2, [pc, #36]	@ (80056c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	6013      	str	r3, [r2, #0]
}
 800569e:	bf00      	nop
 80056a0:	3710      	adds	r7, #16
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	20000664 	.word	0x20000664
 80056ac:	20000560 	.word	0x20000560
 80056b0:	20000668 	.word	0x20000668
 80056b4:	2000064c 	.word	0x2000064c
 80056b8:	2000061c 	.word	0x2000061c
 80056bc:	20000618 	.word	0x20000618
 80056c0:	20000680 	.word	0x20000680

080056c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80056c4:	b480      	push	{r7}
 80056c6:	b085      	sub	sp, #20
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	3b04      	subs	r3, #4
 80056d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80056dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	3b04      	subs	r3, #4
 80056e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	f023 0201 	bic.w	r2, r3, #1
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	3b04      	subs	r3, #4
 80056f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80056f4:	4a0c      	ldr	r2, [pc, #48]	@ (8005728 <pxPortInitialiseStack+0x64>)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	3b14      	subs	r3, #20
 80056fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	3b04      	subs	r3, #4
 800570a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f06f 0202 	mvn.w	r2, #2
 8005712:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	3b20      	subs	r3, #32
 8005718:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800571a:	68fb      	ldr	r3, [r7, #12]
}
 800571c:	4618      	mov	r0, r3
 800571e:	3714      	adds	r7, #20
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr
 8005728:	0800572d 	.word	0x0800572d

0800572c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800572c:	b480      	push	{r7}
 800572e:	b085      	sub	sp, #20
 8005730:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005732:	2300      	movs	r3, #0
 8005734:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005736:	4b13      	ldr	r3, [pc, #76]	@ (8005784 <prvTaskExitError+0x58>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800573e:	d00b      	beq.n	8005758 <prvTaskExitError+0x2c>
	__asm volatile
 8005740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005744:	f383 8811 	msr	BASEPRI, r3
 8005748:	f3bf 8f6f 	isb	sy
 800574c:	f3bf 8f4f 	dsb	sy
 8005750:	60fb      	str	r3, [r7, #12]
}
 8005752:	bf00      	nop
 8005754:	bf00      	nop
 8005756:	e7fd      	b.n	8005754 <prvTaskExitError+0x28>
	__asm volatile
 8005758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800575c:	f383 8811 	msr	BASEPRI, r3
 8005760:	f3bf 8f6f 	isb	sy
 8005764:	f3bf 8f4f 	dsb	sy
 8005768:	60bb      	str	r3, [r7, #8]
}
 800576a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800576c:	bf00      	nop
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d0fc      	beq.n	800576e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005774:	bf00      	nop
 8005776:	bf00      	nop
 8005778:	3714      	adds	r7, #20
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	20000020 	.word	0x20000020
	...

08005790 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005790:	4b07      	ldr	r3, [pc, #28]	@ (80057b0 <pxCurrentTCBConst2>)
 8005792:	6819      	ldr	r1, [r3, #0]
 8005794:	6808      	ldr	r0, [r1, #0]
 8005796:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800579a:	f380 8809 	msr	PSP, r0
 800579e:	f3bf 8f6f 	isb	sy
 80057a2:	f04f 0000 	mov.w	r0, #0
 80057a6:	f380 8811 	msr	BASEPRI, r0
 80057aa:	4770      	bx	lr
 80057ac:	f3af 8000 	nop.w

080057b0 <pxCurrentTCBConst2>:
 80057b0:	20000560 	.word	0x20000560
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80057b4:	bf00      	nop
 80057b6:	bf00      	nop

080057b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80057b8:	4808      	ldr	r0, [pc, #32]	@ (80057dc <prvPortStartFirstTask+0x24>)
 80057ba:	6800      	ldr	r0, [r0, #0]
 80057bc:	6800      	ldr	r0, [r0, #0]
 80057be:	f380 8808 	msr	MSP, r0
 80057c2:	f04f 0000 	mov.w	r0, #0
 80057c6:	f380 8814 	msr	CONTROL, r0
 80057ca:	b662      	cpsie	i
 80057cc:	b661      	cpsie	f
 80057ce:	f3bf 8f4f 	dsb	sy
 80057d2:	f3bf 8f6f 	isb	sy
 80057d6:	df00      	svc	0
 80057d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80057da:	bf00      	nop
 80057dc:	e000ed08 	.word	0xe000ed08

080057e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80057e6:	4b47      	ldr	r3, [pc, #284]	@ (8005904 <xPortStartScheduler+0x124>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a47      	ldr	r2, [pc, #284]	@ (8005908 <xPortStartScheduler+0x128>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d10b      	bne.n	8005808 <xPortStartScheduler+0x28>
	__asm volatile
 80057f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f4:	f383 8811 	msr	BASEPRI, r3
 80057f8:	f3bf 8f6f 	isb	sy
 80057fc:	f3bf 8f4f 	dsb	sy
 8005800:	60fb      	str	r3, [r7, #12]
}
 8005802:	bf00      	nop
 8005804:	bf00      	nop
 8005806:	e7fd      	b.n	8005804 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005808:	4b3e      	ldr	r3, [pc, #248]	@ (8005904 <xPortStartScheduler+0x124>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a3f      	ldr	r2, [pc, #252]	@ (800590c <xPortStartScheduler+0x12c>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d10b      	bne.n	800582a <xPortStartScheduler+0x4a>
	__asm volatile
 8005812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005816:	f383 8811 	msr	BASEPRI, r3
 800581a:	f3bf 8f6f 	isb	sy
 800581e:	f3bf 8f4f 	dsb	sy
 8005822:	613b      	str	r3, [r7, #16]
}
 8005824:	bf00      	nop
 8005826:	bf00      	nop
 8005828:	e7fd      	b.n	8005826 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800582a:	4b39      	ldr	r3, [pc, #228]	@ (8005910 <xPortStartScheduler+0x130>)
 800582c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	b2db      	uxtb	r3, r3
 8005834:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	22ff      	movs	r2, #255	@ 0xff
 800583a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	b2db      	uxtb	r3, r3
 8005842:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005844:	78fb      	ldrb	r3, [r7, #3]
 8005846:	b2db      	uxtb	r3, r3
 8005848:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800584c:	b2da      	uxtb	r2, r3
 800584e:	4b31      	ldr	r3, [pc, #196]	@ (8005914 <xPortStartScheduler+0x134>)
 8005850:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005852:	4b31      	ldr	r3, [pc, #196]	@ (8005918 <xPortStartScheduler+0x138>)
 8005854:	2207      	movs	r2, #7
 8005856:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005858:	e009      	b.n	800586e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800585a:	4b2f      	ldr	r3, [pc, #188]	@ (8005918 <xPortStartScheduler+0x138>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	3b01      	subs	r3, #1
 8005860:	4a2d      	ldr	r2, [pc, #180]	@ (8005918 <xPortStartScheduler+0x138>)
 8005862:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005864:	78fb      	ldrb	r3, [r7, #3]
 8005866:	b2db      	uxtb	r3, r3
 8005868:	005b      	lsls	r3, r3, #1
 800586a:	b2db      	uxtb	r3, r3
 800586c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800586e:	78fb      	ldrb	r3, [r7, #3]
 8005870:	b2db      	uxtb	r3, r3
 8005872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005876:	2b80      	cmp	r3, #128	@ 0x80
 8005878:	d0ef      	beq.n	800585a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800587a:	4b27      	ldr	r3, [pc, #156]	@ (8005918 <xPortStartScheduler+0x138>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f1c3 0307 	rsb	r3, r3, #7
 8005882:	2b04      	cmp	r3, #4
 8005884:	d00b      	beq.n	800589e <xPortStartScheduler+0xbe>
	__asm volatile
 8005886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800588a:	f383 8811 	msr	BASEPRI, r3
 800588e:	f3bf 8f6f 	isb	sy
 8005892:	f3bf 8f4f 	dsb	sy
 8005896:	60bb      	str	r3, [r7, #8]
}
 8005898:	bf00      	nop
 800589a:	bf00      	nop
 800589c:	e7fd      	b.n	800589a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800589e:	4b1e      	ldr	r3, [pc, #120]	@ (8005918 <xPortStartScheduler+0x138>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	021b      	lsls	r3, r3, #8
 80058a4:	4a1c      	ldr	r2, [pc, #112]	@ (8005918 <xPortStartScheduler+0x138>)
 80058a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80058a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005918 <xPortStartScheduler+0x138>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80058b0:	4a19      	ldr	r2, [pc, #100]	@ (8005918 <xPortStartScheduler+0x138>)
 80058b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	b2da      	uxtb	r2, r3
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80058bc:	4b17      	ldr	r3, [pc, #92]	@ (800591c <xPortStartScheduler+0x13c>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a16      	ldr	r2, [pc, #88]	@ (800591c <xPortStartScheduler+0x13c>)
 80058c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80058c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80058c8:	4b14      	ldr	r3, [pc, #80]	@ (800591c <xPortStartScheduler+0x13c>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a13      	ldr	r2, [pc, #76]	@ (800591c <xPortStartScheduler+0x13c>)
 80058ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80058d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80058d4:	f000 f8da 	bl	8005a8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80058d8:	4b11      	ldr	r3, [pc, #68]	@ (8005920 <xPortStartScheduler+0x140>)
 80058da:	2200      	movs	r2, #0
 80058dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80058de:	f000 f8f9 	bl	8005ad4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80058e2:	4b10      	ldr	r3, [pc, #64]	@ (8005924 <xPortStartScheduler+0x144>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a0f      	ldr	r2, [pc, #60]	@ (8005924 <xPortStartScheduler+0x144>)
 80058e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80058ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80058ee:	f7ff ff63 	bl	80057b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80058f2:	f7ff fd31 	bl	8005358 <vTaskSwitchContext>
	prvTaskExitError();
 80058f6:	f7ff ff19 	bl	800572c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3718      	adds	r7, #24
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}
 8005904:	e000ed00 	.word	0xe000ed00
 8005908:	410fc271 	.word	0x410fc271
 800590c:	410fc270 	.word	0x410fc270
 8005910:	e000e400 	.word	0xe000e400
 8005914:	2000068c 	.word	0x2000068c
 8005918:	20000690 	.word	0x20000690
 800591c:	e000ed20 	.word	0xe000ed20
 8005920:	20000020 	.word	0x20000020
 8005924:	e000ef34 	.word	0xe000ef34

08005928 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005928:	b480      	push	{r7}
 800592a:	b083      	sub	sp, #12
 800592c:	af00      	add	r7, sp, #0
	__asm volatile
 800592e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005932:	f383 8811 	msr	BASEPRI, r3
 8005936:	f3bf 8f6f 	isb	sy
 800593a:	f3bf 8f4f 	dsb	sy
 800593e:	607b      	str	r3, [r7, #4]
}
 8005940:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005942:	4b10      	ldr	r3, [pc, #64]	@ (8005984 <vPortEnterCritical+0x5c>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3301      	adds	r3, #1
 8005948:	4a0e      	ldr	r2, [pc, #56]	@ (8005984 <vPortEnterCritical+0x5c>)
 800594a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800594c:	4b0d      	ldr	r3, [pc, #52]	@ (8005984 <vPortEnterCritical+0x5c>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d110      	bne.n	8005976 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005954:	4b0c      	ldr	r3, [pc, #48]	@ (8005988 <vPortEnterCritical+0x60>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d00b      	beq.n	8005976 <vPortEnterCritical+0x4e>
	__asm volatile
 800595e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005962:	f383 8811 	msr	BASEPRI, r3
 8005966:	f3bf 8f6f 	isb	sy
 800596a:	f3bf 8f4f 	dsb	sy
 800596e:	603b      	str	r3, [r7, #0]
}
 8005970:	bf00      	nop
 8005972:	bf00      	nop
 8005974:	e7fd      	b.n	8005972 <vPortEnterCritical+0x4a>
	}
}
 8005976:	bf00      	nop
 8005978:	370c      	adds	r7, #12
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	20000020 	.word	0x20000020
 8005988:	e000ed04 	.word	0xe000ed04

0800598c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005992:	4b12      	ldr	r3, [pc, #72]	@ (80059dc <vPortExitCritical+0x50>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d10b      	bne.n	80059b2 <vPortExitCritical+0x26>
	__asm volatile
 800599a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800599e:	f383 8811 	msr	BASEPRI, r3
 80059a2:	f3bf 8f6f 	isb	sy
 80059a6:	f3bf 8f4f 	dsb	sy
 80059aa:	607b      	str	r3, [r7, #4]
}
 80059ac:	bf00      	nop
 80059ae:	bf00      	nop
 80059b0:	e7fd      	b.n	80059ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80059b2:	4b0a      	ldr	r3, [pc, #40]	@ (80059dc <vPortExitCritical+0x50>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	3b01      	subs	r3, #1
 80059b8:	4a08      	ldr	r2, [pc, #32]	@ (80059dc <vPortExitCritical+0x50>)
 80059ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80059bc:	4b07      	ldr	r3, [pc, #28]	@ (80059dc <vPortExitCritical+0x50>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d105      	bne.n	80059d0 <vPortExitCritical+0x44>
 80059c4:	2300      	movs	r3, #0
 80059c6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80059ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80059d0:	bf00      	nop
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr
 80059dc:	20000020 	.word	0x20000020

080059e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80059e0:	f3ef 8009 	mrs	r0, PSP
 80059e4:	f3bf 8f6f 	isb	sy
 80059e8:	4b15      	ldr	r3, [pc, #84]	@ (8005a40 <pxCurrentTCBConst>)
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	f01e 0f10 	tst.w	lr, #16
 80059f0:	bf08      	it	eq
 80059f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80059f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059fa:	6010      	str	r0, [r2, #0]
 80059fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005a00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005a04:	f380 8811 	msr	BASEPRI, r0
 8005a08:	f3bf 8f4f 	dsb	sy
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f7ff fca2 	bl	8005358 <vTaskSwitchContext>
 8005a14:	f04f 0000 	mov.w	r0, #0
 8005a18:	f380 8811 	msr	BASEPRI, r0
 8005a1c:	bc09      	pop	{r0, r3}
 8005a1e:	6819      	ldr	r1, [r3, #0]
 8005a20:	6808      	ldr	r0, [r1, #0]
 8005a22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a26:	f01e 0f10 	tst.w	lr, #16
 8005a2a:	bf08      	it	eq
 8005a2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005a30:	f380 8809 	msr	PSP, r0
 8005a34:	f3bf 8f6f 	isb	sy
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	f3af 8000 	nop.w

08005a40 <pxCurrentTCBConst>:
 8005a40:	20000560 	.word	0x20000560
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005a44:	bf00      	nop
 8005a46:	bf00      	nop

08005a48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b082      	sub	sp, #8
 8005a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8005a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a52:	f383 8811 	msr	BASEPRI, r3
 8005a56:	f3bf 8f6f 	isb	sy
 8005a5a:	f3bf 8f4f 	dsb	sy
 8005a5e:	607b      	str	r3, [r7, #4]
}
 8005a60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005a62:	f7ff fbbf 	bl	80051e4 <xTaskIncrementTick>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d003      	beq.n	8005a74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005a6c:	4b06      	ldr	r3, [pc, #24]	@ (8005a88 <xPortSysTickHandler+0x40>)
 8005a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a72:	601a      	str	r2, [r3, #0]
 8005a74:	2300      	movs	r3, #0
 8005a76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	f383 8811 	msr	BASEPRI, r3
}
 8005a7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005a80:	bf00      	nop
 8005a82:	3708      	adds	r7, #8
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	e000ed04 	.word	0xe000ed04

08005a8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005a90:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac0 <vPortSetupTimerInterrupt+0x34>)
 8005a92:	2200      	movs	r2, #0
 8005a94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005a96:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac4 <vPortSetupTimerInterrupt+0x38>)
 8005a98:	2200      	movs	r2, #0
 8005a9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8005ac8 <vPortSetupTimerInterrupt+0x3c>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8005acc <vPortSetupTimerInterrupt+0x40>)
 8005aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa6:	099b      	lsrs	r3, r3, #6
 8005aa8:	4a09      	ldr	r2, [pc, #36]	@ (8005ad0 <vPortSetupTimerInterrupt+0x44>)
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005aae:	4b04      	ldr	r3, [pc, #16]	@ (8005ac0 <vPortSetupTimerInterrupt+0x34>)
 8005ab0:	2207      	movs	r2, #7
 8005ab2:	601a      	str	r2, [r3, #0]
}
 8005ab4:	bf00      	nop
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	e000e010 	.word	0xe000e010
 8005ac4:	e000e018 	.word	0xe000e018
 8005ac8:	20000014 	.word	0x20000014
 8005acc:	10624dd3 	.word	0x10624dd3
 8005ad0:	e000e014 	.word	0xe000e014

08005ad4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005ad4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005ae4 <vPortEnableVFP+0x10>
 8005ad8:	6801      	ldr	r1, [r0, #0]
 8005ada:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005ade:	6001      	str	r1, [r0, #0]
 8005ae0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005ae2:	bf00      	nop
 8005ae4:	e000ed88 	.word	0xe000ed88

08005ae8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b08a      	sub	sp, #40	@ 0x28
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005af0:	2300      	movs	r3, #0
 8005af2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005af4:	f7ff faca 	bl	800508c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005af8:	4b5c      	ldr	r3, [pc, #368]	@ (8005c6c <pvPortMalloc+0x184>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d101      	bne.n	8005b04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005b00:	f000 f924 	bl	8005d4c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005b04:	4b5a      	ldr	r3, [pc, #360]	@ (8005c70 <pvPortMalloc+0x188>)
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f040 8095 	bne.w	8005c3c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d01e      	beq.n	8005b56 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005b18:	2208      	movs	r2, #8
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4413      	add	r3, r2
 8005b1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f003 0307 	and.w	r3, r3, #7
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d015      	beq.n	8005b56 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f023 0307 	bic.w	r3, r3, #7
 8005b30:	3308      	adds	r3, #8
 8005b32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	f003 0307 	and.w	r3, r3, #7
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d00b      	beq.n	8005b56 <pvPortMalloc+0x6e>
	__asm volatile
 8005b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b42:	f383 8811 	msr	BASEPRI, r3
 8005b46:	f3bf 8f6f 	isb	sy
 8005b4a:	f3bf 8f4f 	dsb	sy
 8005b4e:	617b      	str	r3, [r7, #20]
}
 8005b50:	bf00      	nop
 8005b52:	bf00      	nop
 8005b54:	e7fd      	b.n	8005b52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d06f      	beq.n	8005c3c <pvPortMalloc+0x154>
 8005b5c:	4b45      	ldr	r3, [pc, #276]	@ (8005c74 <pvPortMalloc+0x18c>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d86a      	bhi.n	8005c3c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005b66:	4b44      	ldr	r3, [pc, #272]	@ (8005c78 <pvPortMalloc+0x190>)
 8005b68:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005b6a:	4b43      	ldr	r3, [pc, #268]	@ (8005c78 <pvPortMalloc+0x190>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b70:	e004      	b.n	8005b7c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b74:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d903      	bls.n	8005b8e <pvPortMalloc+0xa6>
 8005b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1f1      	bne.n	8005b72 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005b8e:	4b37      	ldr	r3, [pc, #220]	@ (8005c6c <pvPortMalloc+0x184>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d051      	beq.n	8005c3c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005b98:	6a3b      	ldr	r3, [r7, #32]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	2208      	movs	r2, #8
 8005b9e:	4413      	add	r3, r2
 8005ba0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	6a3b      	ldr	r3, [r7, #32]
 8005ba8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bac:	685a      	ldr	r2, [r3, #4]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	1ad2      	subs	r2, r2, r3
 8005bb2:	2308      	movs	r3, #8
 8005bb4:	005b      	lsls	r3, r3, #1
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d920      	bls.n	8005bfc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005bba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	4413      	add	r3, r2
 8005bc0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	f003 0307 	and.w	r3, r3, #7
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00b      	beq.n	8005be4 <pvPortMalloc+0xfc>
	__asm volatile
 8005bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd0:	f383 8811 	msr	BASEPRI, r3
 8005bd4:	f3bf 8f6f 	isb	sy
 8005bd8:	f3bf 8f4f 	dsb	sy
 8005bdc:	613b      	str	r3, [r7, #16]
}
 8005bde:	bf00      	nop
 8005be0:	bf00      	nop
 8005be2:	e7fd      	b.n	8005be0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be6:	685a      	ldr	r2, [r3, #4]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	1ad2      	subs	r2, r2, r3
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005bf6:	69b8      	ldr	r0, [r7, #24]
 8005bf8:	f000 f90a 	bl	8005e10 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8005c74 <pvPortMalloc+0x18c>)
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	1ad3      	subs	r3, r2, r3
 8005c06:	4a1b      	ldr	r2, [pc, #108]	@ (8005c74 <pvPortMalloc+0x18c>)
 8005c08:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005c0a:	4b1a      	ldr	r3, [pc, #104]	@ (8005c74 <pvPortMalloc+0x18c>)
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8005c7c <pvPortMalloc+0x194>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d203      	bcs.n	8005c1e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005c16:	4b17      	ldr	r3, [pc, #92]	@ (8005c74 <pvPortMalloc+0x18c>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a18      	ldr	r2, [pc, #96]	@ (8005c7c <pvPortMalloc+0x194>)
 8005c1c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	4b13      	ldr	r3, [pc, #76]	@ (8005c70 <pvPortMalloc+0x188>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	431a      	orrs	r2, r3
 8005c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2e:	2200      	movs	r2, #0
 8005c30:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005c32:	4b13      	ldr	r3, [pc, #76]	@ (8005c80 <pvPortMalloc+0x198>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	3301      	adds	r3, #1
 8005c38:	4a11      	ldr	r2, [pc, #68]	@ (8005c80 <pvPortMalloc+0x198>)
 8005c3a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005c3c:	f7ff fa34 	bl	80050a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	f003 0307 	and.w	r3, r3, #7
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00b      	beq.n	8005c62 <pvPortMalloc+0x17a>
	__asm volatile
 8005c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c4e:	f383 8811 	msr	BASEPRI, r3
 8005c52:	f3bf 8f6f 	isb	sy
 8005c56:	f3bf 8f4f 	dsb	sy
 8005c5a:	60fb      	str	r3, [r7, #12]
}
 8005c5c:	bf00      	nop
 8005c5e:	bf00      	nop
 8005c60:	e7fd      	b.n	8005c5e <pvPortMalloc+0x176>
	return pvReturn;
 8005c62:	69fb      	ldr	r3, [r7, #28]
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3728      	adds	r7, #40	@ 0x28
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	2000429c 	.word	0x2000429c
 8005c70:	200042b0 	.word	0x200042b0
 8005c74:	200042a0 	.word	0x200042a0
 8005c78:	20004294 	.word	0x20004294
 8005c7c:	200042a4 	.word	0x200042a4
 8005c80:	200042a8 	.word	0x200042a8

08005c84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b086      	sub	sp, #24
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d04f      	beq.n	8005d36 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005c96:	2308      	movs	r3, #8
 8005c98:	425b      	negs	r3, r3
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	685a      	ldr	r2, [r3, #4]
 8005ca8:	4b25      	ldr	r3, [pc, #148]	@ (8005d40 <vPortFree+0xbc>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4013      	ands	r3, r2
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d10b      	bne.n	8005cca <vPortFree+0x46>
	__asm volatile
 8005cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb6:	f383 8811 	msr	BASEPRI, r3
 8005cba:	f3bf 8f6f 	isb	sy
 8005cbe:	f3bf 8f4f 	dsb	sy
 8005cc2:	60fb      	str	r3, [r7, #12]
}
 8005cc4:	bf00      	nop
 8005cc6:	bf00      	nop
 8005cc8:	e7fd      	b.n	8005cc6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d00b      	beq.n	8005cea <vPortFree+0x66>
	__asm volatile
 8005cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cd6:	f383 8811 	msr	BASEPRI, r3
 8005cda:	f3bf 8f6f 	isb	sy
 8005cde:	f3bf 8f4f 	dsb	sy
 8005ce2:	60bb      	str	r3, [r7, #8]
}
 8005ce4:	bf00      	nop
 8005ce6:	bf00      	nop
 8005ce8:	e7fd      	b.n	8005ce6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	4b14      	ldr	r3, [pc, #80]	@ (8005d40 <vPortFree+0xbc>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4013      	ands	r3, r2
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d01e      	beq.n	8005d36 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d11a      	bne.n	8005d36 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	685a      	ldr	r2, [r3, #4]
 8005d04:	4b0e      	ldr	r3, [pc, #56]	@ (8005d40 <vPortFree+0xbc>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	43db      	mvns	r3, r3
 8005d0a:	401a      	ands	r2, r3
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005d10:	f7ff f9bc 	bl	800508c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	685a      	ldr	r2, [r3, #4]
 8005d18:	4b0a      	ldr	r3, [pc, #40]	@ (8005d44 <vPortFree+0xc0>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4413      	add	r3, r2
 8005d1e:	4a09      	ldr	r2, [pc, #36]	@ (8005d44 <vPortFree+0xc0>)
 8005d20:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005d22:	6938      	ldr	r0, [r7, #16]
 8005d24:	f000 f874 	bl	8005e10 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005d28:	4b07      	ldr	r3, [pc, #28]	@ (8005d48 <vPortFree+0xc4>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	3301      	adds	r3, #1
 8005d2e:	4a06      	ldr	r2, [pc, #24]	@ (8005d48 <vPortFree+0xc4>)
 8005d30:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005d32:	f7ff f9b9 	bl	80050a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005d36:	bf00      	nop
 8005d38:	3718      	adds	r7, #24
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
 8005d3e:	bf00      	nop
 8005d40:	200042b0 	.word	0x200042b0
 8005d44:	200042a0 	.word	0x200042a0
 8005d48:	200042ac 	.word	0x200042ac

08005d4c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b085      	sub	sp, #20
 8005d50:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005d52:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005d56:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005d58:	4b27      	ldr	r3, [pc, #156]	@ (8005df8 <prvHeapInit+0xac>)
 8005d5a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f003 0307 	and.w	r3, r3, #7
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d00c      	beq.n	8005d80 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	3307      	adds	r3, #7
 8005d6a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f023 0307 	bic.w	r3, r3, #7
 8005d72:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005d74:	68ba      	ldr	r2, [r7, #8]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	4a1f      	ldr	r2, [pc, #124]	@ (8005df8 <prvHeapInit+0xac>)
 8005d7c:	4413      	add	r3, r2
 8005d7e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005d84:	4a1d      	ldr	r2, [pc, #116]	@ (8005dfc <prvHeapInit+0xb0>)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005d8a:	4b1c      	ldr	r3, [pc, #112]	@ (8005dfc <prvHeapInit+0xb0>)
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	68ba      	ldr	r2, [r7, #8]
 8005d94:	4413      	add	r3, r2
 8005d96:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005d98:	2208      	movs	r2, #8
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	1a9b      	subs	r3, r3, r2
 8005d9e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f023 0307 	bic.w	r3, r3, #7
 8005da6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	4a15      	ldr	r2, [pc, #84]	@ (8005e00 <prvHeapInit+0xb4>)
 8005dac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005dae:	4b14      	ldr	r3, [pc, #80]	@ (8005e00 <prvHeapInit+0xb4>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2200      	movs	r2, #0
 8005db4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005db6:	4b12      	ldr	r3, [pc, #72]	@ (8005e00 <prvHeapInit+0xb4>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	68fa      	ldr	r2, [r7, #12]
 8005dc6:	1ad2      	subs	r2, r2, r3
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8005e00 <prvHeapInit+0xb4>)
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	685b      	ldr	r3, [r3, #4]
 8005dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8005e04 <prvHeapInit+0xb8>)
 8005dda:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	4a09      	ldr	r2, [pc, #36]	@ (8005e08 <prvHeapInit+0xbc>)
 8005de2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005de4:	4b09      	ldr	r3, [pc, #36]	@ (8005e0c <prvHeapInit+0xc0>)
 8005de6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005dea:	601a      	str	r2, [r3, #0]
}
 8005dec:	bf00      	nop
 8005dee:	3714      	adds	r7, #20
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr
 8005df8:	20000694 	.word	0x20000694
 8005dfc:	20004294 	.word	0x20004294
 8005e00:	2000429c 	.word	0x2000429c
 8005e04:	200042a4 	.word	0x200042a4
 8005e08:	200042a0 	.word	0x200042a0
 8005e0c:	200042b0 	.word	0x200042b0

08005e10 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005e18:	4b28      	ldr	r3, [pc, #160]	@ (8005ebc <prvInsertBlockIntoFreeList+0xac>)
 8005e1a:	60fb      	str	r3, [r7, #12]
 8005e1c:	e002      	b.n	8005e24 <prvInsertBlockIntoFreeList+0x14>
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	60fb      	str	r3, [r7, #12]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d8f7      	bhi.n	8005e1e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	68ba      	ldr	r2, [r7, #8]
 8005e38:	4413      	add	r3, r2
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d108      	bne.n	8005e52 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	685a      	ldr	r2, [r3, #4]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	441a      	add	r2, r3
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	68ba      	ldr	r2, [r7, #8]
 8005e5c:	441a      	add	r2, r3
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d118      	bne.n	8005e98 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	4b15      	ldr	r3, [pc, #84]	@ (8005ec0 <prvInsertBlockIntoFreeList+0xb0>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d00d      	beq.n	8005e8e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	685a      	ldr	r2, [r3, #4]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	441a      	add	r2, r3
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	601a      	str	r2, [r3, #0]
 8005e8c:	e008      	b.n	8005ea0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec0 <prvInsertBlockIntoFreeList+0xb0>)
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	601a      	str	r2, [r3, #0]
 8005e96:	e003      	b.n	8005ea0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005ea0:	68fa      	ldr	r2, [r7, #12]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d002      	beq.n	8005eae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005eae:	bf00      	nop
 8005eb0:	3714      	adds	r7, #20
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr
 8005eba:	bf00      	nop
 8005ebc:	20004294 	.word	0x20004294
 8005ec0:	2000429c 	.word	0x2000429c

08005ec4 <std>:
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	b510      	push	{r4, lr}
 8005ec8:	4604      	mov	r4, r0
 8005eca:	e9c0 3300 	strd	r3, r3, [r0]
 8005ece:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ed2:	6083      	str	r3, [r0, #8]
 8005ed4:	8181      	strh	r1, [r0, #12]
 8005ed6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ed8:	81c2      	strh	r2, [r0, #14]
 8005eda:	6183      	str	r3, [r0, #24]
 8005edc:	4619      	mov	r1, r3
 8005ede:	2208      	movs	r2, #8
 8005ee0:	305c      	adds	r0, #92	@ 0x5c
 8005ee2:	f000 f9f9 	bl	80062d8 <memset>
 8005ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8005f1c <std+0x58>)
 8005ee8:	6263      	str	r3, [r4, #36]	@ 0x24
 8005eea:	4b0d      	ldr	r3, [pc, #52]	@ (8005f20 <std+0x5c>)
 8005eec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005eee:	4b0d      	ldr	r3, [pc, #52]	@ (8005f24 <std+0x60>)
 8005ef0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8005f28 <std+0x64>)
 8005ef4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8005f2c <std+0x68>)
 8005ef8:	6224      	str	r4, [r4, #32]
 8005efa:	429c      	cmp	r4, r3
 8005efc:	d006      	beq.n	8005f0c <std+0x48>
 8005efe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005f02:	4294      	cmp	r4, r2
 8005f04:	d002      	beq.n	8005f0c <std+0x48>
 8005f06:	33d0      	adds	r3, #208	@ 0xd0
 8005f08:	429c      	cmp	r4, r3
 8005f0a:	d105      	bne.n	8005f18 <std+0x54>
 8005f0c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005f10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f14:	f000 ba58 	b.w	80063c8 <__retarget_lock_init_recursive>
 8005f18:	bd10      	pop	{r4, pc}
 8005f1a:	bf00      	nop
 8005f1c:	08006129 	.word	0x08006129
 8005f20:	0800614b 	.word	0x0800614b
 8005f24:	08006183 	.word	0x08006183
 8005f28:	080061a7 	.word	0x080061a7
 8005f2c:	200042b4 	.word	0x200042b4

08005f30 <stdio_exit_handler>:
 8005f30:	4a02      	ldr	r2, [pc, #8]	@ (8005f3c <stdio_exit_handler+0xc>)
 8005f32:	4903      	ldr	r1, [pc, #12]	@ (8005f40 <stdio_exit_handler+0x10>)
 8005f34:	4803      	ldr	r0, [pc, #12]	@ (8005f44 <stdio_exit_handler+0x14>)
 8005f36:	f000 b869 	b.w	800600c <_fwalk_sglue>
 8005f3a:	bf00      	nop
 8005f3c:	20000024 	.word	0x20000024
 8005f40:	08006c65 	.word	0x08006c65
 8005f44:	20000034 	.word	0x20000034

08005f48 <cleanup_stdio>:
 8005f48:	6841      	ldr	r1, [r0, #4]
 8005f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8005f7c <cleanup_stdio+0x34>)
 8005f4c:	4299      	cmp	r1, r3
 8005f4e:	b510      	push	{r4, lr}
 8005f50:	4604      	mov	r4, r0
 8005f52:	d001      	beq.n	8005f58 <cleanup_stdio+0x10>
 8005f54:	f000 fe86 	bl	8006c64 <_fflush_r>
 8005f58:	68a1      	ldr	r1, [r4, #8]
 8005f5a:	4b09      	ldr	r3, [pc, #36]	@ (8005f80 <cleanup_stdio+0x38>)
 8005f5c:	4299      	cmp	r1, r3
 8005f5e:	d002      	beq.n	8005f66 <cleanup_stdio+0x1e>
 8005f60:	4620      	mov	r0, r4
 8005f62:	f000 fe7f 	bl	8006c64 <_fflush_r>
 8005f66:	68e1      	ldr	r1, [r4, #12]
 8005f68:	4b06      	ldr	r3, [pc, #24]	@ (8005f84 <cleanup_stdio+0x3c>)
 8005f6a:	4299      	cmp	r1, r3
 8005f6c:	d004      	beq.n	8005f78 <cleanup_stdio+0x30>
 8005f6e:	4620      	mov	r0, r4
 8005f70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f74:	f000 be76 	b.w	8006c64 <_fflush_r>
 8005f78:	bd10      	pop	{r4, pc}
 8005f7a:	bf00      	nop
 8005f7c:	200042b4 	.word	0x200042b4
 8005f80:	2000431c 	.word	0x2000431c
 8005f84:	20004384 	.word	0x20004384

08005f88 <global_stdio_init.part.0>:
 8005f88:	b510      	push	{r4, lr}
 8005f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8005fb8 <global_stdio_init.part.0+0x30>)
 8005f8c:	4c0b      	ldr	r4, [pc, #44]	@ (8005fbc <global_stdio_init.part.0+0x34>)
 8005f8e:	4a0c      	ldr	r2, [pc, #48]	@ (8005fc0 <global_stdio_init.part.0+0x38>)
 8005f90:	601a      	str	r2, [r3, #0]
 8005f92:	4620      	mov	r0, r4
 8005f94:	2200      	movs	r2, #0
 8005f96:	2104      	movs	r1, #4
 8005f98:	f7ff ff94 	bl	8005ec4 <std>
 8005f9c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	2109      	movs	r1, #9
 8005fa4:	f7ff ff8e 	bl	8005ec4 <std>
 8005fa8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005fac:	2202      	movs	r2, #2
 8005fae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fb2:	2112      	movs	r1, #18
 8005fb4:	f7ff bf86 	b.w	8005ec4 <std>
 8005fb8:	200043ec 	.word	0x200043ec
 8005fbc:	200042b4 	.word	0x200042b4
 8005fc0:	08005f31 	.word	0x08005f31

08005fc4 <__sfp_lock_acquire>:
 8005fc4:	4801      	ldr	r0, [pc, #4]	@ (8005fcc <__sfp_lock_acquire+0x8>)
 8005fc6:	f000 ba00 	b.w	80063ca <__retarget_lock_acquire_recursive>
 8005fca:	bf00      	nop
 8005fcc:	200043f5 	.word	0x200043f5

08005fd0 <__sfp_lock_release>:
 8005fd0:	4801      	ldr	r0, [pc, #4]	@ (8005fd8 <__sfp_lock_release+0x8>)
 8005fd2:	f000 b9fb 	b.w	80063cc <__retarget_lock_release_recursive>
 8005fd6:	bf00      	nop
 8005fd8:	200043f5 	.word	0x200043f5

08005fdc <__sinit>:
 8005fdc:	b510      	push	{r4, lr}
 8005fde:	4604      	mov	r4, r0
 8005fe0:	f7ff fff0 	bl	8005fc4 <__sfp_lock_acquire>
 8005fe4:	6a23      	ldr	r3, [r4, #32]
 8005fe6:	b11b      	cbz	r3, 8005ff0 <__sinit+0x14>
 8005fe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fec:	f7ff bff0 	b.w	8005fd0 <__sfp_lock_release>
 8005ff0:	4b04      	ldr	r3, [pc, #16]	@ (8006004 <__sinit+0x28>)
 8005ff2:	6223      	str	r3, [r4, #32]
 8005ff4:	4b04      	ldr	r3, [pc, #16]	@ (8006008 <__sinit+0x2c>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1f5      	bne.n	8005fe8 <__sinit+0xc>
 8005ffc:	f7ff ffc4 	bl	8005f88 <global_stdio_init.part.0>
 8006000:	e7f2      	b.n	8005fe8 <__sinit+0xc>
 8006002:	bf00      	nop
 8006004:	08005f49 	.word	0x08005f49
 8006008:	200043ec 	.word	0x200043ec

0800600c <_fwalk_sglue>:
 800600c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006010:	4607      	mov	r7, r0
 8006012:	4688      	mov	r8, r1
 8006014:	4614      	mov	r4, r2
 8006016:	2600      	movs	r6, #0
 8006018:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800601c:	f1b9 0901 	subs.w	r9, r9, #1
 8006020:	d505      	bpl.n	800602e <_fwalk_sglue+0x22>
 8006022:	6824      	ldr	r4, [r4, #0]
 8006024:	2c00      	cmp	r4, #0
 8006026:	d1f7      	bne.n	8006018 <_fwalk_sglue+0xc>
 8006028:	4630      	mov	r0, r6
 800602a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800602e:	89ab      	ldrh	r3, [r5, #12]
 8006030:	2b01      	cmp	r3, #1
 8006032:	d907      	bls.n	8006044 <_fwalk_sglue+0x38>
 8006034:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006038:	3301      	adds	r3, #1
 800603a:	d003      	beq.n	8006044 <_fwalk_sglue+0x38>
 800603c:	4629      	mov	r1, r5
 800603e:	4638      	mov	r0, r7
 8006040:	47c0      	blx	r8
 8006042:	4306      	orrs	r6, r0
 8006044:	3568      	adds	r5, #104	@ 0x68
 8006046:	e7e9      	b.n	800601c <_fwalk_sglue+0x10>

08006048 <iprintf>:
 8006048:	b40f      	push	{r0, r1, r2, r3}
 800604a:	b507      	push	{r0, r1, r2, lr}
 800604c:	4906      	ldr	r1, [pc, #24]	@ (8006068 <iprintf+0x20>)
 800604e:	ab04      	add	r3, sp, #16
 8006050:	6808      	ldr	r0, [r1, #0]
 8006052:	f853 2b04 	ldr.w	r2, [r3], #4
 8006056:	6881      	ldr	r1, [r0, #8]
 8006058:	9301      	str	r3, [sp, #4]
 800605a:	f000 fadb 	bl	8006614 <_vfiprintf_r>
 800605e:	b003      	add	sp, #12
 8006060:	f85d eb04 	ldr.w	lr, [sp], #4
 8006064:	b004      	add	sp, #16
 8006066:	4770      	bx	lr
 8006068:	20000030 	.word	0x20000030

0800606c <_puts_r>:
 800606c:	6a03      	ldr	r3, [r0, #32]
 800606e:	b570      	push	{r4, r5, r6, lr}
 8006070:	6884      	ldr	r4, [r0, #8]
 8006072:	4605      	mov	r5, r0
 8006074:	460e      	mov	r6, r1
 8006076:	b90b      	cbnz	r3, 800607c <_puts_r+0x10>
 8006078:	f7ff ffb0 	bl	8005fdc <__sinit>
 800607c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800607e:	07db      	lsls	r3, r3, #31
 8006080:	d405      	bmi.n	800608e <_puts_r+0x22>
 8006082:	89a3      	ldrh	r3, [r4, #12]
 8006084:	0598      	lsls	r0, r3, #22
 8006086:	d402      	bmi.n	800608e <_puts_r+0x22>
 8006088:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800608a:	f000 f99e 	bl	80063ca <__retarget_lock_acquire_recursive>
 800608e:	89a3      	ldrh	r3, [r4, #12]
 8006090:	0719      	lsls	r1, r3, #28
 8006092:	d502      	bpl.n	800609a <_puts_r+0x2e>
 8006094:	6923      	ldr	r3, [r4, #16]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d135      	bne.n	8006106 <_puts_r+0x9a>
 800609a:	4621      	mov	r1, r4
 800609c:	4628      	mov	r0, r5
 800609e:	f000 f8c5 	bl	800622c <__swsetup_r>
 80060a2:	b380      	cbz	r0, 8006106 <_puts_r+0x9a>
 80060a4:	f04f 35ff 	mov.w	r5, #4294967295
 80060a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80060aa:	07da      	lsls	r2, r3, #31
 80060ac:	d405      	bmi.n	80060ba <_puts_r+0x4e>
 80060ae:	89a3      	ldrh	r3, [r4, #12]
 80060b0:	059b      	lsls	r3, r3, #22
 80060b2:	d402      	bmi.n	80060ba <_puts_r+0x4e>
 80060b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80060b6:	f000 f989 	bl	80063cc <__retarget_lock_release_recursive>
 80060ba:	4628      	mov	r0, r5
 80060bc:	bd70      	pop	{r4, r5, r6, pc}
 80060be:	2b00      	cmp	r3, #0
 80060c0:	da04      	bge.n	80060cc <_puts_r+0x60>
 80060c2:	69a2      	ldr	r2, [r4, #24]
 80060c4:	429a      	cmp	r2, r3
 80060c6:	dc17      	bgt.n	80060f8 <_puts_r+0x8c>
 80060c8:	290a      	cmp	r1, #10
 80060ca:	d015      	beq.n	80060f8 <_puts_r+0x8c>
 80060cc:	6823      	ldr	r3, [r4, #0]
 80060ce:	1c5a      	adds	r2, r3, #1
 80060d0:	6022      	str	r2, [r4, #0]
 80060d2:	7019      	strb	r1, [r3, #0]
 80060d4:	68a3      	ldr	r3, [r4, #8]
 80060d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80060da:	3b01      	subs	r3, #1
 80060dc:	60a3      	str	r3, [r4, #8]
 80060de:	2900      	cmp	r1, #0
 80060e0:	d1ed      	bne.n	80060be <_puts_r+0x52>
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	da11      	bge.n	800610a <_puts_r+0x9e>
 80060e6:	4622      	mov	r2, r4
 80060e8:	210a      	movs	r1, #10
 80060ea:	4628      	mov	r0, r5
 80060ec:	f000 f85f 	bl	80061ae <__swbuf_r>
 80060f0:	3001      	adds	r0, #1
 80060f2:	d0d7      	beq.n	80060a4 <_puts_r+0x38>
 80060f4:	250a      	movs	r5, #10
 80060f6:	e7d7      	b.n	80060a8 <_puts_r+0x3c>
 80060f8:	4622      	mov	r2, r4
 80060fa:	4628      	mov	r0, r5
 80060fc:	f000 f857 	bl	80061ae <__swbuf_r>
 8006100:	3001      	adds	r0, #1
 8006102:	d1e7      	bne.n	80060d4 <_puts_r+0x68>
 8006104:	e7ce      	b.n	80060a4 <_puts_r+0x38>
 8006106:	3e01      	subs	r6, #1
 8006108:	e7e4      	b.n	80060d4 <_puts_r+0x68>
 800610a:	6823      	ldr	r3, [r4, #0]
 800610c:	1c5a      	adds	r2, r3, #1
 800610e:	6022      	str	r2, [r4, #0]
 8006110:	220a      	movs	r2, #10
 8006112:	701a      	strb	r2, [r3, #0]
 8006114:	e7ee      	b.n	80060f4 <_puts_r+0x88>
	...

08006118 <puts>:
 8006118:	4b02      	ldr	r3, [pc, #8]	@ (8006124 <puts+0xc>)
 800611a:	4601      	mov	r1, r0
 800611c:	6818      	ldr	r0, [r3, #0]
 800611e:	f7ff bfa5 	b.w	800606c <_puts_r>
 8006122:	bf00      	nop
 8006124:	20000030 	.word	0x20000030

08006128 <__sread>:
 8006128:	b510      	push	{r4, lr}
 800612a:	460c      	mov	r4, r1
 800612c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006130:	f000 f8fc 	bl	800632c <_read_r>
 8006134:	2800      	cmp	r0, #0
 8006136:	bfab      	itete	ge
 8006138:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800613a:	89a3      	ldrhlt	r3, [r4, #12]
 800613c:	181b      	addge	r3, r3, r0
 800613e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006142:	bfac      	ite	ge
 8006144:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006146:	81a3      	strhlt	r3, [r4, #12]
 8006148:	bd10      	pop	{r4, pc}

0800614a <__swrite>:
 800614a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800614e:	461f      	mov	r7, r3
 8006150:	898b      	ldrh	r3, [r1, #12]
 8006152:	05db      	lsls	r3, r3, #23
 8006154:	4605      	mov	r5, r0
 8006156:	460c      	mov	r4, r1
 8006158:	4616      	mov	r6, r2
 800615a:	d505      	bpl.n	8006168 <__swrite+0x1e>
 800615c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006160:	2302      	movs	r3, #2
 8006162:	2200      	movs	r2, #0
 8006164:	f000 f8d0 	bl	8006308 <_lseek_r>
 8006168:	89a3      	ldrh	r3, [r4, #12]
 800616a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800616e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006172:	81a3      	strh	r3, [r4, #12]
 8006174:	4632      	mov	r2, r6
 8006176:	463b      	mov	r3, r7
 8006178:	4628      	mov	r0, r5
 800617a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800617e:	f000 b8e7 	b.w	8006350 <_write_r>

08006182 <__sseek>:
 8006182:	b510      	push	{r4, lr}
 8006184:	460c      	mov	r4, r1
 8006186:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800618a:	f000 f8bd 	bl	8006308 <_lseek_r>
 800618e:	1c43      	adds	r3, r0, #1
 8006190:	89a3      	ldrh	r3, [r4, #12]
 8006192:	bf15      	itete	ne
 8006194:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006196:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800619a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800619e:	81a3      	strheq	r3, [r4, #12]
 80061a0:	bf18      	it	ne
 80061a2:	81a3      	strhne	r3, [r4, #12]
 80061a4:	bd10      	pop	{r4, pc}

080061a6 <__sclose>:
 80061a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061aa:	f000 b89d 	b.w	80062e8 <_close_r>

080061ae <__swbuf_r>:
 80061ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061b0:	460e      	mov	r6, r1
 80061b2:	4614      	mov	r4, r2
 80061b4:	4605      	mov	r5, r0
 80061b6:	b118      	cbz	r0, 80061c0 <__swbuf_r+0x12>
 80061b8:	6a03      	ldr	r3, [r0, #32]
 80061ba:	b90b      	cbnz	r3, 80061c0 <__swbuf_r+0x12>
 80061bc:	f7ff ff0e 	bl	8005fdc <__sinit>
 80061c0:	69a3      	ldr	r3, [r4, #24]
 80061c2:	60a3      	str	r3, [r4, #8]
 80061c4:	89a3      	ldrh	r3, [r4, #12]
 80061c6:	071a      	lsls	r2, r3, #28
 80061c8:	d501      	bpl.n	80061ce <__swbuf_r+0x20>
 80061ca:	6923      	ldr	r3, [r4, #16]
 80061cc:	b943      	cbnz	r3, 80061e0 <__swbuf_r+0x32>
 80061ce:	4621      	mov	r1, r4
 80061d0:	4628      	mov	r0, r5
 80061d2:	f000 f82b 	bl	800622c <__swsetup_r>
 80061d6:	b118      	cbz	r0, 80061e0 <__swbuf_r+0x32>
 80061d8:	f04f 37ff 	mov.w	r7, #4294967295
 80061dc:	4638      	mov	r0, r7
 80061de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061e0:	6823      	ldr	r3, [r4, #0]
 80061e2:	6922      	ldr	r2, [r4, #16]
 80061e4:	1a98      	subs	r0, r3, r2
 80061e6:	6963      	ldr	r3, [r4, #20]
 80061e8:	b2f6      	uxtb	r6, r6
 80061ea:	4283      	cmp	r3, r0
 80061ec:	4637      	mov	r7, r6
 80061ee:	dc05      	bgt.n	80061fc <__swbuf_r+0x4e>
 80061f0:	4621      	mov	r1, r4
 80061f2:	4628      	mov	r0, r5
 80061f4:	f000 fd36 	bl	8006c64 <_fflush_r>
 80061f8:	2800      	cmp	r0, #0
 80061fa:	d1ed      	bne.n	80061d8 <__swbuf_r+0x2a>
 80061fc:	68a3      	ldr	r3, [r4, #8]
 80061fe:	3b01      	subs	r3, #1
 8006200:	60a3      	str	r3, [r4, #8]
 8006202:	6823      	ldr	r3, [r4, #0]
 8006204:	1c5a      	adds	r2, r3, #1
 8006206:	6022      	str	r2, [r4, #0]
 8006208:	701e      	strb	r6, [r3, #0]
 800620a:	6962      	ldr	r2, [r4, #20]
 800620c:	1c43      	adds	r3, r0, #1
 800620e:	429a      	cmp	r2, r3
 8006210:	d004      	beq.n	800621c <__swbuf_r+0x6e>
 8006212:	89a3      	ldrh	r3, [r4, #12]
 8006214:	07db      	lsls	r3, r3, #31
 8006216:	d5e1      	bpl.n	80061dc <__swbuf_r+0x2e>
 8006218:	2e0a      	cmp	r6, #10
 800621a:	d1df      	bne.n	80061dc <__swbuf_r+0x2e>
 800621c:	4621      	mov	r1, r4
 800621e:	4628      	mov	r0, r5
 8006220:	f000 fd20 	bl	8006c64 <_fflush_r>
 8006224:	2800      	cmp	r0, #0
 8006226:	d0d9      	beq.n	80061dc <__swbuf_r+0x2e>
 8006228:	e7d6      	b.n	80061d8 <__swbuf_r+0x2a>
	...

0800622c <__swsetup_r>:
 800622c:	b538      	push	{r3, r4, r5, lr}
 800622e:	4b29      	ldr	r3, [pc, #164]	@ (80062d4 <__swsetup_r+0xa8>)
 8006230:	4605      	mov	r5, r0
 8006232:	6818      	ldr	r0, [r3, #0]
 8006234:	460c      	mov	r4, r1
 8006236:	b118      	cbz	r0, 8006240 <__swsetup_r+0x14>
 8006238:	6a03      	ldr	r3, [r0, #32]
 800623a:	b90b      	cbnz	r3, 8006240 <__swsetup_r+0x14>
 800623c:	f7ff fece 	bl	8005fdc <__sinit>
 8006240:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006244:	0719      	lsls	r1, r3, #28
 8006246:	d422      	bmi.n	800628e <__swsetup_r+0x62>
 8006248:	06da      	lsls	r2, r3, #27
 800624a:	d407      	bmi.n	800625c <__swsetup_r+0x30>
 800624c:	2209      	movs	r2, #9
 800624e:	602a      	str	r2, [r5, #0]
 8006250:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006254:	81a3      	strh	r3, [r4, #12]
 8006256:	f04f 30ff 	mov.w	r0, #4294967295
 800625a:	e033      	b.n	80062c4 <__swsetup_r+0x98>
 800625c:	0758      	lsls	r0, r3, #29
 800625e:	d512      	bpl.n	8006286 <__swsetup_r+0x5a>
 8006260:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006262:	b141      	cbz	r1, 8006276 <__swsetup_r+0x4a>
 8006264:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006268:	4299      	cmp	r1, r3
 800626a:	d002      	beq.n	8006272 <__swsetup_r+0x46>
 800626c:	4628      	mov	r0, r5
 800626e:	f000 f8af 	bl	80063d0 <_free_r>
 8006272:	2300      	movs	r3, #0
 8006274:	6363      	str	r3, [r4, #52]	@ 0x34
 8006276:	89a3      	ldrh	r3, [r4, #12]
 8006278:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800627c:	81a3      	strh	r3, [r4, #12]
 800627e:	2300      	movs	r3, #0
 8006280:	6063      	str	r3, [r4, #4]
 8006282:	6923      	ldr	r3, [r4, #16]
 8006284:	6023      	str	r3, [r4, #0]
 8006286:	89a3      	ldrh	r3, [r4, #12]
 8006288:	f043 0308 	orr.w	r3, r3, #8
 800628c:	81a3      	strh	r3, [r4, #12]
 800628e:	6923      	ldr	r3, [r4, #16]
 8006290:	b94b      	cbnz	r3, 80062a6 <__swsetup_r+0x7a>
 8006292:	89a3      	ldrh	r3, [r4, #12]
 8006294:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006298:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800629c:	d003      	beq.n	80062a6 <__swsetup_r+0x7a>
 800629e:	4621      	mov	r1, r4
 80062a0:	4628      	mov	r0, r5
 80062a2:	f000 fd2d 	bl	8006d00 <__smakebuf_r>
 80062a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062aa:	f013 0201 	ands.w	r2, r3, #1
 80062ae:	d00a      	beq.n	80062c6 <__swsetup_r+0x9a>
 80062b0:	2200      	movs	r2, #0
 80062b2:	60a2      	str	r2, [r4, #8]
 80062b4:	6962      	ldr	r2, [r4, #20]
 80062b6:	4252      	negs	r2, r2
 80062b8:	61a2      	str	r2, [r4, #24]
 80062ba:	6922      	ldr	r2, [r4, #16]
 80062bc:	b942      	cbnz	r2, 80062d0 <__swsetup_r+0xa4>
 80062be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80062c2:	d1c5      	bne.n	8006250 <__swsetup_r+0x24>
 80062c4:	bd38      	pop	{r3, r4, r5, pc}
 80062c6:	0799      	lsls	r1, r3, #30
 80062c8:	bf58      	it	pl
 80062ca:	6962      	ldrpl	r2, [r4, #20]
 80062cc:	60a2      	str	r2, [r4, #8]
 80062ce:	e7f4      	b.n	80062ba <__swsetup_r+0x8e>
 80062d0:	2000      	movs	r0, #0
 80062d2:	e7f7      	b.n	80062c4 <__swsetup_r+0x98>
 80062d4:	20000030 	.word	0x20000030

080062d8 <memset>:
 80062d8:	4402      	add	r2, r0
 80062da:	4603      	mov	r3, r0
 80062dc:	4293      	cmp	r3, r2
 80062de:	d100      	bne.n	80062e2 <memset+0xa>
 80062e0:	4770      	bx	lr
 80062e2:	f803 1b01 	strb.w	r1, [r3], #1
 80062e6:	e7f9      	b.n	80062dc <memset+0x4>

080062e8 <_close_r>:
 80062e8:	b538      	push	{r3, r4, r5, lr}
 80062ea:	4d06      	ldr	r5, [pc, #24]	@ (8006304 <_close_r+0x1c>)
 80062ec:	2300      	movs	r3, #0
 80062ee:	4604      	mov	r4, r0
 80062f0:	4608      	mov	r0, r1
 80062f2:	602b      	str	r3, [r5, #0]
 80062f4:	f7fb fd25 	bl	8001d42 <_close>
 80062f8:	1c43      	adds	r3, r0, #1
 80062fa:	d102      	bne.n	8006302 <_close_r+0x1a>
 80062fc:	682b      	ldr	r3, [r5, #0]
 80062fe:	b103      	cbz	r3, 8006302 <_close_r+0x1a>
 8006300:	6023      	str	r3, [r4, #0]
 8006302:	bd38      	pop	{r3, r4, r5, pc}
 8006304:	200043f0 	.word	0x200043f0

08006308 <_lseek_r>:
 8006308:	b538      	push	{r3, r4, r5, lr}
 800630a:	4d07      	ldr	r5, [pc, #28]	@ (8006328 <_lseek_r+0x20>)
 800630c:	4604      	mov	r4, r0
 800630e:	4608      	mov	r0, r1
 8006310:	4611      	mov	r1, r2
 8006312:	2200      	movs	r2, #0
 8006314:	602a      	str	r2, [r5, #0]
 8006316:	461a      	mov	r2, r3
 8006318:	f7fb fd3a 	bl	8001d90 <_lseek>
 800631c:	1c43      	adds	r3, r0, #1
 800631e:	d102      	bne.n	8006326 <_lseek_r+0x1e>
 8006320:	682b      	ldr	r3, [r5, #0]
 8006322:	b103      	cbz	r3, 8006326 <_lseek_r+0x1e>
 8006324:	6023      	str	r3, [r4, #0]
 8006326:	bd38      	pop	{r3, r4, r5, pc}
 8006328:	200043f0 	.word	0x200043f0

0800632c <_read_r>:
 800632c:	b538      	push	{r3, r4, r5, lr}
 800632e:	4d07      	ldr	r5, [pc, #28]	@ (800634c <_read_r+0x20>)
 8006330:	4604      	mov	r4, r0
 8006332:	4608      	mov	r0, r1
 8006334:	4611      	mov	r1, r2
 8006336:	2200      	movs	r2, #0
 8006338:	602a      	str	r2, [r5, #0]
 800633a:	461a      	mov	r2, r3
 800633c:	f7fb fcc8 	bl	8001cd0 <_read>
 8006340:	1c43      	adds	r3, r0, #1
 8006342:	d102      	bne.n	800634a <_read_r+0x1e>
 8006344:	682b      	ldr	r3, [r5, #0]
 8006346:	b103      	cbz	r3, 800634a <_read_r+0x1e>
 8006348:	6023      	str	r3, [r4, #0]
 800634a:	bd38      	pop	{r3, r4, r5, pc}
 800634c:	200043f0 	.word	0x200043f0

08006350 <_write_r>:
 8006350:	b538      	push	{r3, r4, r5, lr}
 8006352:	4d07      	ldr	r5, [pc, #28]	@ (8006370 <_write_r+0x20>)
 8006354:	4604      	mov	r4, r0
 8006356:	4608      	mov	r0, r1
 8006358:	4611      	mov	r1, r2
 800635a:	2200      	movs	r2, #0
 800635c:	602a      	str	r2, [r5, #0]
 800635e:	461a      	mov	r2, r3
 8006360:	f7fb fcd3 	bl	8001d0a <_write>
 8006364:	1c43      	adds	r3, r0, #1
 8006366:	d102      	bne.n	800636e <_write_r+0x1e>
 8006368:	682b      	ldr	r3, [r5, #0]
 800636a:	b103      	cbz	r3, 800636e <_write_r+0x1e>
 800636c:	6023      	str	r3, [r4, #0]
 800636e:	bd38      	pop	{r3, r4, r5, pc}
 8006370:	200043f0 	.word	0x200043f0

08006374 <__errno>:
 8006374:	4b01      	ldr	r3, [pc, #4]	@ (800637c <__errno+0x8>)
 8006376:	6818      	ldr	r0, [r3, #0]
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	20000030 	.word	0x20000030

08006380 <__libc_init_array>:
 8006380:	b570      	push	{r4, r5, r6, lr}
 8006382:	4d0d      	ldr	r5, [pc, #52]	@ (80063b8 <__libc_init_array+0x38>)
 8006384:	4c0d      	ldr	r4, [pc, #52]	@ (80063bc <__libc_init_array+0x3c>)
 8006386:	1b64      	subs	r4, r4, r5
 8006388:	10a4      	asrs	r4, r4, #2
 800638a:	2600      	movs	r6, #0
 800638c:	42a6      	cmp	r6, r4
 800638e:	d109      	bne.n	80063a4 <__libc_init_array+0x24>
 8006390:	4d0b      	ldr	r5, [pc, #44]	@ (80063c0 <__libc_init_array+0x40>)
 8006392:	4c0c      	ldr	r4, [pc, #48]	@ (80063c4 <__libc_init_array+0x44>)
 8006394:	f000 fd22 	bl	8006ddc <_init>
 8006398:	1b64      	subs	r4, r4, r5
 800639a:	10a4      	asrs	r4, r4, #2
 800639c:	2600      	movs	r6, #0
 800639e:	42a6      	cmp	r6, r4
 80063a0:	d105      	bne.n	80063ae <__libc_init_array+0x2e>
 80063a2:	bd70      	pop	{r4, r5, r6, pc}
 80063a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80063a8:	4798      	blx	r3
 80063aa:	3601      	adds	r6, #1
 80063ac:	e7ee      	b.n	800638c <__libc_init_array+0xc>
 80063ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80063b2:	4798      	blx	r3
 80063b4:	3601      	adds	r6, #1
 80063b6:	e7f2      	b.n	800639e <__libc_init_array+0x1e>
 80063b8:	08006f74 	.word	0x08006f74
 80063bc:	08006f74 	.word	0x08006f74
 80063c0:	08006f74 	.word	0x08006f74
 80063c4:	08006f78 	.word	0x08006f78

080063c8 <__retarget_lock_init_recursive>:
 80063c8:	4770      	bx	lr

080063ca <__retarget_lock_acquire_recursive>:
 80063ca:	4770      	bx	lr

080063cc <__retarget_lock_release_recursive>:
 80063cc:	4770      	bx	lr
	...

080063d0 <_free_r>:
 80063d0:	b538      	push	{r3, r4, r5, lr}
 80063d2:	4605      	mov	r5, r0
 80063d4:	2900      	cmp	r1, #0
 80063d6:	d041      	beq.n	800645c <_free_r+0x8c>
 80063d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063dc:	1f0c      	subs	r4, r1, #4
 80063de:	2b00      	cmp	r3, #0
 80063e0:	bfb8      	it	lt
 80063e2:	18e4      	addlt	r4, r4, r3
 80063e4:	f000 f8e0 	bl	80065a8 <__malloc_lock>
 80063e8:	4a1d      	ldr	r2, [pc, #116]	@ (8006460 <_free_r+0x90>)
 80063ea:	6813      	ldr	r3, [r2, #0]
 80063ec:	b933      	cbnz	r3, 80063fc <_free_r+0x2c>
 80063ee:	6063      	str	r3, [r4, #4]
 80063f0:	6014      	str	r4, [r2, #0]
 80063f2:	4628      	mov	r0, r5
 80063f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063f8:	f000 b8dc 	b.w	80065b4 <__malloc_unlock>
 80063fc:	42a3      	cmp	r3, r4
 80063fe:	d908      	bls.n	8006412 <_free_r+0x42>
 8006400:	6820      	ldr	r0, [r4, #0]
 8006402:	1821      	adds	r1, r4, r0
 8006404:	428b      	cmp	r3, r1
 8006406:	bf01      	itttt	eq
 8006408:	6819      	ldreq	r1, [r3, #0]
 800640a:	685b      	ldreq	r3, [r3, #4]
 800640c:	1809      	addeq	r1, r1, r0
 800640e:	6021      	streq	r1, [r4, #0]
 8006410:	e7ed      	b.n	80063ee <_free_r+0x1e>
 8006412:	461a      	mov	r2, r3
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	b10b      	cbz	r3, 800641c <_free_r+0x4c>
 8006418:	42a3      	cmp	r3, r4
 800641a:	d9fa      	bls.n	8006412 <_free_r+0x42>
 800641c:	6811      	ldr	r1, [r2, #0]
 800641e:	1850      	adds	r0, r2, r1
 8006420:	42a0      	cmp	r0, r4
 8006422:	d10b      	bne.n	800643c <_free_r+0x6c>
 8006424:	6820      	ldr	r0, [r4, #0]
 8006426:	4401      	add	r1, r0
 8006428:	1850      	adds	r0, r2, r1
 800642a:	4283      	cmp	r3, r0
 800642c:	6011      	str	r1, [r2, #0]
 800642e:	d1e0      	bne.n	80063f2 <_free_r+0x22>
 8006430:	6818      	ldr	r0, [r3, #0]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	6053      	str	r3, [r2, #4]
 8006436:	4408      	add	r0, r1
 8006438:	6010      	str	r0, [r2, #0]
 800643a:	e7da      	b.n	80063f2 <_free_r+0x22>
 800643c:	d902      	bls.n	8006444 <_free_r+0x74>
 800643e:	230c      	movs	r3, #12
 8006440:	602b      	str	r3, [r5, #0]
 8006442:	e7d6      	b.n	80063f2 <_free_r+0x22>
 8006444:	6820      	ldr	r0, [r4, #0]
 8006446:	1821      	adds	r1, r4, r0
 8006448:	428b      	cmp	r3, r1
 800644a:	bf04      	itt	eq
 800644c:	6819      	ldreq	r1, [r3, #0]
 800644e:	685b      	ldreq	r3, [r3, #4]
 8006450:	6063      	str	r3, [r4, #4]
 8006452:	bf04      	itt	eq
 8006454:	1809      	addeq	r1, r1, r0
 8006456:	6021      	streq	r1, [r4, #0]
 8006458:	6054      	str	r4, [r2, #4]
 800645a:	e7ca      	b.n	80063f2 <_free_r+0x22>
 800645c:	bd38      	pop	{r3, r4, r5, pc}
 800645e:	bf00      	nop
 8006460:	200043fc 	.word	0x200043fc

08006464 <sbrk_aligned>:
 8006464:	b570      	push	{r4, r5, r6, lr}
 8006466:	4e0f      	ldr	r6, [pc, #60]	@ (80064a4 <sbrk_aligned+0x40>)
 8006468:	460c      	mov	r4, r1
 800646a:	6831      	ldr	r1, [r6, #0]
 800646c:	4605      	mov	r5, r0
 800646e:	b911      	cbnz	r1, 8006476 <sbrk_aligned+0x12>
 8006470:	f000 fca4 	bl	8006dbc <_sbrk_r>
 8006474:	6030      	str	r0, [r6, #0]
 8006476:	4621      	mov	r1, r4
 8006478:	4628      	mov	r0, r5
 800647a:	f000 fc9f 	bl	8006dbc <_sbrk_r>
 800647e:	1c43      	adds	r3, r0, #1
 8006480:	d103      	bne.n	800648a <sbrk_aligned+0x26>
 8006482:	f04f 34ff 	mov.w	r4, #4294967295
 8006486:	4620      	mov	r0, r4
 8006488:	bd70      	pop	{r4, r5, r6, pc}
 800648a:	1cc4      	adds	r4, r0, #3
 800648c:	f024 0403 	bic.w	r4, r4, #3
 8006490:	42a0      	cmp	r0, r4
 8006492:	d0f8      	beq.n	8006486 <sbrk_aligned+0x22>
 8006494:	1a21      	subs	r1, r4, r0
 8006496:	4628      	mov	r0, r5
 8006498:	f000 fc90 	bl	8006dbc <_sbrk_r>
 800649c:	3001      	adds	r0, #1
 800649e:	d1f2      	bne.n	8006486 <sbrk_aligned+0x22>
 80064a0:	e7ef      	b.n	8006482 <sbrk_aligned+0x1e>
 80064a2:	bf00      	nop
 80064a4:	200043f8 	.word	0x200043f8

080064a8 <_malloc_r>:
 80064a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064ac:	1ccd      	adds	r5, r1, #3
 80064ae:	f025 0503 	bic.w	r5, r5, #3
 80064b2:	3508      	adds	r5, #8
 80064b4:	2d0c      	cmp	r5, #12
 80064b6:	bf38      	it	cc
 80064b8:	250c      	movcc	r5, #12
 80064ba:	2d00      	cmp	r5, #0
 80064bc:	4606      	mov	r6, r0
 80064be:	db01      	blt.n	80064c4 <_malloc_r+0x1c>
 80064c0:	42a9      	cmp	r1, r5
 80064c2:	d904      	bls.n	80064ce <_malloc_r+0x26>
 80064c4:	230c      	movs	r3, #12
 80064c6:	6033      	str	r3, [r6, #0]
 80064c8:	2000      	movs	r0, #0
 80064ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80065a4 <_malloc_r+0xfc>
 80064d2:	f000 f869 	bl	80065a8 <__malloc_lock>
 80064d6:	f8d8 3000 	ldr.w	r3, [r8]
 80064da:	461c      	mov	r4, r3
 80064dc:	bb44      	cbnz	r4, 8006530 <_malloc_r+0x88>
 80064de:	4629      	mov	r1, r5
 80064e0:	4630      	mov	r0, r6
 80064e2:	f7ff ffbf 	bl	8006464 <sbrk_aligned>
 80064e6:	1c43      	adds	r3, r0, #1
 80064e8:	4604      	mov	r4, r0
 80064ea:	d158      	bne.n	800659e <_malloc_r+0xf6>
 80064ec:	f8d8 4000 	ldr.w	r4, [r8]
 80064f0:	4627      	mov	r7, r4
 80064f2:	2f00      	cmp	r7, #0
 80064f4:	d143      	bne.n	800657e <_malloc_r+0xd6>
 80064f6:	2c00      	cmp	r4, #0
 80064f8:	d04b      	beq.n	8006592 <_malloc_r+0xea>
 80064fa:	6823      	ldr	r3, [r4, #0]
 80064fc:	4639      	mov	r1, r7
 80064fe:	4630      	mov	r0, r6
 8006500:	eb04 0903 	add.w	r9, r4, r3
 8006504:	f000 fc5a 	bl	8006dbc <_sbrk_r>
 8006508:	4581      	cmp	r9, r0
 800650a:	d142      	bne.n	8006592 <_malloc_r+0xea>
 800650c:	6821      	ldr	r1, [r4, #0]
 800650e:	1a6d      	subs	r5, r5, r1
 8006510:	4629      	mov	r1, r5
 8006512:	4630      	mov	r0, r6
 8006514:	f7ff ffa6 	bl	8006464 <sbrk_aligned>
 8006518:	3001      	adds	r0, #1
 800651a:	d03a      	beq.n	8006592 <_malloc_r+0xea>
 800651c:	6823      	ldr	r3, [r4, #0]
 800651e:	442b      	add	r3, r5
 8006520:	6023      	str	r3, [r4, #0]
 8006522:	f8d8 3000 	ldr.w	r3, [r8]
 8006526:	685a      	ldr	r2, [r3, #4]
 8006528:	bb62      	cbnz	r2, 8006584 <_malloc_r+0xdc>
 800652a:	f8c8 7000 	str.w	r7, [r8]
 800652e:	e00f      	b.n	8006550 <_malloc_r+0xa8>
 8006530:	6822      	ldr	r2, [r4, #0]
 8006532:	1b52      	subs	r2, r2, r5
 8006534:	d420      	bmi.n	8006578 <_malloc_r+0xd0>
 8006536:	2a0b      	cmp	r2, #11
 8006538:	d917      	bls.n	800656a <_malloc_r+0xc2>
 800653a:	1961      	adds	r1, r4, r5
 800653c:	42a3      	cmp	r3, r4
 800653e:	6025      	str	r5, [r4, #0]
 8006540:	bf18      	it	ne
 8006542:	6059      	strne	r1, [r3, #4]
 8006544:	6863      	ldr	r3, [r4, #4]
 8006546:	bf08      	it	eq
 8006548:	f8c8 1000 	streq.w	r1, [r8]
 800654c:	5162      	str	r2, [r4, r5]
 800654e:	604b      	str	r3, [r1, #4]
 8006550:	4630      	mov	r0, r6
 8006552:	f000 f82f 	bl	80065b4 <__malloc_unlock>
 8006556:	f104 000b 	add.w	r0, r4, #11
 800655a:	1d23      	adds	r3, r4, #4
 800655c:	f020 0007 	bic.w	r0, r0, #7
 8006560:	1ac2      	subs	r2, r0, r3
 8006562:	bf1c      	itt	ne
 8006564:	1a1b      	subne	r3, r3, r0
 8006566:	50a3      	strne	r3, [r4, r2]
 8006568:	e7af      	b.n	80064ca <_malloc_r+0x22>
 800656a:	6862      	ldr	r2, [r4, #4]
 800656c:	42a3      	cmp	r3, r4
 800656e:	bf0c      	ite	eq
 8006570:	f8c8 2000 	streq.w	r2, [r8]
 8006574:	605a      	strne	r2, [r3, #4]
 8006576:	e7eb      	b.n	8006550 <_malloc_r+0xa8>
 8006578:	4623      	mov	r3, r4
 800657a:	6864      	ldr	r4, [r4, #4]
 800657c:	e7ae      	b.n	80064dc <_malloc_r+0x34>
 800657e:	463c      	mov	r4, r7
 8006580:	687f      	ldr	r7, [r7, #4]
 8006582:	e7b6      	b.n	80064f2 <_malloc_r+0x4a>
 8006584:	461a      	mov	r2, r3
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	42a3      	cmp	r3, r4
 800658a:	d1fb      	bne.n	8006584 <_malloc_r+0xdc>
 800658c:	2300      	movs	r3, #0
 800658e:	6053      	str	r3, [r2, #4]
 8006590:	e7de      	b.n	8006550 <_malloc_r+0xa8>
 8006592:	230c      	movs	r3, #12
 8006594:	6033      	str	r3, [r6, #0]
 8006596:	4630      	mov	r0, r6
 8006598:	f000 f80c 	bl	80065b4 <__malloc_unlock>
 800659c:	e794      	b.n	80064c8 <_malloc_r+0x20>
 800659e:	6005      	str	r5, [r0, #0]
 80065a0:	e7d6      	b.n	8006550 <_malloc_r+0xa8>
 80065a2:	bf00      	nop
 80065a4:	200043fc 	.word	0x200043fc

080065a8 <__malloc_lock>:
 80065a8:	4801      	ldr	r0, [pc, #4]	@ (80065b0 <__malloc_lock+0x8>)
 80065aa:	f7ff bf0e 	b.w	80063ca <__retarget_lock_acquire_recursive>
 80065ae:	bf00      	nop
 80065b0:	200043f4 	.word	0x200043f4

080065b4 <__malloc_unlock>:
 80065b4:	4801      	ldr	r0, [pc, #4]	@ (80065bc <__malloc_unlock+0x8>)
 80065b6:	f7ff bf09 	b.w	80063cc <__retarget_lock_release_recursive>
 80065ba:	bf00      	nop
 80065bc:	200043f4 	.word	0x200043f4

080065c0 <__sfputc_r>:
 80065c0:	6893      	ldr	r3, [r2, #8]
 80065c2:	3b01      	subs	r3, #1
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	b410      	push	{r4}
 80065c8:	6093      	str	r3, [r2, #8]
 80065ca:	da08      	bge.n	80065de <__sfputc_r+0x1e>
 80065cc:	6994      	ldr	r4, [r2, #24]
 80065ce:	42a3      	cmp	r3, r4
 80065d0:	db01      	blt.n	80065d6 <__sfputc_r+0x16>
 80065d2:	290a      	cmp	r1, #10
 80065d4:	d103      	bne.n	80065de <__sfputc_r+0x1e>
 80065d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065da:	f7ff bde8 	b.w	80061ae <__swbuf_r>
 80065de:	6813      	ldr	r3, [r2, #0]
 80065e0:	1c58      	adds	r0, r3, #1
 80065e2:	6010      	str	r0, [r2, #0]
 80065e4:	7019      	strb	r1, [r3, #0]
 80065e6:	4608      	mov	r0, r1
 80065e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065ec:	4770      	bx	lr

080065ee <__sfputs_r>:
 80065ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065f0:	4606      	mov	r6, r0
 80065f2:	460f      	mov	r7, r1
 80065f4:	4614      	mov	r4, r2
 80065f6:	18d5      	adds	r5, r2, r3
 80065f8:	42ac      	cmp	r4, r5
 80065fa:	d101      	bne.n	8006600 <__sfputs_r+0x12>
 80065fc:	2000      	movs	r0, #0
 80065fe:	e007      	b.n	8006610 <__sfputs_r+0x22>
 8006600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006604:	463a      	mov	r2, r7
 8006606:	4630      	mov	r0, r6
 8006608:	f7ff ffda 	bl	80065c0 <__sfputc_r>
 800660c:	1c43      	adds	r3, r0, #1
 800660e:	d1f3      	bne.n	80065f8 <__sfputs_r+0xa>
 8006610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006614 <_vfiprintf_r>:
 8006614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006618:	460d      	mov	r5, r1
 800661a:	b09d      	sub	sp, #116	@ 0x74
 800661c:	4614      	mov	r4, r2
 800661e:	4698      	mov	r8, r3
 8006620:	4606      	mov	r6, r0
 8006622:	b118      	cbz	r0, 800662c <_vfiprintf_r+0x18>
 8006624:	6a03      	ldr	r3, [r0, #32]
 8006626:	b90b      	cbnz	r3, 800662c <_vfiprintf_r+0x18>
 8006628:	f7ff fcd8 	bl	8005fdc <__sinit>
 800662c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800662e:	07d9      	lsls	r1, r3, #31
 8006630:	d405      	bmi.n	800663e <_vfiprintf_r+0x2a>
 8006632:	89ab      	ldrh	r3, [r5, #12]
 8006634:	059a      	lsls	r2, r3, #22
 8006636:	d402      	bmi.n	800663e <_vfiprintf_r+0x2a>
 8006638:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800663a:	f7ff fec6 	bl	80063ca <__retarget_lock_acquire_recursive>
 800663e:	89ab      	ldrh	r3, [r5, #12]
 8006640:	071b      	lsls	r3, r3, #28
 8006642:	d501      	bpl.n	8006648 <_vfiprintf_r+0x34>
 8006644:	692b      	ldr	r3, [r5, #16]
 8006646:	b99b      	cbnz	r3, 8006670 <_vfiprintf_r+0x5c>
 8006648:	4629      	mov	r1, r5
 800664a:	4630      	mov	r0, r6
 800664c:	f7ff fdee 	bl	800622c <__swsetup_r>
 8006650:	b170      	cbz	r0, 8006670 <_vfiprintf_r+0x5c>
 8006652:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006654:	07dc      	lsls	r4, r3, #31
 8006656:	d504      	bpl.n	8006662 <_vfiprintf_r+0x4e>
 8006658:	f04f 30ff 	mov.w	r0, #4294967295
 800665c:	b01d      	add	sp, #116	@ 0x74
 800665e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006662:	89ab      	ldrh	r3, [r5, #12]
 8006664:	0598      	lsls	r0, r3, #22
 8006666:	d4f7      	bmi.n	8006658 <_vfiprintf_r+0x44>
 8006668:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800666a:	f7ff feaf 	bl	80063cc <__retarget_lock_release_recursive>
 800666e:	e7f3      	b.n	8006658 <_vfiprintf_r+0x44>
 8006670:	2300      	movs	r3, #0
 8006672:	9309      	str	r3, [sp, #36]	@ 0x24
 8006674:	2320      	movs	r3, #32
 8006676:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800667a:	f8cd 800c 	str.w	r8, [sp, #12]
 800667e:	2330      	movs	r3, #48	@ 0x30
 8006680:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006830 <_vfiprintf_r+0x21c>
 8006684:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006688:	f04f 0901 	mov.w	r9, #1
 800668c:	4623      	mov	r3, r4
 800668e:	469a      	mov	sl, r3
 8006690:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006694:	b10a      	cbz	r2, 800669a <_vfiprintf_r+0x86>
 8006696:	2a25      	cmp	r2, #37	@ 0x25
 8006698:	d1f9      	bne.n	800668e <_vfiprintf_r+0x7a>
 800669a:	ebba 0b04 	subs.w	fp, sl, r4
 800669e:	d00b      	beq.n	80066b8 <_vfiprintf_r+0xa4>
 80066a0:	465b      	mov	r3, fp
 80066a2:	4622      	mov	r2, r4
 80066a4:	4629      	mov	r1, r5
 80066a6:	4630      	mov	r0, r6
 80066a8:	f7ff ffa1 	bl	80065ee <__sfputs_r>
 80066ac:	3001      	adds	r0, #1
 80066ae:	f000 80a7 	beq.w	8006800 <_vfiprintf_r+0x1ec>
 80066b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80066b4:	445a      	add	r2, fp
 80066b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80066b8:	f89a 3000 	ldrb.w	r3, [sl]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f000 809f 	beq.w	8006800 <_vfiprintf_r+0x1ec>
 80066c2:	2300      	movs	r3, #0
 80066c4:	f04f 32ff 	mov.w	r2, #4294967295
 80066c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066cc:	f10a 0a01 	add.w	sl, sl, #1
 80066d0:	9304      	str	r3, [sp, #16]
 80066d2:	9307      	str	r3, [sp, #28]
 80066d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80066d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80066da:	4654      	mov	r4, sl
 80066dc:	2205      	movs	r2, #5
 80066de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066e2:	4853      	ldr	r0, [pc, #332]	@ (8006830 <_vfiprintf_r+0x21c>)
 80066e4:	f7f9 fd94 	bl	8000210 <memchr>
 80066e8:	9a04      	ldr	r2, [sp, #16]
 80066ea:	b9d8      	cbnz	r0, 8006724 <_vfiprintf_r+0x110>
 80066ec:	06d1      	lsls	r1, r2, #27
 80066ee:	bf44      	itt	mi
 80066f0:	2320      	movmi	r3, #32
 80066f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066f6:	0713      	lsls	r3, r2, #28
 80066f8:	bf44      	itt	mi
 80066fa:	232b      	movmi	r3, #43	@ 0x2b
 80066fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006700:	f89a 3000 	ldrb.w	r3, [sl]
 8006704:	2b2a      	cmp	r3, #42	@ 0x2a
 8006706:	d015      	beq.n	8006734 <_vfiprintf_r+0x120>
 8006708:	9a07      	ldr	r2, [sp, #28]
 800670a:	4654      	mov	r4, sl
 800670c:	2000      	movs	r0, #0
 800670e:	f04f 0c0a 	mov.w	ip, #10
 8006712:	4621      	mov	r1, r4
 8006714:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006718:	3b30      	subs	r3, #48	@ 0x30
 800671a:	2b09      	cmp	r3, #9
 800671c:	d94b      	bls.n	80067b6 <_vfiprintf_r+0x1a2>
 800671e:	b1b0      	cbz	r0, 800674e <_vfiprintf_r+0x13a>
 8006720:	9207      	str	r2, [sp, #28]
 8006722:	e014      	b.n	800674e <_vfiprintf_r+0x13a>
 8006724:	eba0 0308 	sub.w	r3, r0, r8
 8006728:	fa09 f303 	lsl.w	r3, r9, r3
 800672c:	4313      	orrs	r3, r2
 800672e:	9304      	str	r3, [sp, #16]
 8006730:	46a2      	mov	sl, r4
 8006732:	e7d2      	b.n	80066da <_vfiprintf_r+0xc6>
 8006734:	9b03      	ldr	r3, [sp, #12]
 8006736:	1d19      	adds	r1, r3, #4
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	9103      	str	r1, [sp, #12]
 800673c:	2b00      	cmp	r3, #0
 800673e:	bfbb      	ittet	lt
 8006740:	425b      	neglt	r3, r3
 8006742:	f042 0202 	orrlt.w	r2, r2, #2
 8006746:	9307      	strge	r3, [sp, #28]
 8006748:	9307      	strlt	r3, [sp, #28]
 800674a:	bfb8      	it	lt
 800674c:	9204      	strlt	r2, [sp, #16]
 800674e:	7823      	ldrb	r3, [r4, #0]
 8006750:	2b2e      	cmp	r3, #46	@ 0x2e
 8006752:	d10a      	bne.n	800676a <_vfiprintf_r+0x156>
 8006754:	7863      	ldrb	r3, [r4, #1]
 8006756:	2b2a      	cmp	r3, #42	@ 0x2a
 8006758:	d132      	bne.n	80067c0 <_vfiprintf_r+0x1ac>
 800675a:	9b03      	ldr	r3, [sp, #12]
 800675c:	1d1a      	adds	r2, r3, #4
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	9203      	str	r2, [sp, #12]
 8006762:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006766:	3402      	adds	r4, #2
 8006768:	9305      	str	r3, [sp, #20]
 800676a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006840 <_vfiprintf_r+0x22c>
 800676e:	7821      	ldrb	r1, [r4, #0]
 8006770:	2203      	movs	r2, #3
 8006772:	4650      	mov	r0, sl
 8006774:	f7f9 fd4c 	bl	8000210 <memchr>
 8006778:	b138      	cbz	r0, 800678a <_vfiprintf_r+0x176>
 800677a:	9b04      	ldr	r3, [sp, #16]
 800677c:	eba0 000a 	sub.w	r0, r0, sl
 8006780:	2240      	movs	r2, #64	@ 0x40
 8006782:	4082      	lsls	r2, r0
 8006784:	4313      	orrs	r3, r2
 8006786:	3401      	adds	r4, #1
 8006788:	9304      	str	r3, [sp, #16]
 800678a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800678e:	4829      	ldr	r0, [pc, #164]	@ (8006834 <_vfiprintf_r+0x220>)
 8006790:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006794:	2206      	movs	r2, #6
 8006796:	f7f9 fd3b 	bl	8000210 <memchr>
 800679a:	2800      	cmp	r0, #0
 800679c:	d03f      	beq.n	800681e <_vfiprintf_r+0x20a>
 800679e:	4b26      	ldr	r3, [pc, #152]	@ (8006838 <_vfiprintf_r+0x224>)
 80067a0:	bb1b      	cbnz	r3, 80067ea <_vfiprintf_r+0x1d6>
 80067a2:	9b03      	ldr	r3, [sp, #12]
 80067a4:	3307      	adds	r3, #7
 80067a6:	f023 0307 	bic.w	r3, r3, #7
 80067aa:	3308      	adds	r3, #8
 80067ac:	9303      	str	r3, [sp, #12]
 80067ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067b0:	443b      	add	r3, r7
 80067b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80067b4:	e76a      	b.n	800668c <_vfiprintf_r+0x78>
 80067b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80067ba:	460c      	mov	r4, r1
 80067bc:	2001      	movs	r0, #1
 80067be:	e7a8      	b.n	8006712 <_vfiprintf_r+0xfe>
 80067c0:	2300      	movs	r3, #0
 80067c2:	3401      	adds	r4, #1
 80067c4:	9305      	str	r3, [sp, #20]
 80067c6:	4619      	mov	r1, r3
 80067c8:	f04f 0c0a 	mov.w	ip, #10
 80067cc:	4620      	mov	r0, r4
 80067ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067d2:	3a30      	subs	r2, #48	@ 0x30
 80067d4:	2a09      	cmp	r2, #9
 80067d6:	d903      	bls.n	80067e0 <_vfiprintf_r+0x1cc>
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d0c6      	beq.n	800676a <_vfiprintf_r+0x156>
 80067dc:	9105      	str	r1, [sp, #20]
 80067de:	e7c4      	b.n	800676a <_vfiprintf_r+0x156>
 80067e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80067e4:	4604      	mov	r4, r0
 80067e6:	2301      	movs	r3, #1
 80067e8:	e7f0      	b.n	80067cc <_vfiprintf_r+0x1b8>
 80067ea:	ab03      	add	r3, sp, #12
 80067ec:	9300      	str	r3, [sp, #0]
 80067ee:	462a      	mov	r2, r5
 80067f0:	4b12      	ldr	r3, [pc, #72]	@ (800683c <_vfiprintf_r+0x228>)
 80067f2:	a904      	add	r1, sp, #16
 80067f4:	4630      	mov	r0, r6
 80067f6:	f3af 8000 	nop.w
 80067fa:	4607      	mov	r7, r0
 80067fc:	1c78      	adds	r0, r7, #1
 80067fe:	d1d6      	bne.n	80067ae <_vfiprintf_r+0x19a>
 8006800:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006802:	07d9      	lsls	r1, r3, #31
 8006804:	d405      	bmi.n	8006812 <_vfiprintf_r+0x1fe>
 8006806:	89ab      	ldrh	r3, [r5, #12]
 8006808:	059a      	lsls	r2, r3, #22
 800680a:	d402      	bmi.n	8006812 <_vfiprintf_r+0x1fe>
 800680c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800680e:	f7ff fddd 	bl	80063cc <__retarget_lock_release_recursive>
 8006812:	89ab      	ldrh	r3, [r5, #12]
 8006814:	065b      	lsls	r3, r3, #25
 8006816:	f53f af1f 	bmi.w	8006658 <_vfiprintf_r+0x44>
 800681a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800681c:	e71e      	b.n	800665c <_vfiprintf_r+0x48>
 800681e:	ab03      	add	r3, sp, #12
 8006820:	9300      	str	r3, [sp, #0]
 8006822:	462a      	mov	r2, r5
 8006824:	4b05      	ldr	r3, [pc, #20]	@ (800683c <_vfiprintf_r+0x228>)
 8006826:	a904      	add	r1, sp, #16
 8006828:	4630      	mov	r0, r6
 800682a:	f000 f879 	bl	8006920 <_printf_i>
 800682e:	e7e4      	b.n	80067fa <_vfiprintf_r+0x1e6>
 8006830:	08006f38 	.word	0x08006f38
 8006834:	08006f42 	.word	0x08006f42
 8006838:	00000000 	.word	0x00000000
 800683c:	080065ef 	.word	0x080065ef
 8006840:	08006f3e 	.word	0x08006f3e

08006844 <_printf_common>:
 8006844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006848:	4616      	mov	r6, r2
 800684a:	4698      	mov	r8, r3
 800684c:	688a      	ldr	r2, [r1, #8]
 800684e:	690b      	ldr	r3, [r1, #16]
 8006850:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006854:	4293      	cmp	r3, r2
 8006856:	bfb8      	it	lt
 8006858:	4613      	movlt	r3, r2
 800685a:	6033      	str	r3, [r6, #0]
 800685c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006860:	4607      	mov	r7, r0
 8006862:	460c      	mov	r4, r1
 8006864:	b10a      	cbz	r2, 800686a <_printf_common+0x26>
 8006866:	3301      	adds	r3, #1
 8006868:	6033      	str	r3, [r6, #0]
 800686a:	6823      	ldr	r3, [r4, #0]
 800686c:	0699      	lsls	r1, r3, #26
 800686e:	bf42      	ittt	mi
 8006870:	6833      	ldrmi	r3, [r6, #0]
 8006872:	3302      	addmi	r3, #2
 8006874:	6033      	strmi	r3, [r6, #0]
 8006876:	6825      	ldr	r5, [r4, #0]
 8006878:	f015 0506 	ands.w	r5, r5, #6
 800687c:	d106      	bne.n	800688c <_printf_common+0x48>
 800687e:	f104 0a19 	add.w	sl, r4, #25
 8006882:	68e3      	ldr	r3, [r4, #12]
 8006884:	6832      	ldr	r2, [r6, #0]
 8006886:	1a9b      	subs	r3, r3, r2
 8006888:	42ab      	cmp	r3, r5
 800688a:	dc26      	bgt.n	80068da <_printf_common+0x96>
 800688c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006890:	6822      	ldr	r2, [r4, #0]
 8006892:	3b00      	subs	r3, #0
 8006894:	bf18      	it	ne
 8006896:	2301      	movne	r3, #1
 8006898:	0692      	lsls	r2, r2, #26
 800689a:	d42b      	bmi.n	80068f4 <_printf_common+0xb0>
 800689c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80068a0:	4641      	mov	r1, r8
 80068a2:	4638      	mov	r0, r7
 80068a4:	47c8      	blx	r9
 80068a6:	3001      	adds	r0, #1
 80068a8:	d01e      	beq.n	80068e8 <_printf_common+0xa4>
 80068aa:	6823      	ldr	r3, [r4, #0]
 80068ac:	6922      	ldr	r2, [r4, #16]
 80068ae:	f003 0306 	and.w	r3, r3, #6
 80068b2:	2b04      	cmp	r3, #4
 80068b4:	bf02      	ittt	eq
 80068b6:	68e5      	ldreq	r5, [r4, #12]
 80068b8:	6833      	ldreq	r3, [r6, #0]
 80068ba:	1aed      	subeq	r5, r5, r3
 80068bc:	68a3      	ldr	r3, [r4, #8]
 80068be:	bf0c      	ite	eq
 80068c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068c4:	2500      	movne	r5, #0
 80068c6:	4293      	cmp	r3, r2
 80068c8:	bfc4      	itt	gt
 80068ca:	1a9b      	subgt	r3, r3, r2
 80068cc:	18ed      	addgt	r5, r5, r3
 80068ce:	2600      	movs	r6, #0
 80068d0:	341a      	adds	r4, #26
 80068d2:	42b5      	cmp	r5, r6
 80068d4:	d11a      	bne.n	800690c <_printf_common+0xc8>
 80068d6:	2000      	movs	r0, #0
 80068d8:	e008      	b.n	80068ec <_printf_common+0xa8>
 80068da:	2301      	movs	r3, #1
 80068dc:	4652      	mov	r2, sl
 80068de:	4641      	mov	r1, r8
 80068e0:	4638      	mov	r0, r7
 80068e2:	47c8      	blx	r9
 80068e4:	3001      	adds	r0, #1
 80068e6:	d103      	bne.n	80068f0 <_printf_common+0xac>
 80068e8:	f04f 30ff 	mov.w	r0, #4294967295
 80068ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068f0:	3501      	adds	r5, #1
 80068f2:	e7c6      	b.n	8006882 <_printf_common+0x3e>
 80068f4:	18e1      	adds	r1, r4, r3
 80068f6:	1c5a      	adds	r2, r3, #1
 80068f8:	2030      	movs	r0, #48	@ 0x30
 80068fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80068fe:	4422      	add	r2, r4
 8006900:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006904:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006908:	3302      	adds	r3, #2
 800690a:	e7c7      	b.n	800689c <_printf_common+0x58>
 800690c:	2301      	movs	r3, #1
 800690e:	4622      	mov	r2, r4
 8006910:	4641      	mov	r1, r8
 8006912:	4638      	mov	r0, r7
 8006914:	47c8      	blx	r9
 8006916:	3001      	adds	r0, #1
 8006918:	d0e6      	beq.n	80068e8 <_printf_common+0xa4>
 800691a:	3601      	adds	r6, #1
 800691c:	e7d9      	b.n	80068d2 <_printf_common+0x8e>
	...

08006920 <_printf_i>:
 8006920:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006924:	7e0f      	ldrb	r7, [r1, #24]
 8006926:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006928:	2f78      	cmp	r7, #120	@ 0x78
 800692a:	4691      	mov	r9, r2
 800692c:	4680      	mov	r8, r0
 800692e:	460c      	mov	r4, r1
 8006930:	469a      	mov	sl, r3
 8006932:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006936:	d807      	bhi.n	8006948 <_printf_i+0x28>
 8006938:	2f62      	cmp	r7, #98	@ 0x62
 800693a:	d80a      	bhi.n	8006952 <_printf_i+0x32>
 800693c:	2f00      	cmp	r7, #0
 800693e:	f000 80d1 	beq.w	8006ae4 <_printf_i+0x1c4>
 8006942:	2f58      	cmp	r7, #88	@ 0x58
 8006944:	f000 80b8 	beq.w	8006ab8 <_printf_i+0x198>
 8006948:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800694c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006950:	e03a      	b.n	80069c8 <_printf_i+0xa8>
 8006952:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006956:	2b15      	cmp	r3, #21
 8006958:	d8f6      	bhi.n	8006948 <_printf_i+0x28>
 800695a:	a101      	add	r1, pc, #4	@ (adr r1, 8006960 <_printf_i+0x40>)
 800695c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006960:	080069b9 	.word	0x080069b9
 8006964:	080069cd 	.word	0x080069cd
 8006968:	08006949 	.word	0x08006949
 800696c:	08006949 	.word	0x08006949
 8006970:	08006949 	.word	0x08006949
 8006974:	08006949 	.word	0x08006949
 8006978:	080069cd 	.word	0x080069cd
 800697c:	08006949 	.word	0x08006949
 8006980:	08006949 	.word	0x08006949
 8006984:	08006949 	.word	0x08006949
 8006988:	08006949 	.word	0x08006949
 800698c:	08006acb 	.word	0x08006acb
 8006990:	080069f7 	.word	0x080069f7
 8006994:	08006a85 	.word	0x08006a85
 8006998:	08006949 	.word	0x08006949
 800699c:	08006949 	.word	0x08006949
 80069a0:	08006aed 	.word	0x08006aed
 80069a4:	08006949 	.word	0x08006949
 80069a8:	080069f7 	.word	0x080069f7
 80069ac:	08006949 	.word	0x08006949
 80069b0:	08006949 	.word	0x08006949
 80069b4:	08006a8d 	.word	0x08006a8d
 80069b8:	6833      	ldr	r3, [r6, #0]
 80069ba:	1d1a      	adds	r2, r3, #4
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	6032      	str	r2, [r6, #0]
 80069c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80069c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80069c8:	2301      	movs	r3, #1
 80069ca:	e09c      	b.n	8006b06 <_printf_i+0x1e6>
 80069cc:	6833      	ldr	r3, [r6, #0]
 80069ce:	6820      	ldr	r0, [r4, #0]
 80069d0:	1d19      	adds	r1, r3, #4
 80069d2:	6031      	str	r1, [r6, #0]
 80069d4:	0606      	lsls	r6, r0, #24
 80069d6:	d501      	bpl.n	80069dc <_printf_i+0xbc>
 80069d8:	681d      	ldr	r5, [r3, #0]
 80069da:	e003      	b.n	80069e4 <_printf_i+0xc4>
 80069dc:	0645      	lsls	r5, r0, #25
 80069de:	d5fb      	bpl.n	80069d8 <_printf_i+0xb8>
 80069e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80069e4:	2d00      	cmp	r5, #0
 80069e6:	da03      	bge.n	80069f0 <_printf_i+0xd0>
 80069e8:	232d      	movs	r3, #45	@ 0x2d
 80069ea:	426d      	negs	r5, r5
 80069ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069f0:	4858      	ldr	r0, [pc, #352]	@ (8006b54 <_printf_i+0x234>)
 80069f2:	230a      	movs	r3, #10
 80069f4:	e011      	b.n	8006a1a <_printf_i+0xfa>
 80069f6:	6821      	ldr	r1, [r4, #0]
 80069f8:	6833      	ldr	r3, [r6, #0]
 80069fa:	0608      	lsls	r0, r1, #24
 80069fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8006a00:	d402      	bmi.n	8006a08 <_printf_i+0xe8>
 8006a02:	0649      	lsls	r1, r1, #25
 8006a04:	bf48      	it	mi
 8006a06:	b2ad      	uxthmi	r5, r5
 8006a08:	2f6f      	cmp	r7, #111	@ 0x6f
 8006a0a:	4852      	ldr	r0, [pc, #328]	@ (8006b54 <_printf_i+0x234>)
 8006a0c:	6033      	str	r3, [r6, #0]
 8006a0e:	bf14      	ite	ne
 8006a10:	230a      	movne	r3, #10
 8006a12:	2308      	moveq	r3, #8
 8006a14:	2100      	movs	r1, #0
 8006a16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006a1a:	6866      	ldr	r6, [r4, #4]
 8006a1c:	60a6      	str	r6, [r4, #8]
 8006a1e:	2e00      	cmp	r6, #0
 8006a20:	db05      	blt.n	8006a2e <_printf_i+0x10e>
 8006a22:	6821      	ldr	r1, [r4, #0]
 8006a24:	432e      	orrs	r6, r5
 8006a26:	f021 0104 	bic.w	r1, r1, #4
 8006a2a:	6021      	str	r1, [r4, #0]
 8006a2c:	d04b      	beq.n	8006ac6 <_printf_i+0x1a6>
 8006a2e:	4616      	mov	r6, r2
 8006a30:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a34:	fb03 5711 	mls	r7, r3, r1, r5
 8006a38:	5dc7      	ldrb	r7, [r0, r7]
 8006a3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a3e:	462f      	mov	r7, r5
 8006a40:	42bb      	cmp	r3, r7
 8006a42:	460d      	mov	r5, r1
 8006a44:	d9f4      	bls.n	8006a30 <_printf_i+0x110>
 8006a46:	2b08      	cmp	r3, #8
 8006a48:	d10b      	bne.n	8006a62 <_printf_i+0x142>
 8006a4a:	6823      	ldr	r3, [r4, #0]
 8006a4c:	07df      	lsls	r7, r3, #31
 8006a4e:	d508      	bpl.n	8006a62 <_printf_i+0x142>
 8006a50:	6923      	ldr	r3, [r4, #16]
 8006a52:	6861      	ldr	r1, [r4, #4]
 8006a54:	4299      	cmp	r1, r3
 8006a56:	bfde      	ittt	le
 8006a58:	2330      	movle	r3, #48	@ 0x30
 8006a5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a62:	1b92      	subs	r2, r2, r6
 8006a64:	6122      	str	r2, [r4, #16]
 8006a66:	f8cd a000 	str.w	sl, [sp]
 8006a6a:	464b      	mov	r3, r9
 8006a6c:	aa03      	add	r2, sp, #12
 8006a6e:	4621      	mov	r1, r4
 8006a70:	4640      	mov	r0, r8
 8006a72:	f7ff fee7 	bl	8006844 <_printf_common>
 8006a76:	3001      	adds	r0, #1
 8006a78:	d14a      	bne.n	8006b10 <_printf_i+0x1f0>
 8006a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a7e:	b004      	add	sp, #16
 8006a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a84:	6823      	ldr	r3, [r4, #0]
 8006a86:	f043 0320 	orr.w	r3, r3, #32
 8006a8a:	6023      	str	r3, [r4, #0]
 8006a8c:	4832      	ldr	r0, [pc, #200]	@ (8006b58 <_printf_i+0x238>)
 8006a8e:	2778      	movs	r7, #120	@ 0x78
 8006a90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	6831      	ldr	r1, [r6, #0]
 8006a98:	061f      	lsls	r7, r3, #24
 8006a9a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a9e:	d402      	bmi.n	8006aa6 <_printf_i+0x186>
 8006aa0:	065f      	lsls	r7, r3, #25
 8006aa2:	bf48      	it	mi
 8006aa4:	b2ad      	uxthmi	r5, r5
 8006aa6:	6031      	str	r1, [r6, #0]
 8006aa8:	07d9      	lsls	r1, r3, #31
 8006aaa:	bf44      	itt	mi
 8006aac:	f043 0320 	orrmi.w	r3, r3, #32
 8006ab0:	6023      	strmi	r3, [r4, #0]
 8006ab2:	b11d      	cbz	r5, 8006abc <_printf_i+0x19c>
 8006ab4:	2310      	movs	r3, #16
 8006ab6:	e7ad      	b.n	8006a14 <_printf_i+0xf4>
 8006ab8:	4826      	ldr	r0, [pc, #152]	@ (8006b54 <_printf_i+0x234>)
 8006aba:	e7e9      	b.n	8006a90 <_printf_i+0x170>
 8006abc:	6823      	ldr	r3, [r4, #0]
 8006abe:	f023 0320 	bic.w	r3, r3, #32
 8006ac2:	6023      	str	r3, [r4, #0]
 8006ac4:	e7f6      	b.n	8006ab4 <_printf_i+0x194>
 8006ac6:	4616      	mov	r6, r2
 8006ac8:	e7bd      	b.n	8006a46 <_printf_i+0x126>
 8006aca:	6833      	ldr	r3, [r6, #0]
 8006acc:	6825      	ldr	r5, [r4, #0]
 8006ace:	6961      	ldr	r1, [r4, #20]
 8006ad0:	1d18      	adds	r0, r3, #4
 8006ad2:	6030      	str	r0, [r6, #0]
 8006ad4:	062e      	lsls	r6, r5, #24
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	d501      	bpl.n	8006ade <_printf_i+0x1be>
 8006ada:	6019      	str	r1, [r3, #0]
 8006adc:	e002      	b.n	8006ae4 <_printf_i+0x1c4>
 8006ade:	0668      	lsls	r0, r5, #25
 8006ae0:	d5fb      	bpl.n	8006ada <_printf_i+0x1ba>
 8006ae2:	8019      	strh	r1, [r3, #0]
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	6123      	str	r3, [r4, #16]
 8006ae8:	4616      	mov	r6, r2
 8006aea:	e7bc      	b.n	8006a66 <_printf_i+0x146>
 8006aec:	6833      	ldr	r3, [r6, #0]
 8006aee:	1d1a      	adds	r2, r3, #4
 8006af0:	6032      	str	r2, [r6, #0]
 8006af2:	681e      	ldr	r6, [r3, #0]
 8006af4:	6862      	ldr	r2, [r4, #4]
 8006af6:	2100      	movs	r1, #0
 8006af8:	4630      	mov	r0, r6
 8006afa:	f7f9 fb89 	bl	8000210 <memchr>
 8006afe:	b108      	cbz	r0, 8006b04 <_printf_i+0x1e4>
 8006b00:	1b80      	subs	r0, r0, r6
 8006b02:	6060      	str	r0, [r4, #4]
 8006b04:	6863      	ldr	r3, [r4, #4]
 8006b06:	6123      	str	r3, [r4, #16]
 8006b08:	2300      	movs	r3, #0
 8006b0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b0e:	e7aa      	b.n	8006a66 <_printf_i+0x146>
 8006b10:	6923      	ldr	r3, [r4, #16]
 8006b12:	4632      	mov	r2, r6
 8006b14:	4649      	mov	r1, r9
 8006b16:	4640      	mov	r0, r8
 8006b18:	47d0      	blx	sl
 8006b1a:	3001      	adds	r0, #1
 8006b1c:	d0ad      	beq.n	8006a7a <_printf_i+0x15a>
 8006b1e:	6823      	ldr	r3, [r4, #0]
 8006b20:	079b      	lsls	r3, r3, #30
 8006b22:	d413      	bmi.n	8006b4c <_printf_i+0x22c>
 8006b24:	68e0      	ldr	r0, [r4, #12]
 8006b26:	9b03      	ldr	r3, [sp, #12]
 8006b28:	4298      	cmp	r0, r3
 8006b2a:	bfb8      	it	lt
 8006b2c:	4618      	movlt	r0, r3
 8006b2e:	e7a6      	b.n	8006a7e <_printf_i+0x15e>
 8006b30:	2301      	movs	r3, #1
 8006b32:	4632      	mov	r2, r6
 8006b34:	4649      	mov	r1, r9
 8006b36:	4640      	mov	r0, r8
 8006b38:	47d0      	blx	sl
 8006b3a:	3001      	adds	r0, #1
 8006b3c:	d09d      	beq.n	8006a7a <_printf_i+0x15a>
 8006b3e:	3501      	adds	r5, #1
 8006b40:	68e3      	ldr	r3, [r4, #12]
 8006b42:	9903      	ldr	r1, [sp, #12]
 8006b44:	1a5b      	subs	r3, r3, r1
 8006b46:	42ab      	cmp	r3, r5
 8006b48:	dcf2      	bgt.n	8006b30 <_printf_i+0x210>
 8006b4a:	e7eb      	b.n	8006b24 <_printf_i+0x204>
 8006b4c:	2500      	movs	r5, #0
 8006b4e:	f104 0619 	add.w	r6, r4, #25
 8006b52:	e7f5      	b.n	8006b40 <_printf_i+0x220>
 8006b54:	08006f49 	.word	0x08006f49
 8006b58:	08006f5a 	.word	0x08006f5a

08006b5c <__sflush_r>:
 8006b5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b64:	0716      	lsls	r6, r2, #28
 8006b66:	4605      	mov	r5, r0
 8006b68:	460c      	mov	r4, r1
 8006b6a:	d454      	bmi.n	8006c16 <__sflush_r+0xba>
 8006b6c:	684b      	ldr	r3, [r1, #4]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	dc02      	bgt.n	8006b78 <__sflush_r+0x1c>
 8006b72:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	dd48      	ble.n	8006c0a <__sflush_r+0xae>
 8006b78:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b7a:	2e00      	cmp	r6, #0
 8006b7c:	d045      	beq.n	8006c0a <__sflush_r+0xae>
 8006b7e:	2300      	movs	r3, #0
 8006b80:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006b84:	682f      	ldr	r7, [r5, #0]
 8006b86:	6a21      	ldr	r1, [r4, #32]
 8006b88:	602b      	str	r3, [r5, #0]
 8006b8a:	d030      	beq.n	8006bee <__sflush_r+0x92>
 8006b8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006b8e:	89a3      	ldrh	r3, [r4, #12]
 8006b90:	0759      	lsls	r1, r3, #29
 8006b92:	d505      	bpl.n	8006ba0 <__sflush_r+0x44>
 8006b94:	6863      	ldr	r3, [r4, #4]
 8006b96:	1ad2      	subs	r2, r2, r3
 8006b98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006b9a:	b10b      	cbz	r3, 8006ba0 <__sflush_r+0x44>
 8006b9c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006b9e:	1ad2      	subs	r2, r2, r3
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ba4:	6a21      	ldr	r1, [r4, #32]
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	47b0      	blx	r6
 8006baa:	1c43      	adds	r3, r0, #1
 8006bac:	89a3      	ldrh	r3, [r4, #12]
 8006bae:	d106      	bne.n	8006bbe <__sflush_r+0x62>
 8006bb0:	6829      	ldr	r1, [r5, #0]
 8006bb2:	291d      	cmp	r1, #29
 8006bb4:	d82b      	bhi.n	8006c0e <__sflush_r+0xb2>
 8006bb6:	4a2a      	ldr	r2, [pc, #168]	@ (8006c60 <__sflush_r+0x104>)
 8006bb8:	40ca      	lsrs	r2, r1
 8006bba:	07d6      	lsls	r6, r2, #31
 8006bbc:	d527      	bpl.n	8006c0e <__sflush_r+0xb2>
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	6062      	str	r2, [r4, #4]
 8006bc2:	04d9      	lsls	r1, r3, #19
 8006bc4:	6922      	ldr	r2, [r4, #16]
 8006bc6:	6022      	str	r2, [r4, #0]
 8006bc8:	d504      	bpl.n	8006bd4 <__sflush_r+0x78>
 8006bca:	1c42      	adds	r2, r0, #1
 8006bcc:	d101      	bne.n	8006bd2 <__sflush_r+0x76>
 8006bce:	682b      	ldr	r3, [r5, #0]
 8006bd0:	b903      	cbnz	r3, 8006bd4 <__sflush_r+0x78>
 8006bd2:	6560      	str	r0, [r4, #84]	@ 0x54
 8006bd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006bd6:	602f      	str	r7, [r5, #0]
 8006bd8:	b1b9      	cbz	r1, 8006c0a <__sflush_r+0xae>
 8006bda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006bde:	4299      	cmp	r1, r3
 8006be0:	d002      	beq.n	8006be8 <__sflush_r+0x8c>
 8006be2:	4628      	mov	r0, r5
 8006be4:	f7ff fbf4 	bl	80063d0 <_free_r>
 8006be8:	2300      	movs	r3, #0
 8006bea:	6363      	str	r3, [r4, #52]	@ 0x34
 8006bec:	e00d      	b.n	8006c0a <__sflush_r+0xae>
 8006bee:	2301      	movs	r3, #1
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	47b0      	blx	r6
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	1c50      	adds	r0, r2, #1
 8006bf8:	d1c9      	bne.n	8006b8e <__sflush_r+0x32>
 8006bfa:	682b      	ldr	r3, [r5, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d0c6      	beq.n	8006b8e <__sflush_r+0x32>
 8006c00:	2b1d      	cmp	r3, #29
 8006c02:	d001      	beq.n	8006c08 <__sflush_r+0xac>
 8006c04:	2b16      	cmp	r3, #22
 8006c06:	d11e      	bne.n	8006c46 <__sflush_r+0xea>
 8006c08:	602f      	str	r7, [r5, #0]
 8006c0a:	2000      	movs	r0, #0
 8006c0c:	e022      	b.n	8006c54 <__sflush_r+0xf8>
 8006c0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c12:	b21b      	sxth	r3, r3
 8006c14:	e01b      	b.n	8006c4e <__sflush_r+0xf2>
 8006c16:	690f      	ldr	r7, [r1, #16]
 8006c18:	2f00      	cmp	r7, #0
 8006c1a:	d0f6      	beq.n	8006c0a <__sflush_r+0xae>
 8006c1c:	0793      	lsls	r3, r2, #30
 8006c1e:	680e      	ldr	r6, [r1, #0]
 8006c20:	bf08      	it	eq
 8006c22:	694b      	ldreq	r3, [r1, #20]
 8006c24:	600f      	str	r7, [r1, #0]
 8006c26:	bf18      	it	ne
 8006c28:	2300      	movne	r3, #0
 8006c2a:	eba6 0807 	sub.w	r8, r6, r7
 8006c2e:	608b      	str	r3, [r1, #8]
 8006c30:	f1b8 0f00 	cmp.w	r8, #0
 8006c34:	dde9      	ble.n	8006c0a <__sflush_r+0xae>
 8006c36:	6a21      	ldr	r1, [r4, #32]
 8006c38:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006c3a:	4643      	mov	r3, r8
 8006c3c:	463a      	mov	r2, r7
 8006c3e:	4628      	mov	r0, r5
 8006c40:	47b0      	blx	r6
 8006c42:	2800      	cmp	r0, #0
 8006c44:	dc08      	bgt.n	8006c58 <__sflush_r+0xfc>
 8006c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c4e:	81a3      	strh	r3, [r4, #12]
 8006c50:	f04f 30ff 	mov.w	r0, #4294967295
 8006c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c58:	4407      	add	r7, r0
 8006c5a:	eba8 0800 	sub.w	r8, r8, r0
 8006c5e:	e7e7      	b.n	8006c30 <__sflush_r+0xd4>
 8006c60:	20400001 	.word	0x20400001

08006c64 <_fflush_r>:
 8006c64:	b538      	push	{r3, r4, r5, lr}
 8006c66:	690b      	ldr	r3, [r1, #16]
 8006c68:	4605      	mov	r5, r0
 8006c6a:	460c      	mov	r4, r1
 8006c6c:	b913      	cbnz	r3, 8006c74 <_fflush_r+0x10>
 8006c6e:	2500      	movs	r5, #0
 8006c70:	4628      	mov	r0, r5
 8006c72:	bd38      	pop	{r3, r4, r5, pc}
 8006c74:	b118      	cbz	r0, 8006c7e <_fflush_r+0x1a>
 8006c76:	6a03      	ldr	r3, [r0, #32]
 8006c78:	b90b      	cbnz	r3, 8006c7e <_fflush_r+0x1a>
 8006c7a:	f7ff f9af 	bl	8005fdc <__sinit>
 8006c7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d0f3      	beq.n	8006c6e <_fflush_r+0xa>
 8006c86:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006c88:	07d0      	lsls	r0, r2, #31
 8006c8a:	d404      	bmi.n	8006c96 <_fflush_r+0x32>
 8006c8c:	0599      	lsls	r1, r3, #22
 8006c8e:	d402      	bmi.n	8006c96 <_fflush_r+0x32>
 8006c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c92:	f7ff fb9a 	bl	80063ca <__retarget_lock_acquire_recursive>
 8006c96:	4628      	mov	r0, r5
 8006c98:	4621      	mov	r1, r4
 8006c9a:	f7ff ff5f 	bl	8006b5c <__sflush_r>
 8006c9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ca0:	07da      	lsls	r2, r3, #31
 8006ca2:	4605      	mov	r5, r0
 8006ca4:	d4e4      	bmi.n	8006c70 <_fflush_r+0xc>
 8006ca6:	89a3      	ldrh	r3, [r4, #12]
 8006ca8:	059b      	lsls	r3, r3, #22
 8006caa:	d4e1      	bmi.n	8006c70 <_fflush_r+0xc>
 8006cac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cae:	f7ff fb8d 	bl	80063cc <__retarget_lock_release_recursive>
 8006cb2:	e7dd      	b.n	8006c70 <_fflush_r+0xc>

08006cb4 <__swhatbuf_r>:
 8006cb4:	b570      	push	{r4, r5, r6, lr}
 8006cb6:	460c      	mov	r4, r1
 8006cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cbc:	2900      	cmp	r1, #0
 8006cbe:	b096      	sub	sp, #88	@ 0x58
 8006cc0:	4615      	mov	r5, r2
 8006cc2:	461e      	mov	r6, r3
 8006cc4:	da0d      	bge.n	8006ce2 <__swhatbuf_r+0x2e>
 8006cc6:	89a3      	ldrh	r3, [r4, #12]
 8006cc8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006ccc:	f04f 0100 	mov.w	r1, #0
 8006cd0:	bf14      	ite	ne
 8006cd2:	2340      	movne	r3, #64	@ 0x40
 8006cd4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006cd8:	2000      	movs	r0, #0
 8006cda:	6031      	str	r1, [r6, #0]
 8006cdc:	602b      	str	r3, [r5, #0]
 8006cde:	b016      	add	sp, #88	@ 0x58
 8006ce0:	bd70      	pop	{r4, r5, r6, pc}
 8006ce2:	466a      	mov	r2, sp
 8006ce4:	f000 f848 	bl	8006d78 <_fstat_r>
 8006ce8:	2800      	cmp	r0, #0
 8006cea:	dbec      	blt.n	8006cc6 <__swhatbuf_r+0x12>
 8006cec:	9901      	ldr	r1, [sp, #4]
 8006cee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006cf2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006cf6:	4259      	negs	r1, r3
 8006cf8:	4159      	adcs	r1, r3
 8006cfa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006cfe:	e7eb      	b.n	8006cd8 <__swhatbuf_r+0x24>

08006d00 <__smakebuf_r>:
 8006d00:	898b      	ldrh	r3, [r1, #12]
 8006d02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d04:	079d      	lsls	r5, r3, #30
 8006d06:	4606      	mov	r6, r0
 8006d08:	460c      	mov	r4, r1
 8006d0a:	d507      	bpl.n	8006d1c <__smakebuf_r+0x1c>
 8006d0c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006d10:	6023      	str	r3, [r4, #0]
 8006d12:	6123      	str	r3, [r4, #16]
 8006d14:	2301      	movs	r3, #1
 8006d16:	6163      	str	r3, [r4, #20]
 8006d18:	b003      	add	sp, #12
 8006d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d1c:	ab01      	add	r3, sp, #4
 8006d1e:	466a      	mov	r2, sp
 8006d20:	f7ff ffc8 	bl	8006cb4 <__swhatbuf_r>
 8006d24:	9f00      	ldr	r7, [sp, #0]
 8006d26:	4605      	mov	r5, r0
 8006d28:	4639      	mov	r1, r7
 8006d2a:	4630      	mov	r0, r6
 8006d2c:	f7ff fbbc 	bl	80064a8 <_malloc_r>
 8006d30:	b948      	cbnz	r0, 8006d46 <__smakebuf_r+0x46>
 8006d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d36:	059a      	lsls	r2, r3, #22
 8006d38:	d4ee      	bmi.n	8006d18 <__smakebuf_r+0x18>
 8006d3a:	f023 0303 	bic.w	r3, r3, #3
 8006d3e:	f043 0302 	orr.w	r3, r3, #2
 8006d42:	81a3      	strh	r3, [r4, #12]
 8006d44:	e7e2      	b.n	8006d0c <__smakebuf_r+0xc>
 8006d46:	89a3      	ldrh	r3, [r4, #12]
 8006d48:	6020      	str	r0, [r4, #0]
 8006d4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d4e:	81a3      	strh	r3, [r4, #12]
 8006d50:	9b01      	ldr	r3, [sp, #4]
 8006d52:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006d56:	b15b      	cbz	r3, 8006d70 <__smakebuf_r+0x70>
 8006d58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d5c:	4630      	mov	r0, r6
 8006d5e:	f000 f81d 	bl	8006d9c <_isatty_r>
 8006d62:	b128      	cbz	r0, 8006d70 <__smakebuf_r+0x70>
 8006d64:	89a3      	ldrh	r3, [r4, #12]
 8006d66:	f023 0303 	bic.w	r3, r3, #3
 8006d6a:	f043 0301 	orr.w	r3, r3, #1
 8006d6e:	81a3      	strh	r3, [r4, #12]
 8006d70:	89a3      	ldrh	r3, [r4, #12]
 8006d72:	431d      	orrs	r5, r3
 8006d74:	81a5      	strh	r5, [r4, #12]
 8006d76:	e7cf      	b.n	8006d18 <__smakebuf_r+0x18>

08006d78 <_fstat_r>:
 8006d78:	b538      	push	{r3, r4, r5, lr}
 8006d7a:	4d07      	ldr	r5, [pc, #28]	@ (8006d98 <_fstat_r+0x20>)
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	4604      	mov	r4, r0
 8006d80:	4608      	mov	r0, r1
 8006d82:	4611      	mov	r1, r2
 8006d84:	602b      	str	r3, [r5, #0]
 8006d86:	f7fa ffe8 	bl	8001d5a <_fstat>
 8006d8a:	1c43      	adds	r3, r0, #1
 8006d8c:	d102      	bne.n	8006d94 <_fstat_r+0x1c>
 8006d8e:	682b      	ldr	r3, [r5, #0]
 8006d90:	b103      	cbz	r3, 8006d94 <_fstat_r+0x1c>
 8006d92:	6023      	str	r3, [r4, #0]
 8006d94:	bd38      	pop	{r3, r4, r5, pc}
 8006d96:	bf00      	nop
 8006d98:	200043f0 	.word	0x200043f0

08006d9c <_isatty_r>:
 8006d9c:	b538      	push	{r3, r4, r5, lr}
 8006d9e:	4d06      	ldr	r5, [pc, #24]	@ (8006db8 <_isatty_r+0x1c>)
 8006da0:	2300      	movs	r3, #0
 8006da2:	4604      	mov	r4, r0
 8006da4:	4608      	mov	r0, r1
 8006da6:	602b      	str	r3, [r5, #0]
 8006da8:	f7fa ffe7 	bl	8001d7a <_isatty>
 8006dac:	1c43      	adds	r3, r0, #1
 8006dae:	d102      	bne.n	8006db6 <_isatty_r+0x1a>
 8006db0:	682b      	ldr	r3, [r5, #0]
 8006db2:	b103      	cbz	r3, 8006db6 <_isatty_r+0x1a>
 8006db4:	6023      	str	r3, [r4, #0]
 8006db6:	bd38      	pop	{r3, r4, r5, pc}
 8006db8:	200043f0 	.word	0x200043f0

08006dbc <_sbrk_r>:
 8006dbc:	b538      	push	{r3, r4, r5, lr}
 8006dbe:	4d06      	ldr	r5, [pc, #24]	@ (8006dd8 <_sbrk_r+0x1c>)
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	4604      	mov	r4, r0
 8006dc4:	4608      	mov	r0, r1
 8006dc6:	602b      	str	r3, [r5, #0]
 8006dc8:	f7fa fff0 	bl	8001dac <_sbrk>
 8006dcc:	1c43      	adds	r3, r0, #1
 8006dce:	d102      	bne.n	8006dd6 <_sbrk_r+0x1a>
 8006dd0:	682b      	ldr	r3, [r5, #0]
 8006dd2:	b103      	cbz	r3, 8006dd6 <_sbrk_r+0x1a>
 8006dd4:	6023      	str	r3, [r4, #0]
 8006dd6:	bd38      	pop	{r3, r4, r5, pc}
 8006dd8:	200043f0 	.word	0x200043f0

08006ddc <_init>:
 8006ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dde:	bf00      	nop
 8006de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006de2:	bc08      	pop	{r3}
 8006de4:	469e      	mov	lr, r3
 8006de6:	4770      	bx	lr

08006de8 <_fini>:
 8006de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dea:	bf00      	nop
 8006dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006dee:	bc08      	pop	{r3}
 8006df0:	469e      	mov	lr, r3
 8006df2:	4770      	bx	lr
