A!FUNC_LOGICAL_PATH!COMP_DEVICE_TYPE!REFDES!FUNC_PRIM_FILE!COMP_PARENT_PPT!COMP_PARENT_PPT_PART!COMP_PARENT_PART_TYPE!FUNC_SCH_SIZE!FUNC_HAS_FIXED_SIZE!FUNC_DES!FUNC_GROUP!FUNC_ROOM!FUNC_CDS_FSP_UID!FUNC_NO_SWAP_PIN!FUNC_HARD_LOCATION!FUNC_NO_SWAP_GATE_EXT!FUNC_CDS_FSP_MAPPED_CELL!FUNC_CDS_FSP_FPGA_SYMBOL!FUNC_CDS_FSP_TERM_TYPE!FUNC_CDS_FSP_TERM_NAME!FUNC_ROOM!FUNC_GROUP!FUNC_CDS_FSP_TERM_INDEX!FUNC_CDS_FSP_INSTANCE_ID!FUNC_NO_SWAP_GATE!FUNC_NO_XNET_CONNECTION!FUNC_CDS_FSP_IS_FPGA!
J!D:/cad/cadence/allegro/testproject.brd!Thu Nov  2 20:32:50 2023!0.00!0.00!21000.00!17000.00!0.01!mils!TESTPROJECT!10.400000 mil!2!UP TO DATE!
S!@testproject.schematic1(sch_1):ins136@orcapturedownload.\atsamd21g18a-aut.normal\(sch_1)!ATSAMD21G18A-AUT_TQFP48_7X7MC_M!U1!.\chipsView.dat!!!!!!F0!!!!!!!!!!!!!!!!!!
