<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns="http://www.w3.org/TR/REC-html40">


<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2019_Website/keynotes.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:38:37 GMT -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=windows-1252">

<title>ISVLSI 2019 Keynotes</title>
<!--[if !mso]>
<style>h2
	{margin-top:10.0pt;
	margin-right:0in;
	margin-bottom:0in;
	margin-left:0in;
	margin-bottom:.0001pt;
	page-break-after:avoid;
	font-size:13.0pt;
	font-family:"Cambria","serif";
	color:#4F81BD;
	}
span.navybold
	{}
table.MsoTableGrid
	{border:1.0pt solid windowtext;
	font-size:11.0pt;
	font-family:"Calibri","sans-serif";
	}
</style>
<![endif]-->
<link rel="File-List" href="keynotes_files/filelist.xml">

<!--[if !mso]>
<style>
v\:*         { behavior: url(#default#VML) }
o\:*         { behavior: url(#default#VML) }
.shape       { behavior: url(#default#VML) }
</style>
<![endif]--><!--[if gte mso 9]>
<xml><o:shapedefaults v:ext="edit" spidmax="1027"/>
</xml><![endif]-->
<!--mstheme--><link rel="stylesheet" type="text/css" href="_themes/blends/blen1011.css"><meta name="Microsoft Theme" content="blends 1011">
</head>

<body>

<div align="center">
	<table border="0" cellpadding="0" cellspacing="0" height="826" width="1280">
		<!-- MSTableType="layout" -->
				<tr>
					<td valign="top">
						<!-- MSCellType="DecArea" -->
						<p align="center">
						<img border="0" src="Logo%20ISVLSI_2019N.png" width="200" >
						</p>
					</td>
					<td valign="top" height="112">
							<!-- MSCellType="ContentHead" -->
						<p align="center">
							<font size="4" color="#000000" face="Tahoma">
							<img border="0" src="pics/fiu.jpg"  height="190" width=33%>
							<img border="0" src="pics/miamibeach.jpg"  height="190" width=33%>
							<img border="0" src="pics/vlsi.jpg"  height="190" width=25%>
							</font>
						</p>
						
						<p align="center">
							<font size="4" color="#000000" face="Tahoma">
							<b>IEEE Computer Society Annual Symposium on VLSI<br>
							Miami, Florida, U.S.A., July 15-17, 2019</b></font>
						</p>
					</td>
				</tr>
		<tr>
			<td valign="top" width="224">
			<!-- MSCellType="NavBody" -->
			<p align="center">
		<font face="Tahoma">
		<!--webbot bot="Navigation" S-Type="sequence" S-Orientation="vertical" S-Rendering="graphics" B-Include-Home="FALSE" B-Include-Up="TRUE" U-Page="sid:1001" S-Theme="blank 0110" startspan --><script language="JavaScript"><!--
MSFPhover = 
  (((navigator.appName == "Netscape") && 
  (parseInt(navigator.appVersion) >= 3 )) || 
  ((navigator.appName == "Microsoft Internet Explorer") && 
  (parseInt(navigator.appVersion) >= 4 ))); 
function MSFPpreload(img) 
{
  var a=new Image(); a.src=img; return a; 
}
// --></script><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav1n=MSFPpreload("_derived/index.html_cmp_blank110_vbtn.gif"); MSFPnav1h=MSFPpreload("_derived/index.html_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="index.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav1'].src=MSFPnav1h.src" onmouseout="if(MSFPhover) document['MSFPnav1'].src=MSFPnav1n.src"><img src="_derived/index.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Home" name="MSFPnav1"></a><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav2n=MSFPpreload("_derived/hotel.html_cmp_blank110_vbtn.gif"); MSFPnav2h=MSFPpreload("_derived/hotel.html_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="hotel.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav2'].src=MSFPnav2h.src" onmouseout="if(MSFPhover) document['MSFPnav2'].src=MSFPnav2n.src"><img src="_derived/hotel.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Travel/Accommodation" name="MSFPnav2"></a><br><img src="_derived/keynotes.html_cmp_blank110_vbtn_p.gif" width="140" height="40" border="0" alt="Keynotes / Panel"><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav3n=MSFPpreload("_derived/attractions.html_cmp_blank110_vbtn.gif"); MSFPnav3h=MSFPpreload("_derived/attractions.html_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="attractions.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav3'].src=MSFPnav3h.src" onmouseout="if(MSFPhover) document['MSFPnav3'].src=MSFPnav3n.src"><img src="_derived/attractions.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="attractions" name="MSFPnav3"></a><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav4n=MSFPpreload("_derived/location.html_cmp_blank110_vbtn.png"); MSFPnav4h=MSFPpreload("_derived/location.html_cmp_blank110_vbtn_a.png"); }
							// --></script><a href="location.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav4'].src=MSFPnav4h.src" onmouseout="if(MSFPhover) document['MSFPnav4'].src=MSFPnav4n.src"><img src="_derived/location.html_cmp_blank110_vbtn.png" width="140" height="40" border="0" alt="Social Events" name="MSFPnav4"></a><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav5n=MSFPpreload("_derived/cfp.html_cmp_blank110_vbtn.gif"); MSFPnav5h=MSFPpreload("_derived/cfp.html_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="cfp.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav5'].src=MSFPnav5h.src" onmouseout="if(MSFPhover) document['MSFPnav5'].src=MSFPnav5n.src"><img src="_derived/cfp.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Calls" name="MSFPnav5"></a><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav6n=MSFPpreload("_derived/committee.html_cmp_blank110_vbtn.gif"); MSFPnav6h=MSFPpreload("_derived/committee.html_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="committee.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav6'].src=MSFPnav6h.src" onmouseout="if(MSFPhover) document['MSFPnav6'].src=MSFPnav6n.src"><img src="_derived/committee.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Committees" name="MSFPnav6"></a><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav7n=MSFPpreload("_derived/dates.html_cmp_blank110_vbtn.gif"); MSFPnav7h=MSFPpreload("_derived/dates.html_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="dates.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav7'].src=MSFPnav7h.src" onmouseout="if(MSFPhover) document['MSFPnav7'].src=MSFPnav7n.src"><img src="_derived/dates.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Important Dates" name="MSFPnav7"></a><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav8n=MSFPpreload("_derived/submission.html_cmp_blank110_vbtn.gif"); MSFPnav8h=MSFPpreload("_derived/submission.html_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="submission.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav8'].src=MSFPnav8h.src" onmouseout="if(MSFPhover) document['MSFPnav8'].src=MSFPnav8n.src"><img src="_derived/submission.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Paper Submission" name="MSFPnav8"></a><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav9n=MSFPpreload("_derived/phd.html_cmp_blank110_vbtn.gif"); MSFPnav9h=MSFPpreload("_derived/phd.html_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="phd.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav9'].src=MSFPnav9h.src" onmouseout="if(MSFPhover) document['MSFPnav9'].src=MSFPnav9n.src"><img src="_derived/phd.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Student Research Forum" name="MSFPnav9"></a><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav10n=MSFPpreload("_derived/program.html_cmp_blank110_vbtn.gif"); MSFPnav10h=MSFPpreload("_derived/program.html_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="program.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav10'].src=MSFPnav10h.src" onmouseout="if(MSFPhover) document['MSFPnav10'].src=MSFPnav10n.src"><img src="_derived/program.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Program Schedule" name="MSFPnav10"></a><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav11n=MSFPpreload("_derived/registration.html_cmp_blank110_vbtn.gif"); MSFPnav11h=MSFPpreload("_derived/registration.html_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="registration.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav11'].src=MSFPnav11h.src" onmouseout="if(MSFPhover) document['MSFPnav11'].src=MSFPnav11n.src"><img src="_derived/registration.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Registration" name="MSFPnav11"></a><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav12n=MSFPpreload("_derived/travel_grant.html_cmp_blank110_vbtn.gif"); MSFPnav12h=MSFPpreload("_derived/travel_grant.html_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="travel_grant.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav12'].src=MSFPnav12h.src" onmouseout="if(MSFPhover) document['MSFPnav12'].src=MSFPnav12n.src"><img src="_derived/travel_grant.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Travel_grant" name="MSFPnav12"></a><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav13n=MSFPpreload("_derived/sisterconferences.html_cmp_blank110_vbtn.gif"); MSFPnav13h=MSFPpreload("_derived/sisterconferences.html_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="sisterconferences.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav13'].src=MSFPnav13h.src" onmouseout="if(MSFPhover) document['MSFPnav13'].src=MSFPnav13n.src"><img src="_derived/sisterconferences.html_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Sister Conferences" name="MSFPnav13"></a><br><script language="JavaScript"><!--
							if(MSFPhover) { MSFPnav14n=MSFPpreload("_derived/archive.htm_cmp_blank110_vbtn.gif"); MSFPnav14h=MSFPpreload("_derived/archive.htm_cmp_blank110_vbtn_a.gif"); }
							// --></script><a href="archive.html" language="JavaScript" onmouseover="if(MSFPhover) document['MSFPnav14'].src=MSFPnav14h.src" onmouseout="if(MSFPhover) document['MSFPnav14'].src=MSFPnav14n.src"><img src="_derived/archive.htm_cmp_blank110_vbtn.gif" width="140" height="40" border="0" alt="Past Conferences" name="MSFPnav14"></a><!--webbot bot="Navigation" i-checksum="11594" endspan -->
							</font>
						</p>					
						<p align="center">
							<font color="#0000FF" face="Tahoma"><b>Sponsored By:</b></font>
							<br>
							<img border="0" src="ieee.jpg" width="170">
							<font face="Tahoma"><font color="#0000FF"><b> </b>
							</font></font>
							<img border="0" src="index.2.gif" width="170" align="center">
							<a href="https://tc.computer.org/tcvlsi/">
								<img border="0" src="pics/tcvlsilogo_171x54.png" width="170" align="center">
							</a>
							
						</p>

						<p align="center">
							<font color="#0000FF" face="Tahoma" size="3"><b>Student Travel Grant Sponsor: </b></font>
							<img border="0" src="NSF_4-Color_bitmap_Logo.png" width="170" align="center">
						</p>
						
<!-- 						<p align="center">

							<b><font face="Tahoma" color="#0000FF">Technical Co-Sponsors:</font></b>
							<br>
							<a target="_blank" href="http://ieee-cas.org">
							<img border="0" src="cas_logo.gif" width="150" align="center"></a>
							<p align="center">
							<a target="_blank" href="http://ieee-ceda.org/">
							<img border="0" src="ceda_logo.jpg" width="150" align="center"></a></p>
							
						</p> -->
						<p align="center">
							<b><font face="Tahoma" color="#0000FF">Industry Sponsors:</font></b>

							<img border="0" src="Huawei_logo_veritical.png" width="220" align="center" >
						</p>
					</td>
				<!-- <b><font face="Tahoma" color="#0000FF">Technical Co-Sponsors:</font></b><p align="center">
				<a href="ieee-cas.org">
				<img border="0" src="cas_logo.gif" width="150" height="155"></a><p align="center">
				<a href="http://ieee-ceda.org/">
				<img border="0" src="ceda_logo.jpg" width="150" height="39"></a><p align="center">
				&nbsp;</td> -->
		<td valign="top" height="714" width="800">
			<!-- MSCellType="ContentBody" -->
			<font face="Tahoma" color="#0000FF">&nbsp;

<!-- 			<blockquote>
				<p class="MsoNormal" align="center" style="margin-bottom:0cm;margin-bottom:.0001pt; text-align:center"><span style="font-size: 16.0pt; line-height: 107%">Coming Soon</span></p>
			</blockquote> -->
<!--  			<font face="Tahoma" color="#0000FF">
						&nbsp;<ul>
				<li>The Symposium is proud to announce the Keynotes (schedule and times 
				listed). The Symposium also features an exciting Panel on
				<a href="#Panel_Discussion">Nanotechnology-inspired Future 
				Computing, Challenges and Opportunities.</a></li>
			</ul></font> -->
			<hr>
			<p align="center">
			<a target="_blank" href="keynotes_files/Yan-Solihin_ISVLSI-2019_Keynote.pdf">Download the Luncheon Keynote 1: Yan Solihin's slides</a></p>
			<p align="center">
			<a target="_blank" href="keynotes_files/Sandip-Kundu_ISVLSI-2019_Keynote.pdf">Download the Morning Keynote 2: Sandip Kundu's slides</a></p>
			<p align="center">
			<a target="_blank" href="keynotes_files/Shekhar-Bhansali_ISVLSI-2019_Keynote.pdf">Download the Luncheon Keynote 2: Shekhar Bhansali's slides</a></p>
			
			<hr>

			<p class="MsoNormal" style="text-align:center">
			<span style="font-family:&quot;Times New Roman&quot;,&quot;serif&quot;">
			&nbsp;</span><b>Morning Keynote 1: Monday, 07/15/2019</b></p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>
			<span style="font-size:14.0pt;line-height:107%;">
			Systems – An NSF Perspective</span></b></p>

			<p class="MsoNormal" align="center">Samee U. Khan</p>

			<p class="MsoNormal" align="center" style="text-align:center">
			<img src="../../sameekhan.org/Khan_Samee.html" height="228" style="border:0pt none"></p>

			<p class="MsoNormal" align="center">North Dakota State University and National Science Foundation</p>

			<!-- <p class="MsoNormal" style="text-align:justify">&nbsp;</p> -->
			<blockquote>
				<p class="MsoNormal" style="text-align:justify"><b>
				Abstract</b>
				</p>
				<p class="MsoNormal" style="text-align:justify">
				We are part of interesting times in which systems (compute, network, and storage) are rapidly evolving. These systems are the enablers for concepts of Smart Cities, Understanding the Human Brain, Humanoid Robots, Human Health, Fully Automated Data-driven Decision Systems, etc.  This talk will describe NSF activities related to advancing systems and will include some personal observations on challenges and opportunities for the research community. </p>
				<p class="MsoNormal" style="text-align:justify">
				&nbsp;</p>
				<p class="MsoNormal" style="text-align:justify"><b>
				Short Bio</b>
				</p>

				<p class="MsoNormal" style="text-align:justify">Samee U. Khan received a PhD in 2007 from the University of Texas, Arlington, TX, USA. Currently, he is the Lead Program Director (Cluster Lead) for the Computer Systems Research at the National Science Foundation. He also is a faculty at the North Dakota State University, Fargo, ND, USA. His research interests include optimization, robustness, and security of computer systems. His work has appeared in over 400 publications. He is on the editorial boards of leading journals, such as ACM Computing Surveys, IEEE Access, IEEE Communications Surveys and Tutorials, IET Wireless Sensor Systems, IET Cyber-Physical Systems, and IEEE IT Pro. He is an ACM Distinguished Speaker, an IEEE Distinguished Lecturer, a Fellow of the Institution of Engineering and Technology (IET, formerly IEE), and a Fellow of the British Computer Society (BCS).</p>
			</blockquote>
			<p class="MsoNormal" style="text-align:justify">
			&nbsp;</p>


						<hr>
			<p class="MsoNormal" style="text-align:center">
			<span style="font-family:&quot;Times New Roman&quot;,&quot;serif&quot;">
			&nbsp;</span><b>Luncheon Keynote 1: Monday, 07/15/2019  </b></p>
			<!-- <p class="MsoNormal" align="center" style="text-align:center"><b>
			<span style="font-size:14.0pt;line-height:107%;">
			Coming soon!</span></b></p> -->

			<p class="MsoNormal" align="center" style="text-align:center"><b>
			<span style="font-size:14.0pt;line-height:107%;">
			Challenges and Approaches for Future Secure Execution Environment Design </span></b></p>

			<p class="MsoNormal" align="center">Yan Solihin</p>

			<p class="MsoNormal" align="center" style="text-align:center">
			<img src="keynotes_files/IMG_4124.jpg" height="228" style="border:0pt none"></p>

			<p class="MsoNormal" align="center"> Charles N. Millican Chair Professor of Computer Science at University of Central Florida</p>

			<blockquote>
				<p class="MsoNormal" style="text-align:justify"><b>
				Abstract</b>
				</p>
				<p class="MsoNormal" style="text-align:justify">
				Abstract: Trustworthy software execution is increasingly demanded in multiple situations, including the cloud computing environment where customers execute their software in cloud servers, and in edge computing where computing may be performed on the edge nodes. Customers require strong privacy and security guarantees from a secure trust base in hardware. Recognizing this, chipmakers recently introduced secure execution environment, such as Intel SGX and AMD SEV. A key component of secure execution environment is memory encryption and integrity verification. In this talk, I will give an overview of key milestones in memory encryption and integrity verification technologies. Then, I will discuss how these technologies are not adequate in providing secure execution environment in the future, for several reasons. First, the threat model is incomplete. The pervasiveness of side channel vulnerabilities and attacks in both cloud servers and edge nodes can bypass the protection provided. Second, these technologies are not compatible with new persistent (or non-volatile) memory technologies that are coming online. I will approaches for designing future secure execution environment given the new challenges.   </p>
				<p class="MsoNormal" style="text-align:justify">
				&nbsp;</p>
				<p class="MsoNormal" style="text-align:justify"><b>
				Short Bio</b>
				</p>

				<p class="MsoNormal" style="text-align:justify">Yan Solihin is a Charles N. Millican Chair Professor of Computer Science and Director for Cybersecurity and Privacy Cluster at the University of Central Florida. Prior to joining UCF, he was a Program Director at the National Science Foundation, with responsibilities in managing the Computer Systems Research (CSR) cluster, Scalable Parallelism in the eXtreme (SPX), and Secure and Trustworthy Cyberspace (SaTC), among others. He was also Professor of Electrical and Computer Engineering at NCSU from 2002 to 2018. In 2017. he was elected as an IEEE Fellow, recognized "for contributions to shared cache hierarchies and secure processors.”  </p>
				<p class="MsoNormal" style="text-align:justify">
				He obtained his B.S. degree in computer science from Institut Teknologi Bandung in 1995, B.S. degree in Mathematics from Universitas Terbuka Indonesia in 1995, M.A.Sc degree in computer engineering from Nanyang Technological University in 1997, and M.S. and Ph.D. degrees in computer science from the University of Illinois at Urbana-Champaign in 1999 and 2002. He is a recipient of 2010 and 2005 IBM Faculty Partnership Award, 2004 NSF Faculty Early Career Award, and 1997 AT&T Leadership Award. He is listed in the ISCA and HPCA Hall of Fame. His research interests include computer architecture, memory hierarchy design, non-volatile memory architecture, programming models, and workload cloning. He has published more than 70 papers in computer architecture and performance modeling, and authored 40+ patents. He has released several software packages to the public: ACAPP - a cache performance model toolset, HeapServer - a secure heap management library, Scaltool - parallel program scalability pinpointer, and Fodex - a forensic document examination toolset. He has written two graduate-level textbooks, including Fundamentals of Parallel Multicore Architecture, CRC Press, 2015. </p>
			</blockquote>
			<p class="MsoNormal" style="text-align:justify">
			&nbsp;</p>



						<hr>
			<p class="MsoNormal" style="text-align:center">
			<span style="font-family:&quot;Times New Roman&quot;,&quot;serif&quot;">
			&nbsp;</span><b>Morning Keynote 2: Tuesday, 07/16/2019  </b></p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>
			<span style="font-size:14.0pt;line-height:107%;">
			Can you trust your machine learning system?</span></b></p>

			<p class="MsoNormal" align="center">Sandip Kundu</p>

			<p class="MsoNormal" align="center" style="text-align:center">
			<img src="keynotes_files/Sandip.jpg" style="border:0pt none"></p>

			<p class="MsoNormal" align="center">National Science Foundation and University of Massachusetts at Amherst</p>

			<!-- <p class="MsoNormal" style="text-align:justify">&nbsp;</p> -->
			<blockquote>
				<p class="MsoNormal" style="text-align:justify"><b>
				Abstract</b>
				</p>
				<p class="MsoNormal" style="text-align:justify">
				Extensive integration of machine learning (ML) into critical applications like finance or healthcare demands an investigation of security of ML systems against malicious attacks. The various stages of the machine learning process, from data collection to model deployment present multiple avenues of attack that can compromise the integrity of a system. In this talk, we examine the three fundamental pillars of information security, namely, confidentiality, integrity and availability, with the machine learning process and categorize the various attacks against the three pillars. Confidentiality of an ML system involves securing it against exposure of the model parameters via the observation of responses and also, securing the original training dataset. Ensuring integrity of machine learning systems is a difficult task, but is crucial to prevent exploitation by adversaries. We conclude the talk with a discussion of potential defenses and a brief examination of future concerns. </p>
				<p class="MsoNormal" style="text-align:justify">
				&nbsp;</p>
				<p class="MsoNormal" style="text-align:justify"><b>
				Short Bio</b>
				</p>

				<p class="MsoNormal" style="text-align:justify">Sandip Kundu is a Program Director at the National Science Foundation in the CNS division within the CISE directorate. He is serving in this position on leave from the University of Massachusetts at Amherst, where he is a professor in Electrical and Computer Engineering Department. Kundu began his career at IBM Research as a Research Staff Member; then worked at Intel Corporation as a Principal Engineer before joining UMass Amherst as a professor in 2005. He has published over 250 research papers in VLSI design and test, holds several key patents including ultra-drowsy sleep mode in processors, and has given more than a dozen tutorials at various conferences. He is a Fellow of the IEEE, Fellow of the Japan Society for Promotion of Science (JSPS), Senior International Scientist of the Chinese Academy of Sciences and was a Distinguished Visitor of the IEEE Computer Society. He has served as an Associate Editor of the IEEE Transactions on Computers, IEEE Transactions on Dependable and Secure Computing, IEEE Transactions on VLSI Systems and ACM Transactions on Design Automation of Electronic Systems. He has been Technical Program Chair/General Chair of multiple conferences including ICCD, ATS, ISVLSI, DFTS and VLSI Design Conference.</p>
			</blockquote>
			<p class="MsoNormal" style="text-align:justify">
			&nbsp;</p>


						<hr>
			<p class="MsoNormal" style="text-align:center">
			<span style="font-family:&quot;Times New Roman&quot;,&quot;serif&quot;">
			&nbsp;</span><b>Luncheon Keynote 2: Tuseday, 07/16/2019  </b></p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>
			<span style="font-size:14.0pt;line-height:107%;">
			 VLSI in the era of internet of things … and sensors </span></b></p>

			<p class="MsoNormal" align="center">Shekhar Bhansali</p>

			<p class="MsoNormal" align="center" style="text-align:center">
			<img src="keynotes_files/Bhansali.jpg" height="228" style="border:0pt none"></p>

			<p class="MsoNormal" align="center">Department of Electrical and Computer Engineering, Florida International University, USA</p>

			<!-- <p class="MsoNormal" style="text-align:justify">&nbsp;</p> -->
			<blockquote>
				<p class="MsoNormal" style="text-align:justify"><b>
				Abstract</b>
				</p>
				<p class="MsoNormal" style="text-align:justify">
				The expected 4<sup>th</sup> technical revolution will be driven with connected devices and sensors. Key to this transformation is the cost of sensors and devices.  This talk present an overview of one such system a wearable sensor.  It then articulates the needs for low cost,  low speed, low complexity, low power  (V)LSI and then explores whether VLSI will be the driver or the bottleneck for the 4<sup>th</sup> industrial revolution.  </p>
				<p class="MsoNormal" style="text-align:justify">
				&nbsp;</p>
				<p class="MsoNormal" style="text-align:justify"><b>
				Short Bio</b>
				</p>

				<p class="MsoNormal" style="text-align:justify">Dr. Shekhar Bhansali currently serves as the Alcatel-Lucent Professor and Chair of the Department of Electrical and Computer Engineering at Florida International University (FIU), Miami, FL.  His current research is in the areas of bio-sensing and bioengineering, oceanographic sensing, materials science, micro/nanotechnology and alternative energy. He has 36 U.S. Patents, edited two (2) books and published over 300 research articles. His research has been supported by the National Science Foundation (NSF), National Institutes of Health (NIH), industry (SRI, Draper and JCG) and national laboratories. He is a Fellow of National Academy of Inventors and has received numerous awards including FIU’s Top Scholar Award in 2014, William R. Jones Outstanding Mentor Award from the Florida Education Fund in 2009 and 2011, Mentor of the Year Award from Alfred P. Sloan Foundation in 2009 and 2003 NSF CAREER award. </p>
				<p class="MsoNormal" style="text-align:justify">
				Dr. Bhansali has conceptualized and led a number of interdisciplinary graduate student research and training programs, including NSF-IGERT, NSF Bridge to Doctorate and Alfred P. Sloan Doctoral Fellowship Programs to increase diversity, retention and graduation rates. Through these programs, he oversaw the education of over 200 graduate students with multiyear fellowships in colleges of Engineering, Arts and Sciences, and Medicine. Dr. Bhansali is on the editorial boards of ISSS Journal of Micro and Smart Systems.  </p>
				<p class="MsoNormal" style="text-align:justify">
				Dr. Bhansali received his doctoral degree in Electrical Engineering from RMIT University in Melbourne, Australia; his master’s degree in Aircraft Production Engineering from the Indian Institute of Technology, Madras in Chennai, India; and his bachelor’s degree with Honors in Metallurgical Engineering from the Malaviya Regional Engineering College in Jaipur, India. 
				</p>
			</blockquote>
			<p class="MsoNormal" style="text-align:justify">
			&nbsp;</p>

						<hr>
			<!-- <p class="MsoNormal"><b>
			<span style="font-size: 11.0pt; font-family: Calibri,sans-serif; color: black">
			&nbsp;</span></b></p> -->
			<blockquote>
				<p class="MsoNormal" align="center"><b>Morning Keynote 3: Wednesday, 07/17/2019  </b></p>
				<p class="MsoNormal" align="center"><b><font size="4">
				Is Moore’s law ending and would it matter if it did?</font></b></p>
				<p class="MsoNormal" align="center">Rob Aitken</p>
				<p class="MsoNormal" align="center"><b>
				<img border="0" src="keynotes_files/Rob.png" height="228"></b></p>
				<!-- <p class="MsoNormal" align="center"><b>&nbsp;</b></p> -->
				<p class="MsoNormal" align="center" style="margin-top: 0; margin-bottom: 0">
				Fellow, ARM Research</p>
				<!-- <p class="MsoNormal" align="center">&nbsp;</p> -->
				<p class="MsoNormal"><b>Abstract</b></p>
				<!-- <p class="MsoNormal"><span style="color: black">&nbsp;</span></p> -->
				<p class="MsoNormal" align="justify">The demise of Moore’s law has been predicted for decades, but over the last few years the pessimists have been able to point to rapidly approaching physical limits, skyrocketing chip development costs, and delays in process availability to support their argument. At the same time, however, new technologies are emerging, especially in memory and various forms of 3D stacking, and new architectures are being proposed, especially for machine learning and related problems. Meanwhile, both trends are causing previous challenges such as security, safety, and reliability to move to the forefront as key design issues. We clearly live in exciting times, but where will all this lead? This talk examines the present and looks at ways the future is unfolding and how it might continue to evolve. </p>
				<p class="MsoNormal"><span style="color: black">&nbsp;</span></p>
				<p class="MsoNormal"><b>Short Bio</b></p>
				<!-- <p class="MsoNormal">&nbsp;</p> -->
				<p class="MsoNormal" align="justify">Rob Aitken is an ARM Fellow and technology lead for ARM Research. He is responsible for technology direction of ARM research, including identifying disruptive technologies, monitoring the global technology landscape, and coordinating research efforts within and outside of ARM. His role includes developing strategic relationships with universities, consortia, and other key participants in the global research community. His research interests include emerging technologies, memory design, design for variability, resilient computing, and statistical design. He has published over 80 technical papers on a wide range of topics including impacts of technology scaling, statistics of memory bit cell variability and the use of static current monitoring as a circuit testing and diagnostic mechanism. He holds 30 US patents.  Dr. Aitken joined ARM as part of its acquisition of Artisan Components in 2004. Prior to Artisan, he worked at Agilent and HP.  He has given keynote addresses, tutorials and short courses at conferences and universities worldwide. He holds a Ph.D. from McGill University in Canada. Dr. Aitken is an IEEE Fellow, and serves as General Chair for the 2019 Design Automation Conference.</p>
			</blockquote>

			<hr>
			<blockquote>
				<!-- <h1 align="center">&nbsp;</h1> -->
				<h1 align="center"><u><font color="#0000FF">
				<a name="Panel_Discussion">Panel Discussion</a></font></u></h1>
				<p class="MsoNormal" align="center" style="margin-top:3.0pt;margin-right:0cm; margin-bottom:3.0pt;margin-left:0cm;text-align:center"><b>3:40pm ~ 4:40pm, Tuesday July 16, 2019</b></p>
				<p class="MsoNormal" align="center" style="margin-top:3.0pt;margin-right:0cm; margin-bottom:3.0pt;margin-left:0cm;text-align:center"><i>Ballroom B</i></p>
				<p class="MsoNormal" align="center" style="text-align:center"><b>
				<span style="font-size: 13.0pt; line-height: 105%; color: #1F4E79">
				Hardware Intellectual Property (IP) Protection Techniques: Myth or Reality </span></b></p>
				<!-- <p class="MsoNormal" align="center" style="text-align:center">&nbsp;</p> -->
				<p class="MsoNormal" align="center" style="text-align:center"><b> - </b></p>
				<p class="MsoNormal" align="center" style="text-align:center"><i><u>
				Chair &amp; Moderator</u></i></p>
				<p class="MsoNormal" align="center" style="text-align:center"><b>
				Jeyavijayan Rajendran</b> - Texas A&M University</p>
				<p class="MsoNormal" align="center" style="text-align:center"><b>
				Gang Qu</b> – University of Maryland</p>
				<p class="MsoNormal" align="center" style="text-align:center">&nbsp;<i><u>Panelists</u></i></p>
				<p class="MsoNormal" align="center" style="text-align:center"><b>
				Rob Aitken</b>, ARM Research</p>
				<p class="MsoNormal" align="center" style="text-align:center"><b> 
				Siddharth Garg</b>, NYU Tandon School of Engineering</p>
				<p class="MsoNormal" align="center" style="text-align:center"><b>
				Sandip Kundu</b>, National Science Foundation</p>
				<p class="MsoNormal" align="center" style="text-align:center"><b>
				Ankur Srivastava</b>, University of Maryland</p>
<!-- 				<p class="MsoNormal" align="center" style="text-align:center"><b>
				Prof. Vijaykrishnan Narayanan</b>, Pennsylvania State University</p>
				<p class="MsoNormal" align="center" style="text-align:center"><b>Dr. 
				Robinson E. Pino</b>, Department of Energy</p>
				<p class="MsoNormal" align="center" style="text-align:center"><b>Dr. 
				Thomas Potok</b>, Oak Ridge National Laboratory</p> -->
				<p class="MsoNormal" align="center" style="text-align:center">&nbsp;&nbsp;</p>
				<blockquote>
					<p class="MsoNormal" style="text-align:justify;text-justify:inter-ideograph">
					<b>Summary </b></p>
					<p class="MsoNormal" style="text-align:justify;text-justify:inter-ideograph">
					The fabless business model has given rise to many security threats including piracy of intellectual property (IP), overproduction, counterfeiting, reverse engineering (RE), and hardware Trojans (HT), severely undermining the benefits of the fabless model. Of these problems, protecting the IP has gained a special interest from the industry and government agencies as one wants to hide their “crown jewels” of hardware design.  To this end, academia has developed a slew of techniques, companies are offering tools and services, and government agencies run research programs. <br>This panel will discuss the following: 
					<ul>
						<li>(a) Is the IP protection problem a real or a myth?</li>
						<li>(b) What are the state-of-the-art techniques? Do they deliver what has been promised?</li>
						<li>(c) How much is the industry willing to pay?</li>
						<li>(d) What are the outstanding challenges?</li>
					  </ul>
					</p>
				</blockquote>
			</blockquote>
<!-- 			<p class="MsoNormal" style="text-align: justify">&nbsp;</p>
						<hr>
			<blockquote>
			<p class="MsoNormal" align="center" style="text-align:center"><b>
			Luncheon Keynote: 1:00pm ~ 1:45pm, Tuesday, July 12, 2016</b></p>
				<p class="MsoNormal" align="center" style="text-align:center">
				<b>
				<span style="font-size:14.0pt;line-height:107%;">
			Advanced Node Layout: Challenges and Opportunities for VLSI Design 
			Automation</span></b></p>
			<p class="MsoNormal" align="center" style="text-align:center">
			<span style="font-size:12.0pt;line-height:107%;">
			Elias Fallon</span></p>
			<p class="MsoNormal" align="center" style="text-align:center">
 -->

				
			<!--[if gte vml 1]><v:shapetype id="_x0000_t75"
 coordsize="21600,21600" o:spt="75" o:preferrelative="t" path="m@4@5l@4@11@9@11@9@5xe"
 filled="f" stroked="f">
 <v:stroke joinstyle="miter"/>
 <v:formulas>
  <v:f eqn="if lineDrawn pixelLineWidth 0"/>
  <v:f eqn="sum @0 1 0"/>
  <v:f eqn="sum 0 0 @1"/>
  <v:f eqn="prod @2 1 2"/>
  <v:f eqn="prod @3 21600 pixelWidth"/>
  <v:f eqn="prod @3 21600 pixelHeight"/>
  <v:f eqn="sum @0 0 1"/>
  <v:f eqn="prod @6 1 2"/>
  <v:f eqn="prod @7 21600 pixelWidth"/>
  <v:f eqn="sum @8 21600 0"/>
  <v:f eqn="prod @7 21600 pixelHeight"/>
  <v:f eqn="sum @10 21600 0"/>
 </v:formulas>
 <v:path o:extrusionok="f" gradientshapeok="t" o:connecttype="rect"/>
 <o:lock v:ext="edit" aspectratio="t"/>
</v:shapetype><v:shape id="Picture_x0020_1" o:spid="_x0000_s1025" type="#_x0000_t75"
 style='width:210pt;height:151.8pt;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="keynotes_files/image001.jpg" o:title=""/>
</v:shape><![endif]-->


<!-- <![if !vml]><img border=0 width=350 height=253
src="keynotes_files/image002.jpg" v:shapes="Picture_x0020_1"><![endif]></p>
			<p class="MsoNormal" align="center" style="text-align:center">
			<span style="font-size:12.0pt;line-height:107%;">
			Engineering Group Director<br>
			Virtuoso R&amp;D<br>
			Cadence Design Systems, Inc.</span></p>
			<p class="MsoNormal" style="text-align:justify">
			&nbsp;</p>
			<blockquote>
				<p class="MsoNormal" style="text-align:justify"><b>
				Abstract</b>:
				</p>
				<p class="MsoNormal" style="text-align:justify">
				The introduction of FinFET devices plus multi-patterning 
				technologies on routing layers had led to exciting changes in 
				layout methodologies, especially in custom and analog layout 
				design. While these technologies allow Moore’s Law to continue 
				its march through 16nm/14nm/10nm/7nm, they require drastic 
				changes to how layout is created. The Virtuoso R&amp;D team has been 
				partnering with many leading customers, IP development teams, 
				and semiconductor foundries in the past 5 years to address these 
				challenges. The two factors of design productivity and 
				technology challenges have led to many exciting new capabilities 
				and methodologies for layout designers enabled by Virtuoso. </p>
				<p class="MsoNormal" style="text-align:justify">
				&nbsp;</p>
				<p class="MsoNormal" style="text-align:justify"><b>
				Short Bio</b>:
				</p>
				<p class="MsoNormal" style="text-align:justify">
				Elias Fallon has been involved in the automation of analog 
				circuit layout for more than 18 years, starting as one of the 
				original employees of Neolinear, Inc. As one of the primary 
				authors of NeoCell, a product to automate the placement and 
				routing of analog circuits and macros, he co-developed several 
				patented innovations. Since Neolinear’s acquisition by Cadence 
				in 2004, he has managed Virtuoso layout R&amp;D teams focused on 
				Analog Placement, Modgens, and other layout automation tools, as 
				well as continuing innovative development for custom and analog 
				layout methodologies. Beyond his work developing electronic 
				design automation tools, he has led software quality improvement 
				initiatives within Cadence, partnering with the Carnegie Mellon 
				Software Engineering Institute. He is currently the Engineering 
				Group Director leading the R&amp;D teams responsible for the 
				Virtuoso automated placement and routing product lines. Elias 
				graduated from Carnegie Mellon University with an M.S. and B.S. 
				in Electrical and Computer Engineering.</p>
			</blockquote>
			<p>&nbsp;</p>
				<hr>
				<p class="MsoNormal" align="center"><b>Keynote 3:&nbsp; 9:00am ~ 
				9:45am, Wednesday, July 13, 2016</b></p>
				<p class="MsoNormal" align="center"><b><font size="4">&quot;Open 
				Innovation, Diving into the deep blue sea of IOT&quot;</font></b></p>
				<p class="MsoNormal" align="center">Xianfeng (Sean) Ding</p>
				<p class="MsoNormal" align="center">
				<img border="0" src="sean_ding.jpg" width="250" height="313"></p>
				<p class="MsoNormal" align="center" style="margin-top: 0; margin-bottom: 0">
				Chief Scientist of sensing solution lab</p>
				<p class="MsoNormal" align="center" style="margin-top: 0; margin-bottom: 0">
				Huawei Technologies Co., Ltd</p>
				<p class="MsoNormal"><b>Abstract:</b></p>
				<p class="MsoNormal" align="justify">Huawei is world leading 
				innovator in IOT application, Huawei is pushing forward the 
				integration of sensor, algorithm, and software for new wearable, 
				smart home, smart car application. Motion sensor, vital sign 
				sensor are key technology powering the wearable, which will 
				power the entire mobile health industry, which will come 
				trillion RMB business. Huawei like to share the progress we did 
				so far, and call upon the whole industry to join force to 
				innovate in this area, and completely disrupt the health 
				industry, and enrich human life with better quality and longer 
				life span.</p>
				<p class="MsoNormal" align="justify">&nbsp;</p>
				<p class="MsoNormal" align="justify"><b>Short Bio:</b></p>
				<p class="MsoNormal" align="justify">Since Nov 2014, Sean serves 
				as chief scientist for sensing solution lab, and lead the 
				innovation for next generation of internet of things and smart 
				phone in Huawei corporate RD team. Prior Huawei, Sean worked in 
				sensing and control industry 15 years in silicon valley, 
				including STMicro, Bosch sensortec, both are world top 3 sensor 
				companies in the world. Sean also worked for Intel as principal 
				engineer on artificial intelligence, activity recognition, and 
				context awareness. He possesses in depth knowledge in sensing 
				system, including physical design of MEMS and sensor, circuitry, 
				algorithm optimization, system implementation. </p>
			</blockquote>
			<p>&nbsp;</p><hr>
			<h1 align="center"><font color="#0000FF" size="4">Luncheon Keynote
			</font></h1>
			<p class="MsoNormal" align="center" style="margin-top:3.0pt;margin-right:0cm;
margin-bottom:3.0pt;margin-left:0cm;text-align:center"><b>12:00pm ~ 12:45pm, 
			Wednesday July 13, 2016</b></p>
			<p class="MsoNormal" align="center" style="margin-top:3.0pt;margin-right:0cm;
margin-bottom:3.0pt;margin-left:0cm;text-align:center"><i>Ballroom A</i></p>
			<p class="MsoNormal" align="center" style="margin-top:3.0pt;margin-right:0cm;
margin-bottom:3.0pt;margin-left:0cm;text-align:center"><b>
			<span style="font-size: 16.0pt; line-height: 105%; color: #1F4E79">
			Smart Campus – A Vision of the Future Intelligent and Connected 
			Buildings</span></b></p>
			<p class="MsoNormal" align="center" style="text-align:center">&nbsp;</p>
			<p class="MsoNormal" align="center" style="text-align:center">

 -->			<!--[if gte vml 1]><v:shape
 id="Picture_x0020_4" o:spid="_x0000_s1026" type="#_x0000_t75" style='width:126pt;
 height:2in;visibility:visible;mso-wrap-style:square'>
 <v:imagedata src="keynotes_files/image003.jpg" o:title="charles_shelton_pic"/>
</v:shape><![endif]-->

<!-- <![if !vml]><img border=0 width=210 height=240
src="keynotes_files/image004.jpg" v:shapes="Picture_x0020_4"><![endif]></p>
			<p class="MsoNormal">&nbsp;</p>
			<p class="MsoNormal" align="center" style="margin-bottom:6.0pt;text-align:center">
			<b><span style="font-size: 12.0pt; line-height: 105%">Charles 
			Shelton</span></b></p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>
			Senior Research Engineer</b></p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>
			Bosch Research and Technology Center</b></p>
			<p class="MsoNormal">&nbsp;</p>
			<blockquote>
				<p class="MsoNormal" style="text-align:justify;text-justify:inter-ideograph">
				<b>Summary</b></p>
				<p class="MsoNormal" style="text-align:justify;text-justify:inter-ideograph">
				The Internet of Things (IoT) promises to have an enormous impact 
				on all aspects of modern life. In particular, buildings, which 
				already have many unconnected sensors and actuators for 
				lighting, climate control, safety and security, will become 
				fully connected networks of sensors, actuators, devices, and 
				computing centers that will manage and coordinate building 
				functions. The goal of this drive towards connectivity is to 
				improve building energy efficiency and optimize maintenance 
				costs, while at the same time optimizing the user experience of 
				the building occupants. We present Smart Campus, a joint 
				research project between Bosch and Carnegie Mellon University 
				for developing a framework and living laboratory for developing 
				intelligent and connected building applications. This talk will 
				explore the potential for future connected building use cases, 
				and some of the work we have already done in deploying fully 
				connected networks of wireless sensors in buildings for 
				environmental monitoring, occupancy sensing, and indoor 
				localization.</p>
				<p class="MsoNormal">&nbsp;</p>
				<p class="MsoNormal"><b>About Charles Shelton</b></p>
				<p class="MsoNormal" style="text-align:justify;text-justify:inter-ideograph">
				Charles Shelton is a Senior Research Engineer at the Bosch 
				Research and Technology Center (RTC) in Pittsburgh, PA. He is 
				currently leading the Bosch RTC Smart Campus project. The Smart 
				Campus project focuses on developing IoT platforms and 
				applications for smart infrastructure and intelligent buildings. 
				He has worked on several research projects over the years in the 
				areas of software architecture, distributed systems, and 
				designing graceful degradation and dependability into embedded 
				systems for automotive electronics and building security 
				systems. Most recently he has worked on developing software 
				infrastructures for Internet-connected wireless sensor networks. 
				He earned his PhD in Computer Engineering from Carnegie Mellon 
				University (CMU) in 2003.</p>
			</blockquote>
			<h1 align="center">&nbsp;</h1><hr>
			<h1 align="center"><u><font color="#0000FF">
			<a name="Panel_Discussion">Panel Discussion</a></font></u></h1>
			<p class="MsoNormal" align="center" style="margin-top:3.0pt;margin-right:0cm;
margin-bottom:3.0pt;margin-left:0cm;text-align:center"><b>1:00pm ~ 2:00pm, 
			Monday July 11, 2016</b></p>
			<p class="MsoNormal" align="center" style="margin-top:3.0pt;margin-right:0cm;
margin-bottom:3.0pt;margin-left:0cm;text-align:center"><i>Ballroom B</i></p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>
			<span style="font-size: 13.0pt; line-height: 105%; color: #1F4E79">
			Nanotechnology-inspired Future Computing, Challenges and 
			Opportunities</span></b></p>
			<p class="MsoNormal" align="center" style="text-align:center"><i><u>
			<span style="text-decoration:none">&nbsp;</span></u></i></p>
			<p class="MsoNormal" align="center" style="text-align:center"><i><u>
			Chair &amp; Moderator</u></i></p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>
			Prof. Yiran Chen</b> - University of Pittsburgh</p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>Dr. 
			Qing Wu</b> – Air Force Research Lab</p>
			<p class="MsoNormal" align="center" style="text-align:center">&nbsp;<i><u>Panelists</u></i></p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>Dr. 
			Sankar Basu</b>, National Science Foundation</p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>Dr. 
			Jonathan J. Candelaria</b>, Semiconductor Research Corporation</p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>
			Prof. Dan Hammerstrom</b>, Portland State University</p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>Dr. 
			David Mountain</b>, NSA</p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>
			Prof. Vijaykrishnan Narayanan</b>, Pennsylvania State University</p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>Dr. 
			Robinson E. Pino</b>, Department of Energy</p>
			<p class="MsoNormal" align="center" style="text-align:center"><b>Dr. 
			Thomas Potok</b>, Oak Ridge National Laboratory</p>
			<p class="MsoNormal" align="center" style="text-align:center">&nbsp;&nbsp;</p>
			<blockquote>
				<p class="MsoNormal" style="text-align:justify;text-justify:inter-ideograph">
				<b>Summary </b></p>
				<p class="MsoNormal" style="text-align:justify;text-justify:inter-ideograph">
				In October 2015, the White House announced a 
				Nanotechnology-Inspired Grand Challenge for Future Computing, 
				which addresses three Administration priorities—the National 
				Nanotechnology Initiative, the National Strategic Computing 
				Initiative (NSCI), and the BRAIN initiative. The goal is to 
				create a new type of computer that can proactively interpret and 
				learn from data, solve unfamiliar problems using what it has 
				learned, and operate with the energy efficiency of the human 
				brain. The theme of the panel discussion is the impact of the 
				Grand Challenge on the research of VLSI design and computing 
				systems and how the academia and government research centers 
				shall respond to it. Panelists from funding agencies, national 
				laboratories, and academic institutes are invited to share their 
				points of view and answer the questions from the conference 
				attendants. </p>
			</blockquote>
 -->
			<p>&nbsp;</p>
			<p>&nbsp;</p>
			<p align="center">
				<img border="0" src="pics/keywest1.html" height="231" width="348">
				<img border="0" src="pics/vizcaya.html" height="231" width="348" >
				<img border="0" src="pics/skyline_Miami.html" height="231" width="348">
			</p>
			</font>
			<font size="-1" color="black" face="Tahoma"><center>This site is maintained by:<br>
			ISVLSI 2019 Web Chair
			<!-- 		<p>Theo Theocharides (<a href="mailto:ttheocharides@ucy.ac.cy"><font color="#000000">ttheocharides@ucy.ac.cy</font></a>),
			University of Cyprus.</font></p> -->
			</center>

		&nbsp;</td>
		</tr>
	</table>
</div>

</body>


<!-- Mirrored from www.ieee-isvlsi.org/ISVLSI_2019_Website/keynotes.html by HTTrack Website Copier/3.x [XR&CO'2014], Sat, 12 Apr 2025 15:38:40 GMT -->
</html>
