<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  7335, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 19682, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 14970, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 14054, user inline pragmas are applied</column>
            <column name="">(4) simplification, 13787, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 57087, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 31134, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 35274, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 35172, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 35144, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 31320, loop and instruction simplification</column>
            <column name="">(2) parallelization, 31317, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 31317, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 31302, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 31663, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 31502, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="Cnn" col1="__merlinkernel_Cnn.c:152" col2="7335" col3="13787" col4="35144" col5="31302" col6="31502">
                    <row id="2" col0="merlin_memcpy_0" col1="__merlinkernel_Cnn.c:133" col2="47" col3="16" col4="198" col5="199" col6="203"/>
                    <row id="7" col0="mars_kernel_0_1" col1="__merlinkernel_Cnn.c:125" col2="7212" col2_disp="7,212 (3 calls)" col3="13728" col3_disp="13,728 (3 calls)" col4="34722" col4_disp="34,722 (3 calls)" col5="30879" col5_disp="30,879 (3 calls)" col6="31068" col6_disp="31,068 (3 calls)">
                        <row id="4" col0="mars_kernel_0_1_bus" col1="__merlinkernel_Cnn.c:110" col2="7200" col2_disp="7,200 (3 calls)" col3="13722" col3_disp="13,722 (3 calls)" col4="34716" col4_disp="34,716 (3 calls)" col5="30873" col5_disp="30,873 (3 calls)" col6="31059" col6_disp="31,059 (3 calls)">
                            <row id="10" col0="mars_kernel_0_1_node_0_stage_0" col1="__merlinkernel_Cnn.c:26" col2="2259" col2_disp="2,259 (3 calls)" col3="4515" col3_disp="4,515 (3 calls)" col4="7047" col4_disp="7,047 (3 calls)" col5="6183" col5_disp="6,183 (3 calls)" col6="6351" col6_disp="6,351 (3 calls)">
                                <row id="13" col0="memcpy_wide_bus_read_float_3d_28_8_512" col1="mars_wide_bus_3d.h:1648" col2="2235" col2_disp="2,235 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="11" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="1170" col2_disp="1,170 (15 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                            <row id="8" col0="mars_kernel_0_1_node_1_stage_1" col1="__merlinkernel_Cnn.c:35" col2="1989" col2_disp="1,989 (3 calls)" col3="2226" col3_disp="2,226 (3 calls)" col4="11001" col4_disp="11,001 (3 calls)" col5="10908" col5_disp="10,908 (3 calls)" col6="10437" col6_disp="10,437 (3 calls)">
                                <row id="3" col0="memcpy_wide_bus_read_float_2d_228_128" col1="mars_wide_bus_2d.h:1326" col2="1686" col2_disp="1,686 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="9" col0="merlin_get_range_128" col1="memcpy_128.h:32" col2="936" col2_disp=" 936 (12 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                            <row id="6" col0="mars_kernel_0_1_node_2_stage_2" col1="__merlinkernel_Cnn.c:101" col2="2868" col2_disp="2,868 (3 calls)" col3="6933" col3_disp="6,933 (3 calls)" col4="16620" col4_disp="16,620 (3 calls)" col5="13734" col5_disp="13,734 (3 calls)" col6="14220" col6_disp="14,220 (3 calls)">
                                <row id="5" col0="memcpy_wide_bus_write_float_3d_28_8_512" col1="mars_wide_bus_3d.h:1769" col2="2844" col2_disp="2,844 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="12" col0="merlin_set_range_512" col1="memcpy_512.h:72" col2="1617" col2_disp="1,617 (21 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                        </row>
                        <row id="1" col0="mars_kernel_0_1_comp" col1="__merlinkernel_Cnn.c:119" col2="3" col2_disp="   3 (3 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

