$date
	Mon Jan  2 01:54:36 2023
$end
$version
	QuestaSim Version 2021.3
$end
$timescale
	1ns
$end

$scope module muxtest $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # s $end
$var wire 1 $ y $end

$scope module DUT $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' s $end
$var wire 1 $ y $end
$upscope $end
$upscope $end

$scope begin std $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0'
0&
0%
$end
#5
1"
1#
1&
1'
1$
#10
1!
1%
#15
0"
0&
0$
#30
0!
1"
0#
0%
1&
0'
#35
1!
1%
1$
#40
0"
0&
#45
0!
1"
0%
1&
0$
#50
1!
1#
1%
1'
1$
