
stm32f103vct6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011e48  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000dec8  08012038  08012038  00022038  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ff00  0801ff00  000302b4  2**0
                  CONTENTS
  4 .ARM          00000000  0801ff00  0801ff00  000302b4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801ff00  0801ff00  000302b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ff00  0801ff00  0002ff00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801ff04  0801ff04  0002ff04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b4  20000000  0801ff08  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004774  200002b8  080201bc  000302b8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004a2c  080201bc  00034a2c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000302b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0005525e  00000000  00000000  000302dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00009a32  00000000  00000000  0008553b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000027c8  00000000  00000000  0008ef70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002388  00000000  00000000  00091738  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003af33  00000000  00000000  00093ac0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00034401  00000000  00000000  000ce9f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00123c74  00000000  00000000  00102df4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00226a68  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000aa70  00000000  00000000  00226ae4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200002b8 	.word	0x200002b8
 800020c:	00000000 	.word	0x00000000
 8000210:	08012020 	.word	0x08012020

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200002bc 	.word	0x200002bc
 800022c:	08012020 	.word	0x08012020

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800037e:	f1a4 0401 	sub.w	r4, r4, #1
 8000382:	d1e9      	bne.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
	ulHighFrequencyTimerTicks = 0ul;
 8000b6c:	4b03      	ldr	r3, [pc, #12]	; (8000b7c <configureTimerForRunTimeStats+0x14>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bc80      	pop	{r7}
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	20002900 	.word	0x20002900

08000b80 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
return ulHighFrequencyTimerTicks;
 8000b84:	4b02      	ldr	r3, [pc, #8]	; (8000b90 <getRunTimeCounterValue+0x10>)
 8000b86:	681b      	ldr	r3, [r3, #0]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bc80      	pop	{r7}
 8000b8e:	4770      	bx	lr
 8000b90:	20002900 	.word	0x20002900

08000b94 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	60f8      	str	r0, [r7, #12]
 8000b9c:	60b9      	str	r1, [r7, #8]
 8000b9e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	4a06      	ldr	r2, [pc, #24]	; (8000bbc <vApplicationGetIdleTaskMemory+0x28>)
 8000ba4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	4a05      	ldr	r2, [pc, #20]	; (8000bc0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000baa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2280      	movs	r2, #128	; 0x80
 8000bb0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000bb2:	bf00      	nop
 8000bb4:	3714      	adds	r7, #20
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr
 8000bbc:	200002d4 	.word	0x200002d4
 8000bc0:	20000334 	.word	0x20000334

08000bc4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000bc4:	b5b0      	push	{r4, r5, r7, lr}
 8000bc6:	b0b2      	sub	sp, #200	; 0xc8
 8000bc8:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000bca:	4b43      	ldr	r3, [pc, #268]	; (8000cd8 <MX_FREERTOS_Init+0x114>)
 8000bcc:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8000bd0:	461d      	mov	r5, r3
 8000bd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bd6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000bde:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000be2:	2100      	movs	r1, #0
 8000be4:	4618      	mov	r0, r3
 8000be6:	f006 fb45 	bl	8007274 <osThreadCreate>
 8000bea:	4602      	mov	r2, r0
 8000bec:	4b3b      	ldr	r3, [pc, #236]	; (8000cdc <MX_FREERTOS_Init+0x118>)
 8000bee:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityNormal, 0, 128);
 8000bf0:	4b3b      	ldr	r3, [pc, #236]	; (8000ce0 <MX_FREERTOS_Init+0x11c>)
 8000bf2:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000bf6:	461d      	mov	r5, r3
 8000bf8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bfc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c00:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000c04:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000c08:	2100      	movs	r1, #0
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f006 fb32 	bl	8007274 <osThreadCreate>
 8000c10:	4602      	mov	r2, r0
 8000c12:	4b34      	ldr	r3, [pc, #208]	; (8000ce4 <MX_FREERTOS_Init+0x120>)
 8000c14:	601a      	str	r2, [r3, #0]

  /* definition and creation of myPrintfTask */
  osThreadDef(myPrintfTask, PrintfTask, osPriorityBelowNormal, 0, 256);
 8000c16:	4b34      	ldr	r3, [pc, #208]	; (8000ce8 <MX_FREERTOS_Init+0x124>)
 8000c18:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000c1c:	461d      	mov	r5, r3
 8000c1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c22:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPrintfTaskHandle = osThreadCreate(osThread(myPrintfTask), NULL);
 8000c2a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000c2e:	2100      	movs	r1, #0
 8000c30:	4618      	mov	r0, r3
 8000c32:	f006 fb1f 	bl	8007274 <osThreadCreate>
 8000c36:	4602      	mov	r2, r0
 8000c38:	4b2c      	ldr	r3, [pc, #176]	; (8000cec <MX_FREERTOS_Init+0x128>)
 8000c3a:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_4ms_Pro */
  osThreadDef(myTask_4ms_Pro, StartTask_4ms_Pro, osPriorityIdle, 0, 256);
 8000c3c:	4b2c      	ldr	r3, [pc, #176]	; (8000cf0 <MX_FREERTOS_Init+0x12c>)
 8000c3e:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000c42:	461d      	mov	r5, r3
 8000c44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_4ms_ProHandle = osThreadCreate(osThread(myTask_4ms_Pro), NULL);
 8000c50:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c54:	2100      	movs	r1, #0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f006 fb0c 	bl	8007274 <osThreadCreate>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	4b25      	ldr	r3, [pc, #148]	; (8000cf4 <MX_FREERTOS_Init+0x130>)
 8000c60:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_8ms_Pro */
  osThreadDef(myTask_8ms_Pro, StartTask_8ms_Pro, osPriorityIdle, 0, 256);
 8000c62:	4b25      	ldr	r3, [pc, #148]	; (8000cf8 <MX_FREERTOS_Init+0x134>)
 8000c64:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000c68:	461d      	mov	r5, r3
 8000c6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c6e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_8ms_ProHandle = osThreadCreate(osThread(myTask_8ms_Pro), NULL);
 8000c76:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f006 faf9 	bl	8007274 <osThreadCreate>
 8000c82:	4602      	mov	r2, r0
 8000c84:	4b1d      	ldr	r3, [pc, #116]	; (8000cfc <MX_FREERTOS_Init+0x138>)
 8000c86:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_16ms_Pro */
  osThreadDef(myTask_16ms_Pro, StartTask_16ms_Pro, osPriorityIdle, 0, 256);
 8000c88:	4b1d      	ldr	r3, [pc, #116]	; (8000d00 <MX_FREERTOS_Init+0x13c>)
 8000c8a:	f107 0420 	add.w	r4, r7, #32
 8000c8e:	461d      	mov	r5, r3
 8000c90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c94:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c98:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_16ms_ProHandle = osThreadCreate(osThread(myTask_16ms_Pro), NULL);
 8000c9c:	f107 0320 	add.w	r3, r7, #32
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f006 fae6 	bl	8007274 <osThreadCreate>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	4b16      	ldr	r3, [pc, #88]	; (8000d04 <MX_FREERTOS_Init+0x140>)
 8000cac:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_100ms_Pr */
  osThreadDef(myTask_100ms_Pr, StartTask_100ms_Pro, osPriorityIdle, 0, 256);
 8000cae:	4b16      	ldr	r3, [pc, #88]	; (8000d08 <MX_FREERTOS_Init+0x144>)
 8000cb0:	1d3c      	adds	r4, r7, #4
 8000cb2:	461d      	mov	r5, r3
 8000cb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cb8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cbc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_100ms_PrHandle = osThreadCreate(osThread(myTask_100ms_Pr), NULL);
 8000cc0:	1d3b      	adds	r3, r7, #4
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f006 fad5 	bl	8007274 <osThreadCreate>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <MX_FREERTOS_Init+0x148>)
 8000cce:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000cd0:	bf00      	nop
 8000cd2:	37c8      	adds	r7, #200	; 0xc8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bdb0      	pop	{r4, r5, r7, pc}
 8000cd8:	08012044 	.word	0x08012044
 8000cdc:	200028f4 	.word	0x200028f4
 8000ce0:	0801206c 	.word	0x0801206c
 8000ce4:	20002954 	.word	0x20002954
 8000ce8:	08012098 	.word	0x08012098
 8000cec:	200028f0 	.word	0x200028f0
 8000cf0:	080120c4 	.word	0x080120c4
 8000cf4:	200028f8 	.word	0x200028f8
 8000cf8:	080120f0 	.word	0x080120f0
 8000cfc:	20002908 	.word	0x20002908
 8000d00:	0801211c 	.word	0x0801211c
 8000d04:	20002904 	.word	0x20002904
 8000d08:	08012148 	.word	0x08012148
 8000d0c:	20002950 	.word	0x20002950

08000d10 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000d18:	f00d fc60 	bl	800e5dc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	//printf("TaskDefault -- Software Version : %s \r\n", MCU_VERSION);
	SPI_FLASH_ReadDeviceID();
 8000d1c:	f00d f9ec 	bl	800e0f8 <SPI_FLASH_ReadDeviceID>
    vTaskDelay(200);
 8000d20:	20c8      	movs	r0, #200	; 0xc8
 8000d22:	f006 fd4b 	bl	80077bc <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000d26:	2201      	movs	r2, #1
 8000d28:	2108      	movs	r1, #8
 8000d2a:	4807      	ldr	r0, [pc, #28]	; (8000d48 <StartDefaultTask+0x38>)
 8000d2c:	f001 fa2e 	bl	800218c <HAL_GPIO_WritePin>
    vTaskDelay(200);
 8000d30:	20c8      	movs	r0, #200	; 0xc8
 8000d32:	f006 fd43 	bl	80077bc <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	2108      	movs	r1, #8
 8000d3a:	4803      	ldr	r0, [pc, #12]	; (8000d48 <StartDefaultTask+0x38>)
 8000d3c:	f001 fa26 	bl	800218c <HAL_GPIO_WritePin>
    osDelay(1);
 8000d40:	2001      	movs	r0, #1
 8000d42:	f006 fae3 	bl	800730c <osDelay>
	SPI_FLASH_ReadDeviceID();
 8000d46:	e7e9      	b.n	8000d1c <StartDefaultTask+0xc>
 8000d48:	40011000 	.word	0x40011000

08000d4c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8000d4c:	b5b0      	push	{r4, r5, r7, lr}
 8000d4e:	b092      	sub	sp, #72	; 0x48
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */

  uint8_t USB_Tx_Buf[64] = {
 8000d54:	4b10      	ldr	r3, [pc, #64]	; (8000d98 <StartTask03+0x4c>)
 8000d56:	f107 0408 	add.w	r4, r7, #8
 8000d5a:	461d      	mov	r5, r3
 8000d5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d68:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000d6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		//printf("Code generation tuint8_time : %s %s \r\n", __DATE__, __TIME__);
		//USB SEND BUFF
		//USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_Tx_Buf, sizeof(USB_Tx_Buf));
		//HAL_Delay(1000);

	  vTaskDelay(200);
 8000d70:	20c8      	movs	r0, #200	; 0xc8
 8000d72:	f006 fd23 	bl	80077bc <vTaskDelay>
	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000d76:	2201      	movs	r2, #1
 8000d78:	2110      	movs	r1, #16
 8000d7a:	4808      	ldr	r0, [pc, #32]	; (8000d9c <StartTask03+0x50>)
 8000d7c:	f001 fa06 	bl	800218c <HAL_GPIO_WritePin>
	  vTaskDelay(200);
 8000d80:	20c8      	movs	r0, #200	; 0xc8
 8000d82:	f006 fd1b 	bl	80077bc <vTaskDelay>
	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2110      	movs	r1, #16
 8000d8a:	4804      	ldr	r0, [pc, #16]	; (8000d9c <StartTask03+0x50>)
 8000d8c:	f001 f9fe 	bl	800218c <HAL_GPIO_WritePin>
	  osDelay(1);
 8000d90:	2001      	movs	r0, #1
 8000d92:	f006 fabb 	bl	800730c <osDelay>
	  vTaskDelay(200);
 8000d96:	e7eb      	b.n	8000d70 <StartTask03+0x24>
 8000d98:	08012164 	.word	0x08012164
 8000d9c:	40011000 	.word	0x40011000

08000da0 <PrintfTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PrintfTask */
void PrintfTask(void const * argument)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	1d3b      	adds	r3, r7, #4
 8000daa:	6018      	str	r0, [r3, #0]
	vTaskGetRunTimeStats((char *)&pcWriteBuffer);

	printf("%s\r\n", pcWriteBuffer);

#else
	printf("=================================================\r\n");
 8000dac:	4812      	ldr	r0, [pc, #72]	; (8000df8 <PrintfTask+0x58>)
 8000dae:	f00e f8c9 	bl	800ef44 <puts>
	printf("任务名		任务状态 优先级   剩余栈 任务序号\r\n");
 8000db2:	4812      	ldr	r0, [pc, #72]	; (8000dfc <PrintfTask+0x5c>)
 8000db4:	f00e f8c6 	bl	800ef44 <puts>
	vTaskList((char *)&pcWriteBuffer);
 8000db8:	f107 030c 	add.w	r3, r7, #12
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f007 fa25 	bl	800820c <vTaskList>
	printf("%s\r\n", pcWriteBuffer);
 8000dc2:	f107 030c 	add.w	r3, r7, #12
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	480d      	ldr	r0, [pc, #52]	; (8000e00 <PrintfTask+0x60>)
 8000dca:	f00e f847 	bl	800ee5c <iprintf>
	
	printf("\r\n任务名		 运行计数		  使用率\r\n");
 8000dce:	480d      	ldr	r0, [pc, #52]	; (8000e04 <PrintfTask+0x64>)
 8000dd0:	f00e f8b8 	bl	800ef44 <puts>
	vTaskGetRunTimeStats((char *)&pcWriteBuffer);
 8000dd4:	f107 030c 	add.w	r3, r7, #12
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f007 faaf 	bl	800833c <vTaskGetRunTimeStats>
	printf("%s\r\n", pcWriteBuffer);
 8000dde:	f107 030c 	add.w	r3, r7, #12
 8000de2:	4619      	mov	r1, r3
 8000de4:	4806      	ldr	r0, [pc, #24]	; (8000e00 <PrintfTask+0x60>)
 8000de6:	f00e f839 	bl	800ee5c <iprintf>


#endif
    vTaskDelay(20);
 8000dea:	2014      	movs	r0, #20
 8000dec:	f006 fce6 	bl	80077bc <vTaskDelay>
    osDelay(1);
 8000df0:	2001      	movs	r0, #1
 8000df2:	f006 fa8b 	bl	800730c <osDelay>
	printf("=================================================\r\n");
 8000df6:	e7d9      	b.n	8000dac <PrintfTask+0xc>
 8000df8:	080121a4 	.word	0x080121a4
 8000dfc:	080121d8 	.word	0x080121d8
 8000e00:	08012204 	.word	0x08012204
 8000e04:	0801220c 	.word	0x0801220c

08000e08 <StartTask_4ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_4ms_Pro */
void StartTask_4ms_Pro(void const * argument)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_4ms_Pro */
  /* Infinite loop */
  for(;;)
  {
  	Task_4ms_Pro();
 8000e10:	f00c ff40 	bl	800dc94 <Task_4ms_Pro>
    osDelay(1);
 8000e14:	2001      	movs	r0, #1
 8000e16:	f006 fa79 	bl	800730c <osDelay>
  {
 8000e1a:	e7f9      	b.n	8000e10 <StartTask_4ms_Pro+0x8>

08000e1c <StartTask_8ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_8ms_Pro */
void StartTask_8ms_Pro(void const * argument)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_8ms_Pro */
  /* Infinite loop */
  for(;;)
  {
  	Task_8ms_Pro();
 8000e24:	f00c ff3c 	bl	800dca0 <Task_8ms_Pro>
    osDelay(1);
 8000e28:	2001      	movs	r0, #1
 8000e2a:	f006 fa6f 	bl	800730c <osDelay>
  {
 8000e2e:	e7f9      	b.n	8000e24 <StartTask_8ms_Pro+0x8>

08000e30 <StartTask_16ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_16ms_Pro */
void StartTask_16ms_Pro(void const * argument)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_16ms_Pro */
  /* Infinite loop */
  for(;;)
  {
	Task_16ms_Pro();
 8000e38:	f00c ff42 	bl	800dcc0 <Task_16ms_Pro>
    osDelay(1);
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	f006 fa65 	bl	800730c <osDelay>
  {
 8000e42:	e7f9      	b.n	8000e38 <StartTask_16ms_Pro+0x8>

08000e44 <StartTask_100ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_100ms_Pro */
void StartTask_100ms_Pro(void const * argument)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_100ms_Pro */
  /* Infinite loop */
  for(;;)
  {
	Task_100ms_Pro();
 8000e4c:	f00c ff3e 	bl	800dccc <Task_100ms_Pro>
    osDelay(1);
 8000e50:	2001      	movs	r0, #1
 8000e52:	f006 fa5b 	bl	800730c <osDelay>
  {
 8000e56:	e7f9      	b.n	8000e4c <StartTask_100ms_Pro+0x8>

08000e58 <MX_GPIO_Init>:
        * the Code Generation settings)
     PD8   ------> USART3_TX
     PD9   ------> USART3_RX
*/
void MX_GPIO_Init(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b08a      	sub	sp, #40	; 0x28
 8000e5c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e5e:	f107 0314 	add.w	r3, r7, #20
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	605a      	str	r2, [r3, #4]
 8000e68:	609a      	str	r2, [r3, #8]
 8000e6a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e6c:	4ba7      	ldr	r3, [pc, #668]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	4aa6      	ldr	r2, [pc, #664]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000e72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e76:	6193      	str	r3, [r2, #24]
 8000e78:	4ba4      	ldr	r3, [pc, #656]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e80:	613b      	str	r3, [r7, #16]
 8000e82:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e84:	4ba1      	ldr	r3, [pc, #644]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	4aa0      	ldr	r2, [pc, #640]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000e8a:	f043 0310 	orr.w	r3, r3, #16
 8000e8e:	6193      	str	r3, [r2, #24]
 8000e90:	4b9e      	ldr	r3, [pc, #632]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000e92:	699b      	ldr	r3, [r3, #24]
 8000e94:	f003 0310 	and.w	r3, r3, #16
 8000e98:	60fb      	str	r3, [r7, #12]
 8000e9a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9c:	4b9b      	ldr	r3, [pc, #620]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000e9e:	699b      	ldr	r3, [r3, #24]
 8000ea0:	4a9a      	ldr	r2, [pc, #616]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000ea2:	f043 0304 	orr.w	r3, r3, #4
 8000ea6:	6193      	str	r3, [r2, #24]
 8000ea8:	4b98      	ldr	r3, [pc, #608]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000eaa:	699b      	ldr	r3, [r3, #24]
 8000eac:	f003 0304 	and.w	r3, r3, #4
 8000eb0:	60bb      	str	r3, [r7, #8]
 8000eb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eb4:	4b95      	ldr	r3, [pc, #596]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000eb6:	699b      	ldr	r3, [r3, #24]
 8000eb8:	4a94      	ldr	r2, [pc, #592]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000eba:	f043 0308 	orr.w	r3, r3, #8
 8000ebe:	6193      	str	r3, [r2, #24]
 8000ec0:	4b92      	ldr	r3, [pc, #584]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	f003 0308 	and.w	r3, r3, #8
 8000ec8:	607b      	str	r3, [r7, #4]
 8000eca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ecc:	4b8f      	ldr	r3, [pc, #572]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000ece:	699b      	ldr	r3, [r3, #24]
 8000ed0:	4a8e      	ldr	r2, [pc, #568]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000ed2:	f043 0320 	orr.w	r3, r3, #32
 8000ed6:	6193      	str	r3, [r2, #24]
 8000ed8:	4b8c      	ldr	r3, [pc, #560]	; (800110c <MX_GPIO_Init+0x2b4>)
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	f003 0320 	and.w	r3, r3, #32
 8000ee0:	603b      	str	r3, [r7, #0]
 8000ee2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, REM_CTRL_Pin|SYS_POW_EN_Pin, GPIO_PIN_RESET);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2150      	movs	r1, #80	; 0x50
 8000ee8:	4889      	ldr	r0, [pc, #548]	; (8001110 <MX_GPIO_Init+0x2b8>)
 8000eea:	f001 f94f 	bl	800218c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED_CTRL1_Pin|LED_CTRL2_Pin 
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f44f 7176 	mov.w	r1, #984	; 0x3d8
 8000ef4:	4887      	ldr	r0, [pc, #540]	; (8001114 <MX_GPIO_Init+0x2bc>)
 8000ef6:	f001 f949 	bl	800218c <HAL_GPIO_WritePin>
                          |POW_AMP_STANDBY_Pin|MUTE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000efa:	2201      	movs	r2, #1
 8000efc:	2110      	movs	r1, #16
 8000efe:	4886      	ldr	r0, [pc, #536]	; (8001118 <MX_GPIO_Init+0x2c0>)
 8000f00:	f001 f944 	bl	800218c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin, GPIO_PIN_RESET);
 8000f04:	2200      	movs	r2, #0
 8000f06:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8000f0a:	4884      	ldr	r0, [pc, #528]	; (800111c <MX_GPIO_Init+0x2c4>)
 8000f0c:	f001 f93e 	bl	800218c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_REST_GPIO_Port, BT_REST_Pin, GPIO_PIN_RESET);
 8000f10:	2200      	movs	r2, #0
 8000f12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f16:	4880      	ldr	r0, [pc, #512]	; (8001118 <MX_GPIO_Init+0x2c0>)
 8000f18:	f001 f938 	bl	800218c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000f22:	487f      	ldr	r0, [pc, #508]	; (8001120 <MX_GPIO_Init+0x2c8>)
 8000f24:	f001 f932 	bl	800218c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE10 PE11 
                           PE12 PE13 PE14 PE15 
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_11 
 8000f28:	f64f 430f 	movw	r3, #64527	; 0xfc0f
 8000f2c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f32:	f107 0314 	add.w	r3, r7, #20
 8000f36:	4619      	mov	r1, r3
 8000f38:	4875      	ldr	r0, [pc, #468]	; (8001110 <MX_GPIO_Init+0x2b8>)
 8000f3a:	f000 ffbd 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = REM_CTRL_Pin|SYS_POW_EN_Pin;
 8000f3e:	2350      	movs	r3, #80	; 0x50
 8000f40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f42:	2301      	movs	r3, #1
 8000f44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f4e:	f107 0314 	add.w	r3, r7, #20
 8000f52:	4619      	mov	r1, r3
 8000f54:	486e      	ldr	r0, [pc, #440]	; (8001110 <MX_GPIO_Init+0x2b8>)
 8000f56:	f000 ffaf 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DSP_ONOFF_CHECK_Pin|PWR_AMP2_CHECK_Pin|POW_AMP3_CHECK_Pin|POW_AMP4_CHECK_Pin;
 8000f5a:	f44f 7368 	mov.w	r3, #928	; 0x3a0
 8000f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f68:	f107 0314 	add.w	r3, r7, #20
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4868      	ldr	r0, [pc, #416]	; (8001110 <MX_GPIO_Init+0x2b8>)
 8000f70:	f000 ffa2 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2 
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 8000f74:	f643 4307 	movw	r3, #15367	; 0x3c07
 8000f78:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f7e:	f107 0314 	add.w	r3, r7, #20
 8000f82:	4619      	mov	r1, r3
 8000f84:	4863      	ldr	r0, [pc, #396]	; (8001114 <MX_GPIO_Init+0x2bc>)
 8000f86:	f000 ff97 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000f8a:	2318      	movs	r3, #24
 8000f8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f92:	2301      	movs	r3, #1
 8000f94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f96:	2303      	movs	r3, #3
 8000f98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f9a:	f107 0314 	add.w	r3, r7, #20
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	485c      	ldr	r0, [pc, #368]	; (8001114 <MX_GPIO_Init+0x2bc>)
 8000fa2:	f000 ff89 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACC_CHECK_Pin;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACC_CHECK_GPIO_Port, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4857      	ldr	r0, [pc, #348]	; (8001118 <MX_GPIO_Init+0x2c0>)
 8000fba:	f000 ff7d 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000fbe:	230e      	movs	r3, #14
 8000fc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc6:	f107 0314 	add.w	r3, r7, #20
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4852      	ldr	r0, [pc, #328]	; (8001118 <MX_GPIO_Init+0x2c0>)
 8000fce:	f000 ff73 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000fd2:	2310      	movs	r3, #16
 8000fd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000fe2:	f107 0314 	add.w	r3, r7, #20
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	484b      	ldr	r0, [pc, #300]	; (8001118 <MX_GPIO_Init+0x2c0>)
 8000fea:	f000 ff65 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BAT_CHECK_Pin;
 8000fee:	2320      	movs	r3, #32
 8000ff0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BAT_CHECK_GPIO_Port, &GPIO_InitStruct);
 8000ffa:	f107 0314 	add.w	r3, r7, #20
 8000ffe:	4619      	mov	r1, r3
 8001000:	4844      	ldr	r0, [pc, #272]	; (8001114 <MX_GPIO_Init+0x2bc>)
 8001002:	f000 ff59 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TEMP_CHECK_Pin|AUDIO_CHECK_Pin|POW_AMP1_CHECK_Pin;
 8001006:	2307      	movs	r3, #7
 8001008:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800100a:	2300      	movs	r3, #0
 800100c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001012:	f107 0314 	add.w	r3, r7, #20
 8001016:	4619      	mov	r1, r3
 8001018:	4841      	ldr	r0, [pc, #260]	; (8001120 <MX_GPIO_Init+0x2c8>)
 800101a:	f000 ff4d 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_TX_Pin;
 800101e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001022:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001024:	2302      	movs	r3, #2
 8001026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001028:	2303      	movs	r3, #3
 800102a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	4619      	mov	r1, r3
 8001032:	483a      	ldr	r0, [pc, #232]	; (800111c <MX_GPIO_Init+0x2c4>)
 8001034:	f000 ff40 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_RX_Pin;
 8001038:	f44f 7300 	mov.w	r3, #512	; 0x200
 800103c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800103e:	2300      	movs	r3, #0
 8001040:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 8001046:	f107 0314 	add.w	r3, r7, #20
 800104a:	4619      	mov	r1, r3
 800104c:	4833      	ldr	r0, [pc, #204]	; (800111c <MX_GPIO_Init+0x2c4>)
 800104e:	f000 ff33 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD14 PD15 PD0 
                           PD1 PD2 PD3 PD4 
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 8001052:	f24c 43ff 	movw	r3, #50431	; 0xc4ff
 8001056:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001058:	2303      	movs	r3, #3
 800105a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800105c:	f107 0314 	add.w	r3, r7, #20
 8001060:	4619      	mov	r1, r3
 8001062:	482e      	ldr	r0, [pc, #184]	; (800111c <MX_GPIO_Init+0x2c4>)
 8001064:	f000 ff28 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin;
 8001068:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800106c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106e:	2301      	movs	r3, #1
 8001070:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001076:	2302      	movs	r3, #2
 8001078:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800107a:	f107 0314 	add.w	r3, r7, #20
 800107e:	4619      	mov	r1, r3
 8001080:	4826      	ldr	r0, [pc, #152]	; (800111c <MX_GPIO_Init+0x2c4>)
 8001082:	f000 ff19 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_CTRL1_Pin|LED_CTRL2_Pin|POW_AMP_STANDBY_Pin|MUTE_Pin;
 8001086:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800108a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108c:	2301      	movs	r3, #1
 800108e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001094:	2302      	movs	r3, #2
 8001096:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001098:	f107 0314 	add.w	r3, r7, #20
 800109c:	4619      	mov	r1, r3
 800109e:	481d      	ldr	r0, [pc, #116]	; (8001114 <MX_GPIO_Init+0x2bc>)
 80010a0:	f000 ff0a 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT_REST_Pin;
 80010a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010aa:	2301      	movs	r3, #1
 80010ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b2:	2302      	movs	r3, #2
 80010b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_REST_GPIO_Port, &GPIO_InitStruct);
 80010b6:	f107 0314 	add.w	r3, r7, #20
 80010ba:	4619      	mov	r1, r3
 80010bc:	4816      	ldr	r0, [pc, #88]	; (8001118 <MX_GPIO_Init+0x2c0>)
 80010be:	f000 fefb 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c8:	2301      	movs	r3, #1
 80010ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010cc:	2300      	movs	r3, #0
 80010ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d0:	2302      	movs	r3, #2
 80010d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	4619      	mov	r1, r3
 80010da:	4811      	ldr	r0, [pc, #68]	; (8001120 <MX_GPIO_Init+0x2c8>)
 80010dc:	f000 feec 	bl	8001eb8 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_USART3_ENABLE();
 80010e0:	4b10      	ldr	r3, [pc, #64]	; (8001124 <MX_GPIO_Init+0x2cc>)
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
 80010e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80010ec:	627b      	str	r3, [r7, #36]	; 0x24
 80010ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80010f4:	627b      	str	r3, [r7, #36]	; 0x24
 80010f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f8:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80010fc:	627b      	str	r3, [r7, #36]	; 0x24
 80010fe:	4a09      	ldr	r2, [pc, #36]	; (8001124 <MX_GPIO_Init+0x2cc>)
 8001100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001102:	6053      	str	r3, [r2, #4]

}
 8001104:	bf00      	nop
 8001106:	3728      	adds	r7, #40	; 0x28
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40021000 	.word	0x40021000
 8001110:	40011800 	.word	0x40011800
 8001114:	40011000 	.word	0x40011000
 8001118:	40010800 	.word	0x40010800
 800111c:	40011400 	.word	0x40011400
 8001120:	40010c00 	.word	0x40010c00
 8001124:	40010000 	.word	0x40010000

08001128 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800112c:	4b12      	ldr	r3, [pc, #72]	; (8001178 <MX_I2C1_Init+0x50>)
 800112e:	4a13      	ldr	r2, [pc, #76]	; (800117c <MX_I2C1_Init+0x54>)
 8001130:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001132:	4b11      	ldr	r3, [pc, #68]	; (8001178 <MX_I2C1_Init+0x50>)
 8001134:	4a12      	ldr	r2, [pc, #72]	; (8001180 <MX_I2C1_Init+0x58>)
 8001136:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001138:	4b0f      	ldr	r3, [pc, #60]	; (8001178 <MX_I2C1_Init+0x50>)
 800113a:	2200      	movs	r2, #0
 800113c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800113e:	4b0e      	ldr	r3, [pc, #56]	; (8001178 <MX_I2C1_Init+0x50>)
 8001140:	2200      	movs	r2, #0
 8001142:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001144:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <MX_I2C1_Init+0x50>)
 8001146:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800114a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800114c:	4b0a      	ldr	r3, [pc, #40]	; (8001178 <MX_I2C1_Init+0x50>)
 800114e:	2200      	movs	r2, #0
 8001150:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001152:	4b09      	ldr	r3, [pc, #36]	; (8001178 <MX_I2C1_Init+0x50>)
 8001154:	2200      	movs	r2, #0
 8001156:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001158:	4b07      	ldr	r3, [pc, #28]	; (8001178 <MX_I2C1_Init+0x50>)
 800115a:	2200      	movs	r2, #0
 800115c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800115e:	4b06      	ldr	r3, [pc, #24]	; (8001178 <MX_I2C1_Init+0x50>)
 8001160:	2200      	movs	r2, #0
 8001162:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001164:	4804      	ldr	r0, [pc, #16]	; (8001178 <MX_I2C1_Init+0x50>)
 8001166:	f001 f829 	bl	80021bc <HAL_I2C_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001170:	f000 f94a 	bl	8001408 <Error_Handler>
  }

}
 8001174:	bf00      	nop
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20002958 	.word	0x20002958
 800117c:	40005400 	.word	0x40005400
 8001180:	000186a0 	.word	0x000186a0

08001184 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8001188:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <MX_I2C2_Init+0x50>)
 800118a:	4a13      	ldr	r2, [pc, #76]	; (80011d8 <MX_I2C2_Init+0x54>)
 800118c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800118e:	4b11      	ldr	r3, [pc, #68]	; (80011d4 <MX_I2C2_Init+0x50>)
 8001190:	4a12      	ldr	r2, [pc, #72]	; (80011dc <MX_I2C2_Init+0x58>)
 8001192:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001194:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <MX_I2C2_Init+0x50>)
 8001196:	2200      	movs	r2, #0
 8001198:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800119a:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <MX_I2C2_Init+0x50>)
 800119c:	2200      	movs	r2, #0
 800119e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011a0:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <MX_I2C2_Init+0x50>)
 80011a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011a6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011a8:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <MX_I2C2_Init+0x50>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80011ae:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <MX_I2C2_Init+0x50>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011b4:	4b07      	ldr	r3, [pc, #28]	; (80011d4 <MX_I2C2_Init+0x50>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011ba:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <MX_I2C2_Init+0x50>)
 80011bc:	2200      	movs	r2, #0
 80011be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80011c0:	4804      	ldr	r0, [pc, #16]	; (80011d4 <MX_I2C2_Init+0x50>)
 80011c2:	f000 fffb 	bl	80021bc <HAL_I2C_Init>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80011cc:	f000 f91c 	bl	8001408 <Error_Handler>
  }

}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	200029ac 	.word	0x200029ac
 80011d8:	40005800 	.word	0x40005800
 80011dc:	000186a0 	.word	0x000186a0

080011e0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08a      	sub	sp, #40	; 0x28
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e8:	f107 0318 	add.w	r3, r7, #24
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a2b      	ldr	r2, [pc, #172]	; (80012a8 <HAL_I2C_MspInit+0xc8>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d124      	bne.n	800124a <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001200:	4b2a      	ldr	r3, [pc, #168]	; (80012ac <HAL_I2C_MspInit+0xcc>)
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	4a29      	ldr	r2, [pc, #164]	; (80012ac <HAL_I2C_MspInit+0xcc>)
 8001206:	f043 0308 	orr.w	r3, r3, #8
 800120a:	6193      	str	r3, [r2, #24]
 800120c:	4b27      	ldr	r3, [pc, #156]	; (80012ac <HAL_I2C_MspInit+0xcc>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	f003 0308 	and.w	r3, r3, #8
 8001214:	617b      	str	r3, [r7, #20]
 8001216:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001218:	23c0      	movs	r3, #192	; 0xc0
 800121a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800121c:	2312      	movs	r3, #18
 800121e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001220:	2303      	movs	r3, #3
 8001222:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001224:	f107 0318 	add.w	r3, r7, #24
 8001228:	4619      	mov	r1, r3
 800122a:	4821      	ldr	r0, [pc, #132]	; (80012b0 <HAL_I2C_MspInit+0xd0>)
 800122c:	f000 fe44 	bl	8001eb8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001230:	4b1e      	ldr	r3, [pc, #120]	; (80012ac <HAL_I2C_MspInit+0xcc>)
 8001232:	69db      	ldr	r3, [r3, #28]
 8001234:	4a1d      	ldr	r2, [pc, #116]	; (80012ac <HAL_I2C_MspInit+0xcc>)
 8001236:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800123a:	61d3      	str	r3, [r2, #28]
 800123c:	4b1b      	ldr	r3, [pc, #108]	; (80012ac <HAL_I2C_MspInit+0xcc>)
 800123e:	69db      	ldr	r3, [r3, #28]
 8001240:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001244:	613b      	str	r3, [r7, #16]
 8001246:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001248:	e029      	b.n	800129e <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a19      	ldr	r2, [pc, #100]	; (80012b4 <HAL_I2C_MspInit+0xd4>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d124      	bne.n	800129e <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001254:	4b15      	ldr	r3, [pc, #84]	; (80012ac <HAL_I2C_MspInit+0xcc>)
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	4a14      	ldr	r2, [pc, #80]	; (80012ac <HAL_I2C_MspInit+0xcc>)
 800125a:	f043 0308 	orr.w	r3, r3, #8
 800125e:	6193      	str	r3, [r2, #24]
 8001260:	4b12      	ldr	r3, [pc, #72]	; (80012ac <HAL_I2C_MspInit+0xcc>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	f003 0308 	and.w	r3, r3, #8
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 800126c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001272:	2312      	movs	r3, #18
 8001274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001276:	2303      	movs	r3, #3
 8001278:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800127a:	f107 0318 	add.w	r3, r7, #24
 800127e:	4619      	mov	r1, r3
 8001280:	480b      	ldr	r0, [pc, #44]	; (80012b0 <HAL_I2C_MspInit+0xd0>)
 8001282:	f000 fe19 	bl	8001eb8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001286:	4b09      	ldr	r3, [pc, #36]	; (80012ac <HAL_I2C_MspInit+0xcc>)
 8001288:	69db      	ldr	r3, [r3, #28]
 800128a:	4a08      	ldr	r2, [pc, #32]	; (80012ac <HAL_I2C_MspInit+0xcc>)
 800128c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001290:	61d3      	str	r3, [r2, #28]
 8001292:	4b06      	ldr	r3, [pc, #24]	; (80012ac <HAL_I2C_MspInit+0xcc>)
 8001294:	69db      	ldr	r3, [r3, #28]
 8001296:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
}
 800129e:	bf00      	nop
 80012a0:	3728      	adds	r7, #40	; 0x28
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40005400 	.word	0x40005400
 80012ac:	40021000 	.word	0x40021000
 80012b0:	40010c00 	.word	0x40010c00
 80012b4:	40005800 	.word	0x40005800

080012b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012bc:	f000 fcea 	bl	8001c94 <HAL_Init>
  //SysHardware_Init();
  //SysSoftware_Init();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012c0:	f000 f834 	bl	800132c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012c4:	f7ff fdc8 	bl	8000e58 <MX_GPIO_Init>
  MX_I2C1_Init();
 80012c8:	f7ff ff2e 	bl	8001128 <MX_I2C1_Init>
  MX_I2C2_Init();
 80012cc:	f7ff ff5a 	bl	8001184 <MX_I2C2_Init>
  MX_SPI1_Init();
 80012d0:	f000 f8a0 	bl	8001414 <MX_SPI1_Init>
  MX_SPI2_Init();
 80012d4:	f000 f8d4 	bl	8001480 <MX_SPI2_Init>
  MX_SPI3_Init();
 80012d8:	f000 f908 	bl	80014ec <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80012dc:	f000 fc26 	bl	8001b2c <MX_USART1_UART_Init>
  MX_TIM5_Init();
 80012e0:	f000 fbb0 	bl	8001a44 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim5);
 80012e4:	480a      	ldr	r0, [pc, #40]	; (8001310 <main+0x58>)
 80012e6:	f002 ff17 	bl	8004118 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 80012ea:	2201      	movs	r2, #1
 80012ec:	2110      	movs	r1, #16
 80012ee:	4809      	ldr	r0, [pc, #36]	; (8001314 <main+0x5c>)
 80012f0:	f000 ff4c 	bl	800218c <HAL_GPIO_WritePin>

  printf("APP Begin -- Software Version : %s \n", MCU_VERSION);
 80012f4:	4908      	ldr	r1, [pc, #32]	; (8001318 <main+0x60>)
 80012f6:	4809      	ldr	r0, [pc, #36]	; (800131c <main+0x64>)
 80012f8:	f00d fdb0 	bl	800ee5c <iprintf>
  printf("Code generation time : %s %s \n", __DATE__, __TIME__);
 80012fc:	4a08      	ldr	r2, [pc, #32]	; (8001320 <main+0x68>)
 80012fe:	4909      	ldr	r1, [pc, #36]	; (8001324 <main+0x6c>)
 8001300:	4809      	ldr	r0, [pc, #36]	; (8001328 <main+0x70>)
 8001302:	f00d fdab 	bl	800ee5c <iprintf>
  //SPI_FLASH_ReadDeviceID();

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8001306:	f7ff fc5d 	bl	8000bc4 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800130a:	f005 ffac 	bl	8007266 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800130e:	e7fe      	b.n	800130e <main+0x56>
 8001310:	20002b88 	.word	0x20002b88
 8001314:	40010800 	.word	0x40010800
 8001318:	0801222c 	.word	0x0801222c
 800131c:	08012238 	.word	0x08012238
 8001320:	08012260 	.word	0x08012260
 8001324:	0801226c 	.word	0x0801226c
 8001328:	08012278 	.word	0x08012278

0800132c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b096      	sub	sp, #88	; 0x58
 8001330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001332:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001336:	2228      	movs	r2, #40	; 0x28
 8001338:	2100      	movs	r1, #0
 800133a:	4618      	mov	r0, r3
 800133c:	f00d fd85 	bl	800ee4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001340:	f107 031c 	add.w	r3, r7, #28
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]
 800134e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001350:	1d3b      	adds	r3, r7, #4
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	605a      	str	r2, [r3, #4]
 8001358:	609a      	str	r2, [r3, #8]
 800135a:	60da      	str	r2, [r3, #12]
 800135c:	611a      	str	r2, [r3, #16]
 800135e:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001360:	2301      	movs	r3, #1
 8001362:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001364:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001368:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800136a:	2300      	movs	r3, #0
 800136c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800136e:	2301      	movs	r3, #1
 8001370:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001372:	2302      	movs	r3, #2
 8001374:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001376:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800137a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800137c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001380:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001382:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001386:	4618      	mov	r0, r3
 8001388:	f001 ff0e 	bl	80031a8 <HAL_RCC_OscConfig>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001392:	f000 f839 	bl	8001408 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001396:	230f      	movs	r3, #15
 8001398:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800139a:	2302      	movs	r3, #2
 800139c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800139e:	2300      	movs	r3, #0
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013a8:	2300      	movs	r3, #0
 80013aa:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013ac:	f107 031c 	add.w	r3, r7, #28
 80013b0:	2102      	movs	r1, #2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f002 f978 	bl	80036a8 <HAL_RCC_ClockConfig>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80013be:	f000 f823 	bl	8001408 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80013c2:	2310      	movs	r3, #16
 80013c4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	4618      	mov	r0, r3
 80013ce:	f002 fb37 	bl	8003a40 <HAL_RCCEx_PeriphCLKConfig>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80013d8:	f000 f816 	bl	8001408 <Error_Handler>
  }
}
 80013dc:	bf00      	nop
 80013de:	3758      	adds	r7, #88	; 0x58
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a04      	ldr	r2, [pc, #16]	; (8001404 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d101      	bne.n	80013fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013f6:	f000 fc63 	bl	8001cc0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	40012c00 	.word	0x40012c00

08001408 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr

08001414 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8001418:	4b17      	ldr	r3, [pc, #92]	; (8001478 <MX_SPI1_Init+0x64>)
 800141a:	4a18      	ldr	r2, [pc, #96]	; (800147c <MX_SPI1_Init+0x68>)
 800141c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800141e:	4b16      	ldr	r3, [pc, #88]	; (8001478 <MX_SPI1_Init+0x64>)
 8001420:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001424:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001426:	4b14      	ldr	r3, [pc, #80]	; (8001478 <MX_SPI1_Init+0x64>)
 8001428:	2200      	movs	r2, #0
 800142a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800142c:	4b12      	ldr	r3, [pc, #72]	; (8001478 <MX_SPI1_Init+0x64>)
 800142e:	2200      	movs	r2, #0
 8001430:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001432:	4b11      	ldr	r3, [pc, #68]	; (8001478 <MX_SPI1_Init+0x64>)
 8001434:	2202      	movs	r2, #2
 8001436:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001438:	4b0f      	ldr	r3, [pc, #60]	; (8001478 <MX_SPI1_Init+0x64>)
 800143a:	2201      	movs	r2, #1
 800143c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800143e:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <MX_SPI1_Init+0x64>)
 8001440:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001444:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001446:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <MX_SPI1_Init+0x64>)
 8001448:	2220      	movs	r2, #32
 800144a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800144c:	4b0a      	ldr	r3, [pc, #40]	; (8001478 <MX_SPI1_Init+0x64>)
 800144e:	2200      	movs	r2, #0
 8001450:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <MX_SPI1_Init+0x64>)
 8001454:	2200      	movs	r2, #0
 8001456:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001458:	4b07      	ldr	r3, [pc, #28]	; (8001478 <MX_SPI1_Init+0x64>)
 800145a:	2200      	movs	r2, #0
 800145c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800145e:	4b06      	ldr	r3, [pc, #24]	; (8001478 <MX_SPI1_Init+0x64>)
 8001460:	220a      	movs	r2, #10
 8001462:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001464:	4804      	ldr	r0, [pc, #16]	; (8001478 <MX_SPI1_Init+0x64>)
 8001466:	f002 fba1 	bl	8003bac <HAL_SPI_Init>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001470:	f7ff ffca 	bl	8001408 <Error_Handler>
  }

}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20002af0 	.word	0x20002af0
 800147c:	40013000 	.word	0x40013000

08001480 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001484:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <MX_SPI2_Init+0x64>)
 8001486:	4a18      	ldr	r2, [pc, #96]	; (80014e8 <MX_SPI2_Init+0x68>)
 8001488:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800148a:	4b16      	ldr	r3, [pc, #88]	; (80014e4 <MX_SPI2_Init+0x64>)
 800148c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001490:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001492:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <MX_SPI2_Init+0x64>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001498:	4b12      	ldr	r3, [pc, #72]	; (80014e4 <MX_SPI2_Init+0x64>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800149e:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <MX_SPI2_Init+0x64>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014a4:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <MX_SPI2_Init+0x64>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80014aa:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <MX_SPI2_Init+0x64>)
 80014ac:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80014b0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014b2:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <MX_SPI2_Init+0x64>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014b8:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <MX_SPI2_Init+0x64>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80014be:	4b09      	ldr	r3, [pc, #36]	; (80014e4 <MX_SPI2_Init+0x64>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014c4:	4b07      	ldr	r3, [pc, #28]	; (80014e4 <MX_SPI2_Init+0x64>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80014ca:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <MX_SPI2_Init+0x64>)
 80014cc:	220a      	movs	r2, #10
 80014ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014d0:	4804      	ldr	r0, [pc, #16]	; (80014e4 <MX_SPI2_Init+0x64>)
 80014d2:	f002 fb6b 	bl	8003bac <HAL_SPI_Init>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80014dc:	f7ff ff94 	bl	8001408 <Error_Handler>
  }

}
 80014e0:	bf00      	nop
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20002a40 	.word	0x20002a40
 80014e8:	40003800 	.word	0x40003800

080014ec <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80014f0:	4b17      	ldr	r3, [pc, #92]	; (8001550 <MX_SPI3_Init+0x64>)
 80014f2:	4a18      	ldr	r2, [pc, #96]	; (8001554 <MX_SPI3_Init+0x68>)
 80014f4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80014f6:	4b16      	ldr	r3, [pc, #88]	; (8001550 <MX_SPI3_Init+0x64>)
 80014f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014fc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80014fe:	4b14      	ldr	r3, [pc, #80]	; (8001550 <MX_SPI3_Init+0x64>)
 8001500:	2200      	movs	r2, #0
 8001502:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001504:	4b12      	ldr	r3, [pc, #72]	; (8001550 <MX_SPI3_Init+0x64>)
 8001506:	2200      	movs	r2, #0
 8001508:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800150a:	4b11      	ldr	r3, [pc, #68]	; (8001550 <MX_SPI3_Init+0x64>)
 800150c:	2200      	movs	r2, #0
 800150e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001510:	4b0f      	ldr	r3, [pc, #60]	; (8001550 <MX_SPI3_Init+0x64>)
 8001512:	2200      	movs	r2, #0
 8001514:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001516:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <MX_SPI3_Init+0x64>)
 8001518:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800151c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800151e:	4b0c      	ldr	r3, [pc, #48]	; (8001550 <MX_SPI3_Init+0x64>)
 8001520:	2200      	movs	r2, #0
 8001522:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001524:	4b0a      	ldr	r3, [pc, #40]	; (8001550 <MX_SPI3_Init+0x64>)
 8001526:	2200      	movs	r2, #0
 8001528:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800152a:	4b09      	ldr	r3, [pc, #36]	; (8001550 <MX_SPI3_Init+0x64>)
 800152c:	2200      	movs	r2, #0
 800152e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001530:	4b07      	ldr	r3, [pc, #28]	; (8001550 <MX_SPI3_Init+0x64>)
 8001532:	2200      	movs	r2, #0
 8001534:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001536:	4b06      	ldr	r3, [pc, #24]	; (8001550 <MX_SPI3_Init+0x64>)
 8001538:	220a      	movs	r2, #10
 800153a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800153c:	4804      	ldr	r0, [pc, #16]	; (8001550 <MX_SPI3_Init+0x64>)
 800153e:	f002 fb35 	bl	8003bac <HAL_SPI_Init>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001548:	f7ff ff5e 	bl	8001408 <Error_Handler>
  }

}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20002a98 	.word	0x20002a98
 8001554:	40003c00 	.word	0x40003c00

08001558 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b08e      	sub	sp, #56	; 0x38
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001560:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a5f      	ldr	r2, [pc, #380]	; (80016f0 <HAL_SPI_MspInit+0x198>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d130      	bne.n	80015da <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001578:	4b5e      	ldr	r3, [pc, #376]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	4a5d      	ldr	r2, [pc, #372]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 800157e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001582:	6193      	str	r3, [r2, #24]
 8001584:	4b5b      	ldr	r3, [pc, #364]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800158c:	627b      	str	r3, [r7, #36]	; 0x24
 800158e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001590:	4b58      	ldr	r3, [pc, #352]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	4a57      	ldr	r2, [pc, #348]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 8001596:	f043 0304 	orr.w	r3, r3, #4
 800159a:	6193      	str	r3, [r2, #24]
 800159c:	4b55      	ldr	r3, [pc, #340]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	f003 0304 	and.w	r3, r3, #4
 80015a4:	623b      	str	r3, [r7, #32]
 80015a6:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCLK_Pin|SPI1_MOSI_Pin;
 80015a8:	23a0      	movs	r3, #160	; 0xa0
 80015aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ac:	2302      	movs	r3, #2
 80015ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015b0:	2303      	movs	r3, #3
 80015b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015b8:	4619      	mov	r1, r3
 80015ba:	484f      	ldr	r0, [pc, #316]	; (80016f8 <HAL_SPI_MspInit+0x1a0>)
 80015bc:	f000 fc7c 	bl	8001eb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 80015c0:	2340      	movs	r3, #64	; 0x40
 80015c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015c4:	2300      	movs	r3, #0
 80015c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 80015cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015d0:	4619      	mov	r1, r3
 80015d2:	4849      	ldr	r0, [pc, #292]	; (80016f8 <HAL_SPI_MspInit+0x1a0>)
 80015d4:	f000 fc70 	bl	8001eb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80015d8:	e085      	b.n	80016e6 <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI2)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a47      	ldr	r2, [pc, #284]	; (80016fc <HAL_SPI_MspInit+0x1a4>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d132      	bne.n	800164a <HAL_SPI_MspInit+0xf2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015e4:	4b43      	ldr	r3, [pc, #268]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 80015e6:	69db      	ldr	r3, [r3, #28]
 80015e8:	4a42      	ldr	r2, [pc, #264]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 80015ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015ee:	61d3      	str	r3, [r2, #28]
 80015f0:	4b40      	ldr	r3, [pc, #256]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 80015f2:	69db      	ldr	r3, [r3, #28]
 80015f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015f8:	61fb      	str	r3, [r7, #28]
 80015fa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015fc:	4b3d      	ldr	r3, [pc, #244]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	4a3c      	ldr	r2, [pc, #240]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 8001602:	f043 0308 	orr.w	r3, r3, #8
 8001606:	6193      	str	r3, [r2, #24]
 8001608:	4b3a      	ldr	r3, [pc, #232]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	f003 0308 	and.w	r3, r3, #8
 8001610:	61bb      	str	r3, [r7, #24]
 8001612:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = SPI0_CS_Pin|SPI0_SCLK_Pin|SPI0_MISI_Pin;
 8001614:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8001618:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161a:	2302      	movs	r3, #2
 800161c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800161e:	2303      	movs	r3, #3
 8001620:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001622:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001626:	4619      	mov	r1, r3
 8001628:	4835      	ldr	r0, [pc, #212]	; (8001700 <HAL_SPI_MspInit+0x1a8>)
 800162a:	f000 fc45 	bl	8001eb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI0_MISO_Pin;
 800162e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001632:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001634:	2300      	movs	r3, #0
 8001636:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI0_MISO_GPIO_Port, &GPIO_InitStruct);
 800163c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001640:	4619      	mov	r1, r3
 8001642:	482f      	ldr	r0, [pc, #188]	; (8001700 <HAL_SPI_MspInit+0x1a8>)
 8001644:	f000 fc38 	bl	8001eb8 <HAL_GPIO_Init>
}
 8001648:	e04d      	b.n	80016e6 <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI3)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a2d      	ldr	r2, [pc, #180]	; (8001704 <HAL_SPI_MspInit+0x1ac>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d148      	bne.n	80016e6 <HAL_SPI_MspInit+0x18e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001654:	4b27      	ldr	r3, [pc, #156]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 8001656:	69db      	ldr	r3, [r3, #28]
 8001658:	4a26      	ldr	r2, [pc, #152]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 800165a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800165e:	61d3      	str	r3, [r2, #28]
 8001660:	4b24      	ldr	r3, [pc, #144]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 8001662:	69db      	ldr	r3, [r3, #28]
 8001664:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001668:	617b      	str	r3, [r7, #20]
 800166a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800166c:	4b21      	ldr	r3, [pc, #132]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	4a20      	ldr	r2, [pc, #128]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 8001672:	f043 0304 	orr.w	r3, r3, #4
 8001676:	6193      	str	r3, [r2, #24]
 8001678:	4b1e      	ldr	r3, [pc, #120]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	f003 0304 	and.w	r3, r3, #4
 8001680:	613b      	str	r3, [r7, #16]
 8001682:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001684:	4b1b      	ldr	r3, [pc, #108]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	4a1a      	ldr	r2, [pc, #104]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 800168a:	f043 0308 	orr.w	r3, r3, #8
 800168e:	6193      	str	r3, [r2, #24]
 8001690:	4b18      	ldr	r3, [pc, #96]	; (80016f4 <HAL_SPI_MspInit+0x19c>)
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	f003 0308 	and.w	r3, r3, #8
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI3_CS_Pin;
 800169c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a2:	2302      	movs	r3, #2
 80016a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016a6:	2303      	movs	r3, #3
 80016a8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 80016aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016ae:	4619      	mov	r1, r3
 80016b0:	4811      	ldr	r0, [pc, #68]	; (80016f8 <HAL_SPI_MspInit+0x1a0>)
 80016b2:	f000 fc01 	bl	8001eb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_SCLK_Pin|SPI3_MOSI_Pin;
 80016b6:	2328      	movs	r3, #40	; 0x28
 80016b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ba:	2302      	movs	r3, #2
 80016bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016be:	2303      	movs	r3, #3
 80016c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016c6:	4619      	mov	r1, r3
 80016c8:	480d      	ldr	r0, [pc, #52]	; (8001700 <HAL_SPI_MspInit+0x1a8>)
 80016ca:	f000 fbf5 	bl	8001eb8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_MISO_Pin;
 80016ce:	2310      	movs	r3, #16
 80016d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d2:	2300      	movs	r3, #0
 80016d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI3_MISO_GPIO_Port, &GPIO_InitStruct);
 80016da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016de:	4619      	mov	r1, r3
 80016e0:	4807      	ldr	r0, [pc, #28]	; (8001700 <HAL_SPI_MspInit+0x1a8>)
 80016e2:	f000 fbe9 	bl	8001eb8 <HAL_GPIO_Init>
}
 80016e6:	bf00      	nop
 80016e8:	3738      	adds	r7, #56	; 0x38
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40013000 	.word	0x40013000
 80016f4:	40021000 	.word	0x40021000
 80016f8:	40010800 	.word	0x40010800
 80016fc:	40003800 	.word	0x40003800
 8001700:	40010c00 	.word	0x40010c00
 8001704:	40003c00 	.word	0x40003c00

08001708 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800170e:	4b18      	ldr	r3, [pc, #96]	; (8001770 <HAL_MspInit+0x68>)
 8001710:	699b      	ldr	r3, [r3, #24]
 8001712:	4a17      	ldr	r2, [pc, #92]	; (8001770 <HAL_MspInit+0x68>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	6193      	str	r3, [r2, #24]
 800171a:	4b15      	ldr	r3, [pc, #84]	; (8001770 <HAL_MspInit+0x68>)
 800171c:	699b      	ldr	r3, [r3, #24]
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001726:	4b12      	ldr	r3, [pc, #72]	; (8001770 <HAL_MspInit+0x68>)
 8001728:	69db      	ldr	r3, [r3, #28]
 800172a:	4a11      	ldr	r2, [pc, #68]	; (8001770 <HAL_MspInit+0x68>)
 800172c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001730:	61d3      	str	r3, [r2, #28]
 8001732:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <HAL_MspInit+0x68>)
 8001734:	69db      	ldr	r3, [r3, #28]
 8001736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800173e:	2200      	movs	r2, #0
 8001740:	210f      	movs	r1, #15
 8001742:	f06f 0001 	mvn.w	r0, #1
 8001746:	f000 fb8c 	bl	8001e62 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800174a:	4b0a      	ldr	r3, [pc, #40]	; (8001774 <HAL_MspInit+0x6c>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	4a04      	ldr	r2, [pc, #16]	; (8001774 <HAL_MspInit+0x6c>)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001766:	bf00      	nop
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40021000 	.word	0x40021000
 8001774:	40010000 	.word	0x40010000

08001778 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b08c      	sub	sp, #48	; 0x30
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001780:	2300      	movs	r3, #0
 8001782:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001784:	2300      	movs	r3, #0
 8001786:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 8001788:	2200      	movs	r2, #0
 800178a:	6879      	ldr	r1, [r7, #4]
 800178c:	2019      	movs	r0, #25
 800178e:	f000 fb68 	bl	8001e62 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 8001792:	2019      	movs	r0, #25
 8001794:	f000 fb81 	bl	8001e9a <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001798:	4b1e      	ldr	r3, [pc, #120]	; (8001814 <HAL_InitTick+0x9c>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	4a1d      	ldr	r2, [pc, #116]	; (8001814 <HAL_InitTick+0x9c>)
 800179e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017a2:	6193      	str	r3, [r2, #24]
 80017a4:	4b1b      	ldr	r3, [pc, #108]	; (8001814 <HAL_InitTick+0x9c>)
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017b0:	f107 0210 	add.w	r2, r7, #16
 80017b4:	f107 0314 	add.w	r3, r7, #20
 80017b8:	4611      	mov	r1, r2
 80017ba:	4618      	mov	r0, r3
 80017bc:	f002 f8f2 	bl	80039a4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80017c0:	f002 f8dc 	bl	800397c <HAL_RCC_GetPCLK2Freq>
 80017c4:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80017c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017c8:	4a13      	ldr	r2, [pc, #76]	; (8001818 <HAL_InitTick+0xa0>)
 80017ca:	fba2 2303 	umull	r2, r3, r2, r3
 80017ce:	0c9b      	lsrs	r3, r3, #18
 80017d0:	3b01      	subs	r3, #1
 80017d2:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80017d4:	4b11      	ldr	r3, [pc, #68]	; (800181c <HAL_InitTick+0xa4>)
 80017d6:	4a12      	ldr	r2, [pc, #72]	; (8001820 <HAL_InitTick+0xa8>)
 80017d8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80017da:	4b10      	ldr	r3, [pc, #64]	; (800181c <HAL_InitTick+0xa4>)
 80017dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017e0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80017e2:	4a0e      	ldr	r2, [pc, #56]	; (800181c <HAL_InitTick+0xa4>)
 80017e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017e6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80017e8:	4b0c      	ldr	r3, [pc, #48]	; (800181c <HAL_InitTick+0xa4>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ee:	4b0b      	ldr	r3, [pc, #44]	; (800181c <HAL_InitTick+0xa4>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80017f4:	4809      	ldr	r0, [pc, #36]	; (800181c <HAL_InitTick+0xa4>)
 80017f6:	f002 fc64 	bl	80040c2 <HAL_TIM_Base_Init>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d104      	bne.n	800180a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001800:	4806      	ldr	r0, [pc, #24]	; (800181c <HAL_InitTick+0xa4>)
 8001802:	f002 fc89 	bl	8004118 <HAL_TIM_Base_Start_IT>
 8001806:	4603      	mov	r3, r0
 8001808:	e000      	b.n	800180c <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
}
 800180c:	4618      	mov	r0, r3
 800180e:	3730      	adds	r7, #48	; 0x30
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40021000 	.word	0x40021000
 8001818:	431bde83 	.word	0x431bde83
 800181c:	20002b48 	.word	0x20002b48
 8001820:	40012c00 	.word	0x40012c00

08001824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr

08001830 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001834:	e7fe      	b.n	8001834 <HardFault_Handler+0x4>

08001836 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001836:	b480      	push	{r7}
 8001838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800183a:	e7fe      	b.n	800183a <MemManage_Handler+0x4>

0800183c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001840:	e7fe      	b.n	8001840 <BusFault_Handler+0x4>

08001842 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001842:	b480      	push	{r7}
 8001844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001846:	e7fe      	b.n	8001846 <UsageFault_Handler+0x4>

08001848 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	46bd      	mov	sp, r7
 8001850:	bc80      	pop	{r7}
 8001852:	4770      	bx	lr

08001854 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001858:	4802      	ldr	r0, [pc, #8]	; (8001864 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 800185a:	f000 fede 	bl	800261a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	200047bc 	.word	0x200047bc

08001868 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800186c:	4802      	ldr	r0, [pc, #8]	; (8001878 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800186e:	f000 fed4 	bl	800261a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	200047bc 	.word	0x200047bc

0800187c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001880:	4802      	ldr	r0, [pc, #8]	; (800188c <TIM1_UP_IRQHandler+0x10>)
 8001882:	f002 fc6c 	bl	800415e <HAL_TIM_IRQHandler>
//  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//  else
//	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20002b48 	.word	0x20002b48

08001890 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001894:	4804      	ldr	r0, [pc, #16]	; (80018a8 <TIM5_IRQHandler+0x18>)
 8001896:	f002 fc62 	bl	800415e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */
  //验证测试为50uS中断
  ulHighFrequencyTimerTicks++;
 800189a:	4b04      	ldr	r3, [pc, #16]	; (80018ac <TIM5_IRQHandler+0x1c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	3301      	adds	r3, #1
 80018a0:	4a02      	ldr	r2, [pc, #8]	; (80018ac <TIM5_IRQHandler+0x1c>)
 80018a2:	6013      	str	r3, [r2, #0]
//	  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//else
//		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM5_IRQn 1 */
}
 80018a4:	bf00      	nop
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20002b88 	.word	0x20002b88
 80018ac:	20002900 	.word	0x20002900

080018b0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]
 80018c0:	e00a      	b.n	80018d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80018c2:	f3af 8000 	nop.w
 80018c6:	4601      	mov	r1, r0
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	1c5a      	adds	r2, r3, #1
 80018cc:	60ba      	str	r2, [r7, #8]
 80018ce:	b2ca      	uxtb	r2, r1
 80018d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	3301      	adds	r3, #1
 80018d6:	617b      	str	r3, [r7, #20]
 80018d8:	697a      	ldr	r2, [r7, #20]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	429a      	cmp	r2, r3
 80018de:	dbf0      	blt.n	80018c2 <_read+0x12>
	}

return len;
 80018e0:	687b      	ldr	r3, [r7, #4]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3718      	adds	r7, #24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b086      	sub	sp, #24
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	60f8      	str	r0, [r7, #12]
 80018f2:	60b9      	str	r1, [r7, #8]
 80018f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	e009      	b.n	8001910 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	1c5a      	adds	r2, r3, #1
 8001900:	60ba      	str	r2, [r7, #8]
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	4618      	mov	r0, r3
 8001906:	f000 f987 	bl	8001c18 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	3301      	adds	r3, #1
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	697a      	ldr	r2, [r7, #20]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	429a      	cmp	r2, r3
 8001916:	dbf1      	blt.n	80018fc <_write+0x12>
	}
	return len;
 8001918:	687b      	ldr	r3, [r7, #4]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <_close>:

int _close(int file)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
	return -1;
 800192a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800192e:	4618      	mov	r0, r3
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr

08001938 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001948:	605a      	str	r2, [r3, #4]
	return 0;
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr

08001956 <_isatty>:

int _isatty(int file)
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
	return 1;
 800195e:	2301      	movs	r3, #1
}
 8001960:	4618      	mov	r0, r3
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	bc80      	pop	{r7}
 8001968:	4770      	bx	lr

0800196a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800196a:	b480      	push	{r7}
 800196c:	b085      	sub	sp, #20
 800196e:	af00      	add	r7, sp, #0
 8001970:	60f8      	str	r0, [r7, #12]
 8001972:	60b9      	str	r1, [r7, #8]
 8001974:	607a      	str	r2, [r7, #4]
	return 0;
 8001976:	2300      	movs	r3, #0
}
 8001978:	4618      	mov	r0, r3
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	bc80      	pop	{r7}
 8001980:	4770      	bx	lr
	...

08001984 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800198c:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <_sbrk+0x50>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d102      	bne.n	800199a <_sbrk+0x16>
		heap_end = &end;
 8001994:	4b0f      	ldr	r3, [pc, #60]	; (80019d4 <_sbrk+0x50>)
 8001996:	4a10      	ldr	r2, [pc, #64]	; (80019d8 <_sbrk+0x54>)
 8001998:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800199a:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <_sbrk+0x50>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80019a0:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <_sbrk+0x50>)
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4413      	add	r3, r2
 80019a8:	466a      	mov	r2, sp
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d907      	bls.n	80019be <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80019ae:	f00d fa17 	bl	800ede0 <__errno>
 80019b2:	4602      	mov	r2, r0
 80019b4:	230c      	movs	r3, #12
 80019b6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80019b8:	f04f 33ff 	mov.w	r3, #4294967295
 80019bc:	e006      	b.n	80019cc <_sbrk+0x48>
	}

	heap_end += incr;
 80019be:	4b05      	ldr	r3, [pc, #20]	; (80019d4 <_sbrk+0x50>)
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4413      	add	r3, r2
 80019c6:	4a03      	ldr	r2, [pc, #12]	; (80019d4 <_sbrk+0x50>)
 80019c8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80019ca:	68fb      	ldr	r3, [r7, #12]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3710      	adds	r7, #16
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	20000534 	.word	0x20000534
 80019d8:	20004a30 	.word	0x20004a30

080019dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80019e0:	4b15      	ldr	r3, [pc, #84]	; (8001a38 <SystemInit+0x5c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a14      	ldr	r2, [pc, #80]	; (8001a38 <SystemInit+0x5c>)
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80019ec:	4b12      	ldr	r3, [pc, #72]	; (8001a38 <SystemInit+0x5c>)
 80019ee:	685a      	ldr	r2, [r3, #4]
 80019f0:	4911      	ldr	r1, [pc, #68]	; (8001a38 <SystemInit+0x5c>)
 80019f2:	4b12      	ldr	r3, [pc, #72]	; (8001a3c <SystemInit+0x60>)
 80019f4:	4013      	ands	r3, r2
 80019f6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80019f8:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <SystemInit+0x5c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a0e      	ldr	r2, [pc, #56]	; (8001a38 <SystemInit+0x5c>)
 80019fe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001a02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a06:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a08:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <SystemInit+0x5c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a0a      	ldr	r2, [pc, #40]	; (8001a38 <SystemInit+0x5c>)
 8001a0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a12:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001a14:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <SystemInit+0x5c>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	4a07      	ldr	r2, [pc, #28]	; (8001a38 <SystemInit+0x5c>)
 8001a1a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001a1e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001a20:	4b05      	ldr	r3, [pc, #20]	; (8001a38 <SystemInit+0x5c>)
 8001a22:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001a26:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001a28:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <SystemInit+0x64>)
 8001a2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a2e:	609a      	str	r2, [r3, #8]
#endif 
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	f8ff0000 	.word	0xf8ff0000
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a4a:	f107 0308 	add.w	r3, r7, #8
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	605a      	str	r2, [r3, #4]
 8001a54:	609a      	str	r2, [r3, #8]
 8001a56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a58:	463b      	mov	r3, r7
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8001a60:	4b1d      	ldr	r3, [pc, #116]	; (8001ad8 <MX_TIM5_Init+0x94>)
 8001a62:	4a1e      	ldr	r2, [pc, #120]	; (8001adc <MX_TIM5_Init+0x98>)
 8001a64:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001a66:	4b1c      	ldr	r3, [pc, #112]	; (8001ad8 <MX_TIM5_Init+0x94>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a6c:	4b1a      	ldr	r3, [pc, #104]	; (8001ad8 <MX_TIM5_Init+0x94>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xe00;
 8001a72:	4b19      	ldr	r3, [pc, #100]	; (8001ad8 <MX_TIM5_Init+0x94>)
 8001a74:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8001a78:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a7a:	4b17      	ldr	r3, [pc, #92]	; (8001ad8 <MX_TIM5_Init+0x94>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a80:	4b15      	ldr	r3, [pc, #84]	; (8001ad8 <MX_TIM5_Init+0x94>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001a86:	4814      	ldr	r0, [pc, #80]	; (8001ad8 <MX_TIM5_Init+0x94>)
 8001a88:	f002 fb1b 	bl	80040c2 <HAL_TIM_Base_Init>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001a92:	f7ff fcb9 	bl	8001408 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a9a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001a9c:	f107 0308 	add.w	r3, r7, #8
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	480d      	ldr	r0, [pc, #52]	; (8001ad8 <MX_TIM5_Init+0x94>)
 8001aa4:	f002 fc63 	bl	800436e <HAL_TIM_ConfigClockSource>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001aae:	f7ff fcab 	bl	8001408 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001aba:	463b      	mov	r3, r7
 8001abc:	4619      	mov	r1, r3
 8001abe:	4806      	ldr	r0, [pc, #24]	; (8001ad8 <MX_TIM5_Init+0x94>)
 8001ac0:	f002 fe40 	bl	8004744 <HAL_TIMEx_MasterConfigSynchronization>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001aca:	f7ff fc9d 	bl	8001408 <Error_Handler>
  }

}
 8001ace:	bf00      	nop
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	20002b88 	.word	0x20002b88
 8001adc:	40000c00 	.word	0x40000c00

08001ae0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a0d      	ldr	r2, [pc, #52]	; (8001b24 <HAL_TIM_Base_MspInit+0x44>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d113      	bne.n	8001b1a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001af2:	4b0d      	ldr	r3, [pc, #52]	; (8001b28 <HAL_TIM_Base_MspInit+0x48>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	4a0c      	ldr	r2, [pc, #48]	; (8001b28 <HAL_TIM_Base_MspInit+0x48>)
 8001af8:	f043 0308 	orr.w	r3, r3, #8
 8001afc:	61d3      	str	r3, [r2, #28]
 8001afe:	4b0a      	ldr	r3, [pc, #40]	; (8001b28 <HAL_TIM_Base_MspInit+0x48>)
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	f003 0308 	and.w	r3, r3, #8
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2105      	movs	r1, #5
 8001b0e:	2032      	movs	r0, #50	; 0x32
 8001b10:	f000 f9a7 	bl	8001e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001b14:	2032      	movs	r0, #50	; 0x32
 8001b16:	f000 f9c0 	bl	8001e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40000c00 	.word	0x40000c00
 8001b28:	40021000 	.word	0x40021000

08001b2c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001b30:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b32:	4a12      	ldr	r2, [pc, #72]	; (8001b7c <MX_USART1_UART_Init+0x50>)
 8001b34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b36:	4b10      	ldr	r3, [pc, #64]	; (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b3e:	4b0e      	ldr	r3, [pc, #56]	; (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b44:	4b0c      	ldr	r3, [pc, #48]	; (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b50:	4b09      	ldr	r3, [pc, #36]	; (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b52:	220c      	movs	r2, #12
 8001b54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b56:	4b08      	ldr	r3, [pc, #32]	; (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b5c:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b62:	4805      	ldr	r0, [pc, #20]	; (8001b78 <MX_USART1_UART_Init+0x4c>)
 8001b64:	f002 fe44 	bl	80047f0 <HAL_UART_Init>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b6e:	f7ff fc4b 	bl	8001408 <Error_Handler>
  }

}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	2000290c 	.word	0x2000290c
 8001b7c:	40013800 	.word	0x40013800

08001b80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b088      	sub	sp, #32
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b88:	f107 0310 	add.w	r3, r7, #16
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
 8001b92:	609a      	str	r2, [r3, #8]
 8001b94:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a1c      	ldr	r2, [pc, #112]	; (8001c0c <HAL_UART_MspInit+0x8c>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d131      	bne.n	8001c04 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	; (8001c10 <HAL_UART_MspInit+0x90>)
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	4a1a      	ldr	r2, [pc, #104]	; (8001c10 <HAL_UART_MspInit+0x90>)
 8001ba6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001baa:	6193      	str	r3, [r2, #24]
 8001bac:	4b18      	ldr	r3, [pc, #96]	; (8001c10 <HAL_UART_MspInit+0x90>)
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb8:	4b15      	ldr	r3, [pc, #84]	; (8001c10 <HAL_UART_MspInit+0x90>)
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	4a14      	ldr	r2, [pc, #80]	; (8001c10 <HAL_UART_MspInit+0x90>)
 8001bbe:	f043 0304 	orr.w	r3, r3, #4
 8001bc2:	6193      	str	r3, [r2, #24]
 8001bc4:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <HAL_UART_MspInit+0x90>)
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	f003 0304 	and.w	r3, r3, #4
 8001bcc:	60bb      	str	r3, [r7, #8]
 8001bce:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = MCU_TX1_Pin;
 8001bd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bd4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MCU_TX1_GPIO_Port, &GPIO_InitStruct);
 8001bde:	f107 0310 	add.w	r3, r7, #16
 8001be2:	4619      	mov	r1, r3
 8001be4:	480b      	ldr	r0, [pc, #44]	; (8001c14 <HAL_UART_MspInit+0x94>)
 8001be6:	f000 f967 	bl	8001eb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MCU_RX1_Pin;
 8001bea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MCU_RX1_GPIO_Port, &GPIO_InitStruct);
 8001bf8:	f107 0310 	add.w	r3, r7, #16
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	4805      	ldr	r0, [pc, #20]	; (8001c14 <HAL_UART_MspInit+0x94>)
 8001c00:	f000 f95a 	bl	8001eb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c04:	bf00      	nop
 8001c06:	3720      	adds	r7, #32
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40013800 	.word	0x40013800
 8001c10:	40021000 	.word	0x40021000
 8001c14:	40010800 	.word	0x40010800

08001c18 <__io_putchar>:

*/

PUTCHAR_PROTOTYPE

{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */

/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
{
    /* 堵塞判断串口是否发送完成 */
    while((USART1->SR & 0X40) == 0);
 8001c20:	bf00      	nop
 8001c22:	4b08      	ldr	r3, [pc, #32]	; (8001c44 <__io_putchar+0x2c>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d0f9      	beq.n	8001c22 <__io_putchar+0xa>

    /* 串口发送完成，将该字符发送 */
    USART1->DR = (uint8_t) ch;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	b2da      	uxtb	r2, r3
 8001c32:	4b04      	ldr	r3, [pc, #16]	; (8001c44 <__io_putchar+0x2c>)
 8001c34:	605a      	str	r2, [r3, #4]

    return ch;
 8001c36:	687b      	ldr	r3, [r7, #4]
}

//HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
//return ch;

}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	40013800 	.word	0x40013800

08001c48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001c48:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001c4a:	e003      	b.n	8001c54 <LoopCopyDataInit>

08001c4c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001c4c:	4b0b      	ldr	r3, [pc, #44]	; (8001c7c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001c4e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001c50:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001c52:	3104      	adds	r1, #4

08001c54 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001c54:	480a      	ldr	r0, [pc, #40]	; (8001c80 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001c56:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001c58:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001c5a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001c5c:	d3f6      	bcc.n	8001c4c <CopyDataInit>
  ldr r2, =_sbss
 8001c5e:	4a0a      	ldr	r2, [pc, #40]	; (8001c88 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001c60:	e002      	b.n	8001c68 <LoopFillZerobss>

08001c62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001c62:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001c64:	f842 3b04 	str.w	r3, [r2], #4

08001c68 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001c68:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001c6a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001c6c:	d3f9      	bcc.n	8001c62 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c6e:	f7ff feb5 	bl	80019dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c72:	f00d f8bb 	bl	800edec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c76:	f7ff fb1f 	bl	80012b8 <main>
  bx lr
 8001c7a:	4770      	bx	lr
  ldr r3, =_sidata
 8001c7c:	0801ff08 	.word	0x0801ff08
  ldr r0, =_sdata
 8001c80:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001c84:	200002b4 	.word	0x200002b4
  ldr r2, =_sbss
 8001c88:	200002b8 	.word	0x200002b8
  ldr r3, = _ebss
 8001c8c:	20004a2c 	.word	0x20004a2c

08001c90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c90:	e7fe      	b.n	8001c90 <ADC1_2_IRQHandler>
	...

08001c94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c98:	4b08      	ldr	r3, [pc, #32]	; (8001cbc <HAL_Init+0x28>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a07      	ldr	r2, [pc, #28]	; (8001cbc <HAL_Init+0x28>)
 8001c9e:	f043 0310 	orr.w	r3, r3, #16
 8001ca2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ca4:	2003      	movs	r0, #3
 8001ca6:	f000 f8d1 	bl	8001e4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001caa:	2000      	movs	r0, #0
 8001cac:	f7ff fd64 	bl	8001778 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cb0:	f7ff fd2a 	bl	8001708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40022000 	.word	0x40022000

08001cc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cc4:	4b05      	ldr	r3, [pc, #20]	; (8001cdc <HAL_IncTick+0x1c>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4b05      	ldr	r3, [pc, #20]	; (8001ce0 <HAL_IncTick+0x20>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4413      	add	r3, r2
 8001cd0:	4a03      	ldr	r2, [pc, #12]	; (8001ce0 <HAL_IncTick+0x20>)
 8001cd2:	6013      	str	r3, [r2, #0]
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr
 8001cdc:	20000008 	.word	0x20000008
 8001ce0:	20002bc8 	.word	0x20002bc8

08001ce4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ce8:	4b02      	ldr	r3, [pc, #8]	; (8001cf4 <HAL_GetTick+0x10>)
 8001cea:	681b      	ldr	r3, [r3, #0]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr
 8001cf4:	20002bc8 	.word	0x20002bc8

08001cf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d08:	4b0c      	ldr	r3, [pc, #48]	; (8001d3c <__NVIC_SetPriorityGrouping+0x44>)
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d0e:	68ba      	ldr	r2, [r7, #8]
 8001d10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d14:	4013      	ands	r3, r2
 8001d16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d2a:	4a04      	ldr	r2, [pc, #16]	; (8001d3c <__NVIC_SetPriorityGrouping+0x44>)
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	60d3      	str	r3, [r2, #12]
}
 8001d30:	bf00      	nop
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bc80      	pop	{r7}
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	e000ed00 	.word	0xe000ed00

08001d40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d44:	4b04      	ldr	r3, [pc, #16]	; (8001d58 <__NVIC_GetPriorityGrouping+0x18>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	0a1b      	lsrs	r3, r3, #8
 8001d4a:	f003 0307 	and.w	r3, r3, #7
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	db0b      	blt.n	8001d86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	f003 021f 	and.w	r2, r3, #31
 8001d74:	4906      	ldr	r1, [pc, #24]	; (8001d90 <__NVIC_EnableIRQ+0x34>)
 8001d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7a:	095b      	lsrs	r3, r3, #5
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bc80      	pop	{r7}
 8001d8e:	4770      	bx	lr
 8001d90:	e000e100 	.word	0xe000e100

08001d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	6039      	str	r1, [r7, #0]
 8001d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	db0a      	blt.n	8001dbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	490c      	ldr	r1, [pc, #48]	; (8001de0 <__NVIC_SetPriority+0x4c>)
 8001dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db2:	0112      	lsls	r2, r2, #4
 8001db4:	b2d2      	uxtb	r2, r2
 8001db6:	440b      	add	r3, r1
 8001db8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dbc:	e00a      	b.n	8001dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	4908      	ldr	r1, [pc, #32]	; (8001de4 <__NVIC_SetPriority+0x50>)
 8001dc4:	79fb      	ldrb	r3, [r7, #7]
 8001dc6:	f003 030f 	and.w	r3, r3, #15
 8001dca:	3b04      	subs	r3, #4
 8001dcc:	0112      	lsls	r2, r2, #4
 8001dce:	b2d2      	uxtb	r2, r2
 8001dd0:	440b      	add	r3, r1
 8001dd2:	761a      	strb	r2, [r3, #24]
}
 8001dd4:	bf00      	nop
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bc80      	pop	{r7}
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	e000e100 	.word	0xe000e100
 8001de4:	e000ed00 	.word	0xe000ed00

08001de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b089      	sub	sp, #36	; 0x24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60f8      	str	r0, [r7, #12]
 8001df0:	60b9      	str	r1, [r7, #8]
 8001df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f003 0307 	and.w	r3, r3, #7
 8001dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dfc:	69fb      	ldr	r3, [r7, #28]
 8001dfe:	f1c3 0307 	rsb	r3, r3, #7
 8001e02:	2b04      	cmp	r3, #4
 8001e04:	bf28      	it	cs
 8001e06:	2304      	movcs	r3, #4
 8001e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	3304      	adds	r3, #4
 8001e0e:	2b06      	cmp	r3, #6
 8001e10:	d902      	bls.n	8001e18 <NVIC_EncodePriority+0x30>
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	3b03      	subs	r3, #3
 8001e16:	e000      	b.n	8001e1a <NVIC_EncodePriority+0x32>
 8001e18:	2300      	movs	r3, #0
 8001e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e20:	69bb      	ldr	r3, [r7, #24]
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43da      	mvns	r2, r3
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	401a      	ands	r2, r3
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e30:	f04f 31ff 	mov.w	r1, #4294967295
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3a:	43d9      	mvns	r1, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e40:	4313      	orrs	r3, r2
         );
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3724      	adds	r7, #36	; 0x24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bc80      	pop	{r7}
 8001e4a:	4770      	bx	lr

08001e4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f7ff ff4f 	bl	8001cf8 <__NVIC_SetPriorityGrouping>
}
 8001e5a:	bf00      	nop
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b086      	sub	sp, #24
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	4603      	mov	r3, r0
 8001e6a:	60b9      	str	r1, [r7, #8]
 8001e6c:	607a      	str	r2, [r7, #4]
 8001e6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e70:	2300      	movs	r3, #0
 8001e72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e74:	f7ff ff64 	bl	8001d40 <__NVIC_GetPriorityGrouping>
 8001e78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	68b9      	ldr	r1, [r7, #8]
 8001e7e:	6978      	ldr	r0, [r7, #20]
 8001e80:	f7ff ffb2 	bl	8001de8 <NVIC_EncodePriority>
 8001e84:	4602      	mov	r2, r0
 8001e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e8a:	4611      	mov	r1, r2
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7ff ff81 	bl	8001d94 <__NVIC_SetPriority>
}
 8001e92:	bf00      	nop
 8001e94:	3718      	adds	r7, #24
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b082      	sub	sp, #8
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff ff57 	bl	8001d5c <__NVIC_EnableIRQ>
}
 8001eae:	bf00      	nop
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
	...

08001eb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b08b      	sub	sp, #44	; 0x2c
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eca:	e133      	b.n	8002134 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ecc:	2201      	movs	r2, #1
 8001ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	69fa      	ldr	r2, [r7, #28]
 8001edc:	4013      	ands	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	f040 8122 	bne.w	800212e <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	2b12      	cmp	r3, #18
 8001ef0:	d034      	beq.n	8001f5c <HAL_GPIO_Init+0xa4>
 8001ef2:	2b12      	cmp	r3, #18
 8001ef4:	d80d      	bhi.n	8001f12 <HAL_GPIO_Init+0x5a>
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d02b      	beq.n	8001f52 <HAL_GPIO_Init+0x9a>
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d804      	bhi.n	8001f08 <HAL_GPIO_Init+0x50>
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d031      	beq.n	8001f66 <HAL_GPIO_Init+0xae>
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d01c      	beq.n	8001f40 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f06:	e048      	b.n	8001f9a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001f08:	2b03      	cmp	r3, #3
 8001f0a:	d043      	beq.n	8001f94 <HAL_GPIO_Init+0xdc>
 8001f0c:	2b11      	cmp	r3, #17
 8001f0e:	d01b      	beq.n	8001f48 <HAL_GPIO_Init+0x90>
          break;
 8001f10:	e043      	b.n	8001f9a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001f12:	4a8f      	ldr	r2, [pc, #572]	; (8002150 <HAL_GPIO_Init+0x298>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d026      	beq.n	8001f66 <HAL_GPIO_Init+0xae>
 8001f18:	4a8d      	ldr	r2, [pc, #564]	; (8002150 <HAL_GPIO_Init+0x298>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d806      	bhi.n	8001f2c <HAL_GPIO_Init+0x74>
 8001f1e:	4a8d      	ldr	r2, [pc, #564]	; (8002154 <HAL_GPIO_Init+0x29c>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d020      	beq.n	8001f66 <HAL_GPIO_Init+0xae>
 8001f24:	4a8c      	ldr	r2, [pc, #560]	; (8002158 <HAL_GPIO_Init+0x2a0>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d01d      	beq.n	8001f66 <HAL_GPIO_Init+0xae>
          break;
 8001f2a:	e036      	b.n	8001f9a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001f2c:	4a8b      	ldr	r2, [pc, #556]	; (800215c <HAL_GPIO_Init+0x2a4>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d019      	beq.n	8001f66 <HAL_GPIO_Init+0xae>
 8001f32:	4a8b      	ldr	r2, [pc, #556]	; (8002160 <HAL_GPIO_Init+0x2a8>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d016      	beq.n	8001f66 <HAL_GPIO_Init+0xae>
 8001f38:	4a8a      	ldr	r2, [pc, #552]	; (8002164 <HAL_GPIO_Init+0x2ac>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d013      	beq.n	8001f66 <HAL_GPIO_Init+0xae>
          break;
 8001f3e:	e02c      	b.n	8001f9a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	623b      	str	r3, [r7, #32]
          break;
 8001f46:	e028      	b.n	8001f9a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	623b      	str	r3, [r7, #32]
          break;
 8001f50:	e023      	b.n	8001f9a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	3308      	adds	r3, #8
 8001f58:	623b      	str	r3, [r7, #32]
          break;
 8001f5a:	e01e      	b.n	8001f9a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	330c      	adds	r3, #12
 8001f62:	623b      	str	r3, [r7, #32]
          break;
 8001f64:	e019      	b.n	8001f9a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d102      	bne.n	8001f74 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f6e:	2304      	movs	r3, #4
 8001f70:	623b      	str	r3, [r7, #32]
          break;
 8001f72:	e012      	b.n	8001f9a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d105      	bne.n	8001f88 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f7c:	2308      	movs	r3, #8
 8001f7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	69fa      	ldr	r2, [r7, #28]
 8001f84:	611a      	str	r2, [r3, #16]
          break;
 8001f86:	e008      	b.n	8001f9a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f88:	2308      	movs	r3, #8
 8001f8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	69fa      	ldr	r2, [r7, #28]
 8001f90:	615a      	str	r2, [r3, #20]
          break;
 8001f92:	e002      	b.n	8001f9a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f94:	2300      	movs	r3, #0
 8001f96:	623b      	str	r3, [r7, #32]
          break;
 8001f98:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	2bff      	cmp	r3, #255	; 0xff
 8001f9e:	d801      	bhi.n	8001fa4 <HAL_GPIO_Init+0xec>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	e001      	b.n	8001fa8 <HAL_GPIO_Init+0xf0>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3304      	adds	r3, #4
 8001fa8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	2bff      	cmp	r3, #255	; 0xff
 8001fae:	d802      	bhi.n	8001fb6 <HAL_GPIO_Init+0xfe>
 8001fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	e002      	b.n	8001fbc <HAL_GPIO_Init+0x104>
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb8:	3b08      	subs	r3, #8
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	210f      	movs	r1, #15
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	401a      	ands	r2, r3
 8001fce:	6a39      	ldr	r1, [r7, #32]
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 80a2 	beq.w	800212e <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fea:	4b5f      	ldr	r3, [pc, #380]	; (8002168 <HAL_GPIO_Init+0x2b0>)
 8001fec:	699b      	ldr	r3, [r3, #24]
 8001fee:	4a5e      	ldr	r2, [pc, #376]	; (8002168 <HAL_GPIO_Init+0x2b0>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	6193      	str	r3, [r2, #24]
 8001ff6:	4b5c      	ldr	r3, [pc, #368]	; (8002168 <HAL_GPIO_Init+0x2b0>)
 8001ff8:	699b      	ldr	r3, [r3, #24]
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	60bb      	str	r3, [r7, #8]
 8002000:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002002:	4a5a      	ldr	r2, [pc, #360]	; (800216c <HAL_GPIO_Init+0x2b4>)
 8002004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002006:	089b      	lsrs	r3, r3, #2
 8002008:	3302      	adds	r3, #2
 800200a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	220f      	movs	r2, #15
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	68fa      	ldr	r2, [r7, #12]
 8002022:	4013      	ands	r3, r2
 8002024:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a51      	ldr	r2, [pc, #324]	; (8002170 <HAL_GPIO_Init+0x2b8>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d01f      	beq.n	800206e <HAL_GPIO_Init+0x1b6>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a50      	ldr	r2, [pc, #320]	; (8002174 <HAL_GPIO_Init+0x2bc>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d019      	beq.n	800206a <HAL_GPIO_Init+0x1b2>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a4f      	ldr	r2, [pc, #316]	; (8002178 <HAL_GPIO_Init+0x2c0>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d013      	beq.n	8002066 <HAL_GPIO_Init+0x1ae>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a4e      	ldr	r2, [pc, #312]	; (800217c <HAL_GPIO_Init+0x2c4>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d00d      	beq.n	8002062 <HAL_GPIO_Init+0x1aa>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a4d      	ldr	r2, [pc, #308]	; (8002180 <HAL_GPIO_Init+0x2c8>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d007      	beq.n	800205e <HAL_GPIO_Init+0x1a6>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a4c      	ldr	r2, [pc, #304]	; (8002184 <HAL_GPIO_Init+0x2cc>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d101      	bne.n	800205a <HAL_GPIO_Init+0x1a2>
 8002056:	2305      	movs	r3, #5
 8002058:	e00a      	b.n	8002070 <HAL_GPIO_Init+0x1b8>
 800205a:	2306      	movs	r3, #6
 800205c:	e008      	b.n	8002070 <HAL_GPIO_Init+0x1b8>
 800205e:	2304      	movs	r3, #4
 8002060:	e006      	b.n	8002070 <HAL_GPIO_Init+0x1b8>
 8002062:	2303      	movs	r3, #3
 8002064:	e004      	b.n	8002070 <HAL_GPIO_Init+0x1b8>
 8002066:	2302      	movs	r3, #2
 8002068:	e002      	b.n	8002070 <HAL_GPIO_Init+0x1b8>
 800206a:	2301      	movs	r3, #1
 800206c:	e000      	b.n	8002070 <HAL_GPIO_Init+0x1b8>
 800206e:	2300      	movs	r3, #0
 8002070:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002072:	f002 0203 	and.w	r2, r2, #3
 8002076:	0092      	lsls	r2, r2, #2
 8002078:	4093      	lsls	r3, r2
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	4313      	orrs	r3, r2
 800207e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002080:	493a      	ldr	r1, [pc, #232]	; (800216c <HAL_GPIO_Init+0x2b4>)
 8002082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002084:	089b      	lsrs	r3, r3, #2
 8002086:	3302      	adds	r3, #2
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d006      	beq.n	80020a8 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800209a:	4b3b      	ldr	r3, [pc, #236]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	493a      	ldr	r1, [pc, #232]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	600b      	str	r3, [r1, #0]
 80020a6:	e006      	b.n	80020b6 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020a8:	4b37      	ldr	r3, [pc, #220]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	69bb      	ldr	r3, [r7, #24]
 80020ae:	43db      	mvns	r3, r3
 80020b0:	4935      	ldr	r1, [pc, #212]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 80020b2:	4013      	ands	r3, r2
 80020b4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d006      	beq.n	80020d0 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020c2:	4b31      	ldr	r3, [pc, #196]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	4930      	ldr	r1, [pc, #192]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	604b      	str	r3, [r1, #4]
 80020ce:	e006      	b.n	80020de <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020d0:	4b2d      	ldr	r3, [pc, #180]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 80020d2:	685a      	ldr	r2, [r3, #4]
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	43db      	mvns	r3, r3
 80020d8:	492b      	ldr	r1, [pc, #172]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 80020da:	4013      	ands	r3, r2
 80020dc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d006      	beq.n	80020f8 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020ea:	4b27      	ldr	r3, [pc, #156]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	4926      	ldr	r1, [pc, #152]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	608b      	str	r3, [r1, #8]
 80020f6:	e006      	b.n	8002106 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020f8:	4b23      	ldr	r3, [pc, #140]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	43db      	mvns	r3, r3
 8002100:	4921      	ldr	r1, [pc, #132]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 8002102:	4013      	ands	r3, r2
 8002104:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d006      	beq.n	8002120 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002112:	4b1d      	ldr	r3, [pc, #116]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 8002114:	68da      	ldr	r2, [r3, #12]
 8002116:	491c      	ldr	r1, [pc, #112]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	4313      	orrs	r3, r2
 800211c:	60cb      	str	r3, [r1, #12]
 800211e:	e006      	b.n	800212e <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002120:	4b19      	ldr	r3, [pc, #100]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	43db      	mvns	r3, r3
 8002128:	4917      	ldr	r1, [pc, #92]	; (8002188 <HAL_GPIO_Init+0x2d0>)
 800212a:	4013      	ands	r3, r2
 800212c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800212e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002130:	3301      	adds	r3, #1
 8002132:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213a:	fa22 f303 	lsr.w	r3, r2, r3
 800213e:	2b00      	cmp	r3, #0
 8002140:	f47f aec4 	bne.w	8001ecc <HAL_GPIO_Init+0x14>
  }
}
 8002144:	bf00      	nop
 8002146:	372c      	adds	r7, #44	; 0x2c
 8002148:	46bd      	mov	sp, r7
 800214a:	bc80      	pop	{r7}
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	10210000 	.word	0x10210000
 8002154:	10110000 	.word	0x10110000
 8002158:	10120000 	.word	0x10120000
 800215c:	10310000 	.word	0x10310000
 8002160:	10320000 	.word	0x10320000
 8002164:	10220000 	.word	0x10220000
 8002168:	40021000 	.word	0x40021000
 800216c:	40010000 	.word	0x40010000
 8002170:	40010800 	.word	0x40010800
 8002174:	40010c00 	.word	0x40010c00
 8002178:	40011000 	.word	0x40011000
 800217c:	40011400 	.word	0x40011400
 8002180:	40011800 	.word	0x40011800
 8002184:	40011c00 	.word	0x40011c00
 8002188:	40010400 	.word	0x40010400

0800218c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	807b      	strh	r3, [r7, #2]
 8002198:	4613      	mov	r3, r2
 800219a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800219c:	787b      	ldrb	r3, [r7, #1]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d003      	beq.n	80021aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021a2:	887a      	ldrh	r2, [r7, #2]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021a8:	e003      	b.n	80021b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021aa:	887b      	ldrh	r3, [r7, #2]
 80021ac:	041a      	lsls	r2, r3, #16
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	611a      	str	r2, [r3, #16]
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr

080021bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e10f      	b.n	80023ee <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d106      	bne.n	80021e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7fe fffc 	bl	80011e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2224      	movs	r2, #36	; 0x24
 80021ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f022 0201 	bic.w	r2, r2, #1
 80021fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002200:	f001 fba8 	bl	8003954 <HAL_RCC_GetPCLK1Freq>
 8002204:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	4a7b      	ldr	r2, [pc, #492]	; (80023f8 <HAL_I2C_Init+0x23c>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d807      	bhi.n	8002220 <HAL_I2C_Init+0x64>
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	4a7a      	ldr	r2, [pc, #488]	; (80023fc <HAL_I2C_Init+0x240>)
 8002214:	4293      	cmp	r3, r2
 8002216:	bf94      	ite	ls
 8002218:	2301      	movls	r3, #1
 800221a:	2300      	movhi	r3, #0
 800221c:	b2db      	uxtb	r3, r3
 800221e:	e006      	b.n	800222e <HAL_I2C_Init+0x72>
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	4a77      	ldr	r2, [pc, #476]	; (8002400 <HAL_I2C_Init+0x244>)
 8002224:	4293      	cmp	r3, r2
 8002226:	bf94      	ite	ls
 8002228:	2301      	movls	r3, #1
 800222a:	2300      	movhi	r3, #0
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e0db      	b.n	80023ee <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	4a72      	ldr	r2, [pc, #456]	; (8002404 <HAL_I2C_Init+0x248>)
 800223a:	fba2 2303 	umull	r2, r3, r2, r3
 800223e:	0c9b      	lsrs	r3, r3, #18
 8002240:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	68ba      	ldr	r2, [r7, #8]
 8002252:	430a      	orrs	r2, r1
 8002254:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6a1b      	ldr	r3, [r3, #32]
 800225c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	4a64      	ldr	r2, [pc, #400]	; (80023f8 <HAL_I2C_Init+0x23c>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d802      	bhi.n	8002270 <HAL_I2C_Init+0xb4>
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	3301      	adds	r3, #1
 800226e:	e009      	b.n	8002284 <HAL_I2C_Init+0xc8>
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002276:	fb02 f303 	mul.w	r3, r2, r3
 800227a:	4a63      	ldr	r2, [pc, #396]	; (8002408 <HAL_I2C_Init+0x24c>)
 800227c:	fba2 2303 	umull	r2, r3, r2, r3
 8002280:	099b      	lsrs	r3, r3, #6
 8002282:	3301      	adds	r3, #1
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	6812      	ldr	r2, [r2, #0]
 8002288:	430b      	orrs	r3, r1
 800228a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002296:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	4956      	ldr	r1, [pc, #344]	; (80023f8 <HAL_I2C_Init+0x23c>)
 80022a0:	428b      	cmp	r3, r1
 80022a2:	d80d      	bhi.n	80022c0 <HAL_I2C_Init+0x104>
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	1e59      	subs	r1, r3, #1
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80022b2:	3301      	adds	r3, #1
 80022b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022b8:	2b04      	cmp	r3, #4
 80022ba:	bf38      	it	cc
 80022bc:	2304      	movcc	r3, #4
 80022be:	e04f      	b.n	8002360 <HAL_I2C_Init+0x1a4>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d111      	bne.n	80022ec <HAL_I2C_Init+0x130>
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	1e58      	subs	r0, r3, #1
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6859      	ldr	r1, [r3, #4]
 80022d0:	460b      	mov	r3, r1
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	440b      	add	r3, r1
 80022d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80022da:	3301      	adds	r3, #1
 80022dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	bf0c      	ite	eq
 80022e4:	2301      	moveq	r3, #1
 80022e6:	2300      	movne	r3, #0
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	e012      	b.n	8002312 <HAL_I2C_Init+0x156>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	1e58      	subs	r0, r3, #1
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6859      	ldr	r1, [r3, #4]
 80022f4:	460b      	mov	r3, r1
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	440b      	add	r3, r1
 80022fa:	0099      	lsls	r1, r3, #2
 80022fc:	440b      	add	r3, r1
 80022fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002302:	3301      	adds	r3, #1
 8002304:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002308:	2b00      	cmp	r3, #0
 800230a:	bf0c      	ite	eq
 800230c:	2301      	moveq	r3, #1
 800230e:	2300      	movne	r3, #0
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <HAL_I2C_Init+0x15e>
 8002316:	2301      	movs	r3, #1
 8002318:	e022      	b.n	8002360 <HAL_I2C_Init+0x1a4>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d10e      	bne.n	8002340 <HAL_I2C_Init+0x184>
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	1e58      	subs	r0, r3, #1
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6859      	ldr	r1, [r3, #4]
 800232a:	460b      	mov	r3, r1
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	440b      	add	r3, r1
 8002330:	fbb0 f3f3 	udiv	r3, r0, r3
 8002334:	3301      	adds	r3, #1
 8002336:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800233a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800233e:	e00f      	b.n	8002360 <HAL_I2C_Init+0x1a4>
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	1e58      	subs	r0, r3, #1
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6859      	ldr	r1, [r3, #4]
 8002348:	460b      	mov	r3, r1
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	440b      	add	r3, r1
 800234e:	0099      	lsls	r1, r3, #2
 8002350:	440b      	add	r3, r1
 8002352:	fbb0 f3f3 	udiv	r3, r0, r3
 8002356:	3301      	adds	r3, #1
 8002358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800235c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	6809      	ldr	r1, [r1, #0]
 8002364:	4313      	orrs	r3, r2
 8002366:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	69da      	ldr	r2, [r3, #28]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	431a      	orrs	r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	430a      	orrs	r2, r1
 8002382:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800238e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	6911      	ldr	r1, [r2, #16]
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	68d2      	ldr	r2, [r2, #12]
 800239a:	4311      	orrs	r1, r2
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	6812      	ldr	r2, [r2, #0]
 80023a0:	430b      	orrs	r3, r1
 80023a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	695a      	ldr	r2, [r3, #20]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	699b      	ldr	r3, [r3, #24]
 80023b6:	431a      	orrs	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	430a      	orrs	r2, r1
 80023be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f042 0201 	orr.w	r2, r2, #1
 80023ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2220      	movs	r2, #32
 80023da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	000186a0 	.word	0x000186a0
 80023fc:	001e847f 	.word	0x001e847f
 8002400:	003d08ff 	.word	0x003d08ff
 8002404:	431bde83 	.word	0x431bde83
 8002408:	10624dd3 	.word	0x10624dd3

0800240c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800240c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800240e:	b08b      	sub	sp, #44	; 0x2c
 8002410:	af06      	add	r7, sp, #24
 8002412:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e0d3      	b.n	80025c6 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d106      	bne.n	8002438 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f00c fa4c 	bl	800e8d0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2203      	movs	r2, #3
 800243c:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4618      	mov	r0, r3
 8002446:	f002 fb22 	bl	8004a8e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	603b      	str	r3, [r7, #0]
 8002450:	687e      	ldr	r6, [r7, #4]
 8002452:	466d      	mov	r5, sp
 8002454:	f106 0410 	add.w	r4, r6, #16
 8002458:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800245a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800245c:	6823      	ldr	r3, [r4, #0]
 800245e:	602b      	str	r3, [r5, #0]
 8002460:	1d33      	adds	r3, r6, #4
 8002462:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002464:	6838      	ldr	r0, [r7, #0]
 8002466:	f002 faeb 	bl	8004a40 <USB_CoreInit>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d005      	beq.n	800247c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2202      	movs	r2, #2
 8002474:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8002478:	2301      	movs	r3, #1
 800247a:	e0a4      	b.n	80025c6 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2100      	movs	r1, #0
 8002482:	4618      	mov	r0, r3
 8002484:	f002 fb1f 	bl	8004ac6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002488:	2300      	movs	r3, #0
 800248a:	73fb      	strb	r3, [r7, #15]
 800248c:	e035      	b.n	80024fa <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800248e:	7bfb      	ldrb	r3, [r7, #15]
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	015b      	lsls	r3, r3, #5
 8002494:	4413      	add	r3, r2
 8002496:	3329      	adds	r3, #41	; 0x29
 8002498:	2201      	movs	r2, #1
 800249a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800249c:	7bfb      	ldrb	r3, [r7, #15]
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	015b      	lsls	r3, r3, #5
 80024a2:	4413      	add	r3, r2
 80024a4:	3328      	adds	r3, #40	; 0x28
 80024a6:	7bfa      	ldrb	r2, [r7, #15]
 80024a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80024aa:	7bfb      	ldrb	r3, [r7, #15]
 80024ac:	7bfa      	ldrb	r2, [r7, #15]
 80024ae:	b291      	uxth	r1, r2
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	015b      	lsls	r3, r3, #5
 80024b4:	4413      	add	r3, r2
 80024b6:	3336      	adds	r3, #54	; 0x36
 80024b8:	460a      	mov	r2, r1
 80024ba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	015b      	lsls	r3, r3, #5
 80024c2:	4413      	add	r3, r2
 80024c4:	332b      	adds	r3, #43	; 0x2b
 80024c6:	2200      	movs	r2, #0
 80024c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80024ca:	7bfb      	ldrb	r3, [r7, #15]
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	015b      	lsls	r3, r3, #5
 80024d0:	4413      	add	r3, r2
 80024d2:	3338      	adds	r3, #56	; 0x38
 80024d4:	2200      	movs	r2, #0
 80024d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80024d8:	7bfb      	ldrb	r3, [r7, #15]
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	015b      	lsls	r3, r3, #5
 80024de:	4413      	add	r3, r2
 80024e0:	333c      	adds	r3, #60	; 0x3c
 80024e2:	2200      	movs	r2, #0
 80024e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80024e6:	7bfb      	ldrb	r3, [r7, #15]
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	3302      	adds	r3, #2
 80024ec:	015b      	lsls	r3, r3, #5
 80024ee:	4413      	add	r3, r2
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024f4:	7bfb      	ldrb	r3, [r7, #15]
 80024f6:	3301      	adds	r3, #1
 80024f8:	73fb      	strb	r3, [r7, #15]
 80024fa:	7bfa      	ldrb	r2, [r7, #15]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	429a      	cmp	r2, r3
 8002502:	d3c4      	bcc.n	800248e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002504:	2300      	movs	r3, #0
 8002506:	73fb      	strb	r3, [r7, #15]
 8002508:	e031      	b.n	800256e <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800250a:	7bfb      	ldrb	r3, [r7, #15]
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	015b      	lsls	r3, r3, #5
 8002510:	4413      	add	r3, r2
 8002512:	f203 1329 	addw	r3, r3, #297	; 0x129
 8002516:	2200      	movs	r2, #0
 8002518:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800251a:	7bfb      	ldrb	r3, [r7, #15]
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	015b      	lsls	r3, r3, #5
 8002520:	4413      	add	r3, r2
 8002522:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002526:	7bfa      	ldrb	r2, [r7, #15]
 8002528:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800252a:	7bfb      	ldrb	r3, [r7, #15]
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	015b      	lsls	r3, r3, #5
 8002530:	4413      	add	r3, r2
 8002532:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8002536:	2200      	movs	r2, #0
 8002538:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800253a:	7bfb      	ldrb	r3, [r7, #15]
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	015b      	lsls	r3, r3, #5
 8002540:	4413      	add	r3, r2
 8002542:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800254a:	7bfb      	ldrb	r3, [r7, #15]
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	015b      	lsls	r3, r3, #5
 8002550:	4413      	add	r3, r2
 8002552:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8002556:	2200      	movs	r2, #0
 8002558:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800255a:	7bfb      	ldrb	r3, [r7, #15]
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	330a      	adds	r3, #10
 8002560:	015b      	lsls	r3, r3, #5
 8002562:	4413      	add	r3, r2
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002568:	7bfb      	ldrb	r3, [r7, #15]
 800256a:	3301      	adds	r3, #1
 800256c:	73fb      	strb	r3, [r7, #15]
 800256e:	7bfa      	ldrb	r2, [r7, #15]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	429a      	cmp	r2, r3
 8002576:	d3c8      	bcc.n	800250a <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	603b      	str	r3, [r7, #0]
 800257e:	687e      	ldr	r6, [r7, #4]
 8002580:	466d      	mov	r5, sp
 8002582:	f106 0410 	add.w	r4, r6, #16
 8002586:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002588:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800258a:	6823      	ldr	r3, [r4, #0]
 800258c:	602b      	str	r3, [r5, #0]
 800258e:	1d33      	adds	r3, r6, #4
 8002590:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002592:	6838      	ldr	r0, [r7, #0]
 8002594:	f002 faa3 	bl	8004ade <USB_DevInit>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d005      	beq.n	80025aa <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2202      	movs	r2, #2
 80025a2:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e00d      	b.n	80025c6 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4618      	mov	r0, r3
 80025c0:	f003 fae1 	bl	8005b86 <USB_DevDisconnect>

  return HAL_OK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3714      	adds	r7, #20
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080025ce <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b082      	sub	sp, #8
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d101      	bne.n	80025e4 <HAL_PCD_Start+0x16>
 80025e0:	2302      	movs	r3, #2
 80025e2:	e016      	b.n	8002612 <HAL_PCD_Start+0x44>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80025ec:	2101      	movs	r1, #1
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f00c fbbf 	bl	800ed72 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f003 faba 	bl	8005b72 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f002 fa2c 	bl	8004a60 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b082      	sub	sp, #8
 800261e:	af00      	add	r7, sp, #0
 8002620:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4618      	mov	r0, r3
 8002628:	f003 fab7 	bl	8005b9a <USB_ReadInterrupts>
 800262c:	4603      	mov	r3, r0
 800262e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002632:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002636:	d102      	bne.n	800263e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f000 fadf 	bl	8002bfc <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4618      	mov	r0, r3
 8002644:	f003 faa9 	bl	8005b9a <USB_ReadInterrupts>
 8002648:	4603      	mov	r3, r0
 800264a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800264e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002652:	d112      	bne.n	800267a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800265c:	b29a      	uxth	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002666:	b292      	uxth	r2, r2
 8002668:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f00c f9ac 	bl	800e9ca <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002672:	2100      	movs	r1, #0
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f000 f8de 	bl	8002836 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4618      	mov	r0, r3
 8002680:	f003 fa8b 	bl	8005b9a <USB_ReadInterrupts>
 8002684:	4603      	mov	r3, r0
 8002686:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800268a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800268e:	d10b      	bne.n	80026a8 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002698:	b29a      	uxth	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80026a2:	b292      	uxth	r2, r2
 80026a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f003 fa74 	bl	8005b9a <USB_ReadInterrupts>
 80026b2:	4603      	mov	r3, r0
 80026b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026bc:	d10b      	bne.n	80026d6 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026d0:	b292      	uxth	r2, r2
 80026d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4618      	mov	r0, r3
 80026dc:	f003 fa5d 	bl	8005b9a <USB_ReadInterrupts>
 80026e0:	4603      	mov	r3, r0
 80026e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026ea:	d126      	bne.n	800273a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80026f4:	b29a      	uxth	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f022 0204 	bic.w	r2, r2, #4
 80026fe:	b292      	uxth	r2, r2
 8002700:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800270c:	b29a      	uxth	r2, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f022 0208 	bic.w	r2, r2, #8
 8002716:	b292      	uxth	r2, r2
 8002718:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f00c f98d 	bl	800ea3c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800272a:	b29a      	uxth	r2, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002734:	b292      	uxth	r2, r2
 8002736:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f003 fa2b 	bl	8005b9a <USB_ReadInterrupts>
 8002744:	4603      	mov	r3, r0
 8002746:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800274a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800274e:	d13d      	bne.n	80027cc <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002758:	b29a      	uxth	r2, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f042 0208 	orr.w	r2, r2, #8
 8002762:	b292      	uxth	r2, r2
 8002764:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002770:	b29a      	uxth	r2, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800277a:	b292      	uxth	r2, r2
 800277c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002788:	b29a      	uxth	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f042 0204 	orr.w	r2, r2, #4
 8002792:	b292      	uxth	r2, r2
 8002794:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4618      	mov	r0, r3
 800279e:	f003 f9fc 	bl	8005b9a <USB_ReadInterrupts>
 80027a2:	4603      	mov	r3, r0
 80027a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027ac:	d10b      	bne.n	80027c6 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80027b6:	b29a      	uxth	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80027c0:	b292      	uxth	r2, r2
 80027c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f00c f91e 	bl	800ea08 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f003 f9e2 	bl	8005b9a <USB_ReadInterrupts>
 80027d6:	4603      	mov	r3, r0
 80027d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027e0:	d10e      	bne.n	8002800 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80027f4:	b292      	uxth	r2, r2
 80027f6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f00c f8d7 	bl	800e9ae <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f003 f9c8 	bl	8005b9a <USB_ReadInterrupts>
 800280a:	4603      	mov	r3, r0
 800280c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002810:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002814:	d10b      	bne.n	800282e <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800281e:	b29a      	uxth	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002828:	b292      	uxth	r2, r2
 800282a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
 800283e:	460b      	mov	r3, r1
 8002840:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002848:	2b01      	cmp	r3, #1
 800284a:	d101      	bne.n	8002850 <HAL_PCD_SetAddress+0x1a>
 800284c:	2302      	movs	r3, #2
 800284e:	e013      	b.n	8002878 <HAL_PCD_SetAddress+0x42>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	78fa      	ldrb	r2, [r7, #3]
 800285c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	78fa      	ldrb	r2, [r7, #3]
 8002866:	4611      	mov	r1, r2
 8002868:	4618      	mov	r0, r3
 800286a:	f003 f96f 	bl	8005b4c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	3708      	adds	r7, #8
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}

08002880 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	4608      	mov	r0, r1
 800288a:	4611      	mov	r1, r2
 800288c:	461a      	mov	r2, r3
 800288e:	4603      	mov	r3, r0
 8002890:	70fb      	strb	r3, [r7, #3]
 8002892:	460b      	mov	r3, r1
 8002894:	803b      	strh	r3, [r7, #0]
 8002896:	4613      	mov	r3, r2
 8002898:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800289a:	2300      	movs	r3, #0
 800289c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800289e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	da0b      	bge.n	80028be <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028a6:	78fb      	ldrb	r3, [r7, #3]
 80028a8:	f003 0307 	and.w	r3, r3, #7
 80028ac:	015b      	lsls	r3, r3, #5
 80028ae:	3328      	adds	r3, #40	; 0x28
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	4413      	add	r3, r2
 80028b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2201      	movs	r2, #1
 80028ba:	705a      	strb	r2, [r3, #1]
 80028bc:	e00b      	b.n	80028d6 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80028be:	78fb      	ldrb	r3, [r7, #3]
 80028c0:	f003 0307 	and.w	r3, r3, #7
 80028c4:	015b      	lsls	r3, r3, #5
 80028c6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	4413      	add	r3, r2
 80028ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80028d6:	78fb      	ldrb	r3, [r7, #3]
 80028d8:	f003 0307 	and.w	r3, r3, #7
 80028dc:	b2da      	uxtb	r2, r3
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80028e2:	883a      	ldrh	r2, [r7, #0]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	78ba      	ldrb	r2, [r7, #2]
 80028ec:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	785b      	ldrb	r3, [r3, #1]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d004      	beq.n	8002900 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002900:	78bb      	ldrb	r3, [r7, #2]
 8002902:	2b02      	cmp	r3, #2
 8002904:	d102      	bne.n	800290c <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002912:	2b01      	cmp	r3, #1
 8002914:	d101      	bne.n	800291a <HAL_PCD_EP_Open+0x9a>
 8002916:	2302      	movs	r3, #2
 8002918:	e00e      	b.n	8002938 <HAL_PCD_EP_Open+0xb8>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2201      	movs	r2, #1
 800291e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	68f9      	ldr	r1, [r7, #12]
 8002928:	4618      	mov	r0, r3
 800292a:	f002 f8fd 	bl	8004b28 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8002936:	7afb      	ldrb	r3, [r7, #11]
}
 8002938:	4618      	mov	r0, r3
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	460b      	mov	r3, r1
 800294a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800294c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002950:	2b00      	cmp	r3, #0
 8002952:	da0b      	bge.n	800296c <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002954:	78fb      	ldrb	r3, [r7, #3]
 8002956:	f003 0307 	and.w	r3, r3, #7
 800295a:	015b      	lsls	r3, r3, #5
 800295c:	3328      	adds	r3, #40	; 0x28
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	4413      	add	r3, r2
 8002962:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2201      	movs	r2, #1
 8002968:	705a      	strb	r2, [r3, #1]
 800296a:	e00b      	b.n	8002984 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800296c:	78fb      	ldrb	r3, [r7, #3]
 800296e:	f003 0307 	and.w	r3, r3, #7
 8002972:	015b      	lsls	r3, r3, #5
 8002974:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	4413      	add	r3, r2
 800297c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002984:	78fb      	ldrb	r3, [r7, #3]
 8002986:	f003 0307 	and.w	r3, r3, #7
 800298a:	b2da      	uxtb	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002996:	2b01      	cmp	r3, #1
 8002998:	d101      	bne.n	800299e <HAL_PCD_EP_Close+0x5e>
 800299a:	2302      	movs	r3, #2
 800299c:	e00e      	b.n	80029bc <HAL_PCD_EP_Close+0x7c>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	68f9      	ldr	r1, [r7, #12]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f002 fba9 	bl	8005104 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b086      	sub	sp, #24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	607a      	str	r2, [r7, #4]
 80029ce:	603b      	str	r3, [r7, #0]
 80029d0:	460b      	mov	r3, r1
 80029d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029d4:	7afb      	ldrb	r3, [r7, #11]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	015b      	lsls	r3, r3, #5
 80029dc:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80029e0:	68fa      	ldr	r2, [r7, #12]
 80029e2:	4413      	add	r3, r2
 80029e4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	683a      	ldr	r2, [r7, #0]
 80029f0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	2200      	movs	r2, #0
 80029f6:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	2200      	movs	r2, #0
 80029fc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80029fe:	7afb      	ldrb	r3, [r7, #11]
 8002a00:	f003 0307 	and.w	r3, r3, #7
 8002a04:	b2da      	uxtb	r2, r3
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002a0a:	7afb      	ldrb	r3, [r7, #11]
 8002a0c:	f003 0307 	and.w	r3, r3, #7
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d106      	bne.n	8002a22 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	6979      	ldr	r1, [r7, #20]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f002 fd08 	bl	8005430 <USB_EPStartXfer>
 8002a20:	e005      	b.n	8002a2e <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6979      	ldr	r1, [r7, #20]
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f002 fd01 	bl	8005430 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3718      	adds	r7, #24
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b086      	sub	sp, #24
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	607a      	str	r2, [r7, #4]
 8002a42:	603b      	str	r3, [r7, #0]
 8002a44:	460b      	mov	r3, r1
 8002a46:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a48:	7afb      	ldrb	r3, [r7, #11]
 8002a4a:	f003 0307 	and.w	r3, r3, #7
 8002a4e:	015b      	lsls	r3, r3, #5
 8002a50:	3328      	adds	r3, #40	; 0x28
 8002a52:	68fa      	ldr	r2, [r7, #12]
 8002a54:	4413      	add	r3, r2
 8002a56:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	2200      	movs	r2, #0
 8002a68:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a70:	7afb      	ldrb	r3, [r7, #11]
 8002a72:	f003 0307 	and.w	r3, r3, #7
 8002a76:	b2da      	uxtb	r2, r3
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002a7c:	7afb      	ldrb	r3, [r7, #11]
 8002a7e:	f003 0307 	and.w	r3, r3, #7
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d106      	bne.n	8002a94 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	6979      	ldr	r1, [r7, #20]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f002 fccf 	bl	8005430 <USB_EPStartXfer>
 8002a92:	e005      	b.n	8002aa0 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6979      	ldr	r1, [r7, #20]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f002 fcc8 	bl	8005430 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3718      	adds	r7, #24
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b084      	sub	sp, #16
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002ab6:	78fb      	ldrb	r3, [r7, #3]
 8002ab8:	f003 0207 	and.w	r2, r3, #7
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d901      	bls.n	8002ac8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e046      	b.n	8002b56 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002ac8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	da0b      	bge.n	8002ae8 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ad0:	78fb      	ldrb	r3, [r7, #3]
 8002ad2:	f003 0307 	and.w	r3, r3, #7
 8002ad6:	015b      	lsls	r3, r3, #5
 8002ad8:	3328      	adds	r3, #40	; 0x28
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	4413      	add	r3, r2
 8002ade:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	705a      	strb	r2, [r3, #1]
 8002ae6:	e009      	b.n	8002afc <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002ae8:	78fb      	ldrb	r3, [r7, #3]
 8002aea:	015b      	lsls	r3, r3, #5
 8002aec:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	4413      	add	r3, r2
 8002af4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2200      	movs	r2, #0
 8002afa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2201      	movs	r2, #1
 8002b00:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b02:	78fb      	ldrb	r3, [r7, #3]
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	b2da      	uxtb	r2, r3
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d101      	bne.n	8002b1c <HAL_PCD_EP_SetStall+0x72>
 8002b18:	2302      	movs	r3, #2
 8002b1a:	e01c      	b.n	8002b56 <HAL_PCD_EP_SetStall+0xac>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68f9      	ldr	r1, [r7, #12]
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f002 ff38 	bl	80059a0 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002b30:	78fb      	ldrb	r3, [r7, #3]
 8002b32:	f003 0307 	and.w	r3, r3, #7
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d108      	bne.n	8002b4c <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8002b44:	4619      	mov	r1, r3
 8002b46:	4610      	mov	r0, r2
 8002b48:	f003 f836 	bl	8005bb8 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b084      	sub	sp, #16
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
 8002b66:	460b      	mov	r3, r1
 8002b68:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002b6a:	78fb      	ldrb	r3, [r7, #3]
 8002b6c:	f003 020f 	and.w	r2, r3, #15
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d901      	bls.n	8002b7c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e03a      	b.n	8002bf2 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002b7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	da0b      	bge.n	8002b9c <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b84:	78fb      	ldrb	r3, [r7, #3]
 8002b86:	f003 0307 	and.w	r3, r3, #7
 8002b8a:	015b      	lsls	r3, r3, #5
 8002b8c:	3328      	adds	r3, #40	; 0x28
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	4413      	add	r3, r2
 8002b92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2201      	movs	r2, #1
 8002b98:	705a      	strb	r2, [r3, #1]
 8002b9a:	e00b      	b.n	8002bb4 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b9c:	78fb      	ldrb	r3, [r7, #3]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	015b      	lsls	r3, r3, #5
 8002ba4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	4413      	add	r3, r2
 8002bac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002bba:	78fb      	ldrb	r3, [r7, #3]
 8002bbc:	f003 0307 	and.w	r3, r3, #7
 8002bc0:	b2da      	uxtb	r2, r3
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d101      	bne.n	8002bd4 <HAL_PCD_EP_ClrStall+0x76>
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	e00e      	b.n	8002bf2 <HAL_PCD_EP_ClrStall+0x94>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68f9      	ldr	r1, [r7, #12]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f002 ff1e 	bl	8005a24 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002bfc:	b590      	push	{r4, r7, lr}
 8002bfe:	b089      	sub	sp, #36	; 0x24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002c04:	e282      	b.n	800310c <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002c0e:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002c10:	8afb      	ldrh	r3, [r7, #22]
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	f003 030f 	and.w	r3, r3, #15
 8002c18:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8002c1a:	7d7b      	ldrb	r3, [r7, #21]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	f040 8142 	bne.w	8002ea6 <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002c22:	8afb      	ldrh	r3, [r7, #22]
 8002c24:	f003 0310 	and.w	r3, r3, #16
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d151      	bne.n	8002cd0 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002c38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c3c:	b29c      	uxth	r4, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8002c46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	3328      	adds	r3, #40	; 0x28
 8002c52:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	461a      	mov	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	00db      	lsls	r3, r3, #3
 8002c66:	4413      	add	r3, r2
 8002c68:	3302      	adds	r3, #2
 8002c6a:	005b      	lsls	r3, r3, #1
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	6812      	ldr	r2, [r2, #0]
 8002c70:	4413      	add	r3, r2
 8002c72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002c76:	881b      	ldrh	r3, [r3, #0]
 8002c78:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	695a      	ldr	r2, [r3, #20]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	69db      	ldr	r3, [r3, #28]
 8002c88:	441a      	add	r2, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002c8e:	2100      	movs	r1, #0
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f00b fe75 	bl	800e980 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	f000 8234 	beq.w	800310c <PCD_EP_ISR_Handler+0x510>
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f040 822f 	bne.w	800310c <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002cba:	b2da      	uxtb	r2, r3
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	b292      	uxth	r2, r2
 8002cc2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002cce:	e21d      	b.n	800310c <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002cd6:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	881b      	ldrh	r3, [r3, #0]
 8002cde:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002ce0:	8a7b      	ldrh	r3, [r7, #18]
 8002ce2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d033      	beq.n	8002d52 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	00db      	lsls	r3, r3, #3
 8002cfc:	4413      	add	r3, r2
 8002cfe:	3306      	adds	r3, #6
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	6812      	ldr	r2, [r2, #0]
 8002d06:	4413      	add	r3, r2
 8002d08:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d0c:	881b      	ldrh	r3, [r3, #0]
 8002d0e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6818      	ldr	r0, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002d28:	b29b      	uxth	r3, r3
 8002d2a:	f002 ff94 	bl	8005c56 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	881b      	ldrh	r3, [r3, #0]
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	b29c      	uxth	r4, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002d46:	b292      	uxth	r2, r2
 8002d48:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f00b fdee 	bl	800e92c <HAL_PCD_SetupStageCallback>
 8002d50:	e1dc      	b.n	800310c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002d52:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	f280 81d8 	bge.w	800310c <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	881b      	ldrh	r3, [r3, #0]
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002d68:	4013      	ands	r3, r2
 8002d6a:	b29c      	uxth	r4, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002d74:	b292      	uxth	r2, r2
 8002d76:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	461a      	mov	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	00db      	lsls	r3, r3, #3
 8002d8a:	4413      	add	r3, r2
 8002d8c:	3306      	adds	r3, #6
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	6812      	ldr	r2, [r2, #0]
 8002d94:	4413      	add	r3, r2
 8002d96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d9a:	881b      	ldrh	r3, [r3, #0]
 8002d9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	69db      	ldr	r3, [r3, #28]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d019      	beq.n	8002de0 <PCD_EP_ISR_Handler+0x1e4>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	695b      	ldr	r3, [r3, #20]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d015      	beq.n	8002de0 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6818      	ldr	r0, [r3, #0]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6959      	ldr	r1, [r3, #20]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	f002 ff46 	bl	8005c56 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	695a      	ldr	r2, [r3, #20]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	441a      	add	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002dd8:	2100      	movs	r1, #0
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f00b fdb8 	bl	800e950 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	461c      	mov	r4, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	441c      	add	r4, r3
 8002df2:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8002df6:	461c      	mov	r4, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d10e      	bne.n	8002e1e <PCD_EP_ISR_Handler+0x222>
 8002e00:	8823      	ldrh	r3, [r4, #0]
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	8023      	strh	r3, [r4, #0]
 8002e0c:	8823      	ldrh	r3, [r4, #0]
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	8023      	strh	r3, [r4, #0]
 8002e1c:	e02d      	b.n	8002e7a <PCD_EP_ISR_Handler+0x27e>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	2b3e      	cmp	r3, #62	; 0x3e
 8002e24:	d812      	bhi.n	8002e4c <PCD_EP_ISR_Handler+0x250>
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	085b      	lsrs	r3, r3, #1
 8002e2c:	61bb      	str	r3, [r7, #24]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	f003 0301 	and.w	r3, r3, #1
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d002      	beq.n	8002e40 <PCD_EP_ISR_Handler+0x244>
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	61bb      	str	r3, [r7, #24]
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	029b      	lsls	r3, r3, #10
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	8023      	strh	r3, [r4, #0]
 8002e4a:	e016      	b.n	8002e7a <PCD_EP_ISR_Handler+0x27e>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	095b      	lsrs	r3, r3, #5
 8002e52:	61bb      	str	r3, [r7, #24]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	f003 031f 	and.w	r3, r3, #31
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d102      	bne.n	8002e66 <PCD_EP_ISR_Handler+0x26a>
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	3b01      	subs	r3, #1
 8002e64:	61bb      	str	r3, [r7, #24]
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	029b      	lsls	r3, r3, #10
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	881b      	ldrh	r3, [r3, #0]
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e8a:	b29c      	uxth	r4, r3
 8002e8c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8002e90:	b29c      	uxth	r4, r3
 8002e92:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8002e96:	b29c      	uxth	r4, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	4ba2      	ldr	r3, [pc, #648]	; (8003128 <PCD_EP_ISR_Handler+0x52c>)
 8002e9e:	4323      	orrs	r3, r4
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	8013      	strh	r3, [r2, #0]
 8002ea4:	e132      	b.n	800310c <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	461a      	mov	r2, r3
 8002eac:	7d7b      	ldrb	r3, [r7, #21]
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	4413      	add	r3, r2
 8002eb2:	881b      	ldrh	r3, [r3, #0]
 8002eb4:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002eb6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f280 80d1 	bge.w	8003062 <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	7d7b      	ldrb	r3, [r7, #21]
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	4413      	add	r3, r2
 8002ecc:	881b      	ldrh	r3, [r3, #0]
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	b29c      	uxth	r4, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	461a      	mov	r2, r3
 8002ede:	7d7b      	ldrb	r3, [r7, #21]
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8002ee8:	b292      	uxth	r2, r2
 8002eea:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002eec:	7d7b      	ldrb	r3, [r7, #21]
 8002eee:	015b      	lsls	r3, r3, #5
 8002ef0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	4413      	add	r3, r2
 8002ef8:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	7b1b      	ldrb	r3, [r3, #12]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d121      	bne.n	8002f46 <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	4413      	add	r3, r2
 8002f16:	3306      	adds	r3, #6
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	687a      	ldr	r2, [r7, #4]
 8002f1c:	6812      	ldr	r2, [r2, #0]
 8002f1e:	4413      	add	r3, r2
 8002f20:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f24:	881b      	ldrh	r3, [r3, #0]
 8002f26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f2a:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8002f2c:	8bfb      	ldrh	r3, [r7, #30]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d072      	beq.n	8003018 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6818      	ldr	r0, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	6959      	ldr	r1, [r3, #20]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	88da      	ldrh	r2, [r3, #6]
 8002f3e:	8bfb      	ldrh	r3, [r7, #30]
 8002f40:	f002 fe89 	bl	8005c56 <USB_ReadPMA>
 8002f44:	e068      	b.n	8003018 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	881b      	ldrh	r3, [r3, #0]
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d021      	beq.n	8002fa4 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f68:	b29b      	uxth	r3, r3
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	00db      	lsls	r3, r3, #3
 8002f72:	4413      	add	r3, r2
 8002f74:	3302      	adds	r3, #2
 8002f76:	005b      	lsls	r3, r3, #1
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6812      	ldr	r2, [r2, #0]
 8002f7c:	4413      	add	r3, r2
 8002f7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f82:	881b      	ldrh	r3, [r3, #0]
 8002f84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f88:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002f8a:	8bfb      	ldrh	r3, [r7, #30]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d02a      	beq.n	8002fe6 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6818      	ldr	r0, [r3, #0]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6959      	ldr	r1, [r3, #20]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	891a      	ldrh	r2, [r3, #8]
 8002f9c:	8bfb      	ldrh	r3, [r7, #30]
 8002f9e:	f002 fe5a 	bl	8005c56 <USB_ReadPMA>
 8002fa2:	e020      	b.n	8002fe6 <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	461a      	mov	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	00db      	lsls	r3, r3, #3
 8002fb6:	4413      	add	r3, r2
 8002fb8:	3306      	adds	r3, #6
 8002fba:	005b      	lsls	r3, r3, #1
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6812      	ldr	r2, [r2, #0]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002fc6:	881b      	ldrh	r3, [r3, #0]
 8002fc8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fcc:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8002fce:	8bfb      	ldrh	r3, [r7, #30]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6818      	ldr	r0, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6959      	ldr	r1, [r3, #20]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	895a      	ldrh	r2, [r3, #10]
 8002fe0:	8bfb      	ldrh	r3, [r7, #30]
 8002fe2:	f002 fe38 	bl	8005c56 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	461a      	mov	r2, r3
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	4413      	add	r3, r2
 8002ff4:	881b      	ldrh	r3, [r3, #0]
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ffc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003000:	b29c      	uxth	r4, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	461a      	mov	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	441a      	add	r2, r3
 8003010:	4b46      	ldr	r3, [pc, #280]	; (800312c <PCD_EP_ISR_Handler+0x530>)
 8003012:	4323      	orrs	r3, r4
 8003014:	b29b      	uxth	r3, r3
 8003016:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	69da      	ldr	r2, [r3, #28]
 800301c:	8bfb      	ldrh	r3, [r7, #30]
 800301e:	441a      	add	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	695a      	ldr	r2, [r3, #20]
 8003028:	8bfb      	ldrh	r3, [r7, #30]
 800302a:	441a      	add	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	699b      	ldr	r3, [r3, #24]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d004      	beq.n	8003042 <PCD_EP_ISR_Handler+0x446>
 8003038:	8bfa      	ldrh	r2, [r7, #30]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	429a      	cmp	r2, r3
 8003040:	d206      	bcs.n	8003050 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	4619      	mov	r1, r3
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f00b fc81 	bl	800e950 <HAL_PCD_DataOutStageCallback>
 800304e:	e008      	b.n	8003062 <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	7819      	ldrb	r1, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	695a      	ldr	r2, [r3, #20]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f7ff fcb1 	bl	80029c4 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003062:	8a7b      	ldrh	r3, [r7, #18]
 8003064:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003068:	2b00      	cmp	r3, #0
 800306a:	d04f      	beq.n	800310c <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 800306c:	7d7b      	ldrb	r3, [r7, #21]
 800306e:	015b      	lsls	r3, r3, #5
 8003070:	3328      	adds	r3, #40	; 0x28
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	4413      	add	r3, r2
 8003076:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	461a      	mov	r2, r3
 800307e:	7d7b      	ldrb	r3, [r7, #21]
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	4413      	add	r3, r2
 8003084:	881b      	ldrh	r3, [r3, #0]
 8003086:	b29b      	uxth	r3, r3
 8003088:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800308c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003090:	b29c      	uxth	r4, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	461a      	mov	r2, r3
 8003098:	7d7b      	ldrb	r3, [r7, #21]
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	441a      	add	r2, r3
 800309e:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80030a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030b2:	b29b      	uxth	r3, r3
 80030b4:	461a      	mov	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	00db      	lsls	r3, r3, #3
 80030bc:	4413      	add	r3, r2
 80030be:	3302      	adds	r3, #2
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	6812      	ldr	r2, [r2, #0]
 80030c6:	4413      	add	r3, r2
 80030c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030cc:	881b      	ldrh	r3, [r3, #0]
 80030ce:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	695a      	ldr	r2, [r3, #20]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	441a      	add	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d106      	bne.n	80030fa <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	4619      	mov	r1, r3
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f00b fc44 	bl	800e980 <HAL_PCD_DataInStageCallback>
 80030f8:	e008      	b.n	800310c <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	7819      	ldrb	r1, [r3, #0]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	695a      	ldr	r2, [r3, #20]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7ff fc96 	bl	8002a38 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003114:	b29b      	uxth	r3, r3
 8003116:	b21b      	sxth	r3, r3
 8003118:	2b00      	cmp	r3, #0
 800311a:	f6ff ad74 	blt.w	8002c06 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	3724      	adds	r7, #36	; 0x24
 8003124:	46bd      	mov	sp, r7
 8003126:	bd90      	pop	{r4, r7, pc}
 8003128:	ffff8080 	.word	0xffff8080
 800312c:	ffff80c0 	.word	0xffff80c0

08003130 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	607b      	str	r3, [r7, #4]
 800313a:	460b      	mov	r3, r1
 800313c:	817b      	strh	r3, [r7, #10]
 800313e:	4613      	mov	r3, r2
 8003140:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003142:	897b      	ldrh	r3, [r7, #10]
 8003144:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003148:	b29b      	uxth	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d008      	beq.n	8003160 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800314e:	897b      	ldrh	r3, [r7, #10]
 8003150:	f003 0307 	and.w	r3, r3, #7
 8003154:	015b      	lsls	r3, r3, #5
 8003156:	3328      	adds	r3, #40	; 0x28
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	4413      	add	r3, r2
 800315c:	617b      	str	r3, [r7, #20]
 800315e:	e006      	b.n	800316e <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003160:	897b      	ldrh	r3, [r7, #10]
 8003162:	015b      	lsls	r3, r3, #5
 8003164:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8003168:	68fa      	ldr	r2, [r7, #12]
 800316a:	4413      	add	r3, r2
 800316c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800316e:	893b      	ldrh	r3, [r7, #8]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d107      	bne.n	8003184 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	2200      	movs	r2, #0
 8003178:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	b29a      	uxth	r2, r3
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	80da      	strh	r2, [r3, #6]
 8003182:	e00b      	b.n	800319c <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	2201      	movs	r2, #1
 8003188:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	b29a      	uxth	r2, r3
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	0c1b      	lsrs	r3, r3, #16
 8003196:	b29a      	uxth	r2, r3
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	371c      	adds	r7, #28
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bc80      	pop	{r7}
 80031a6:	4770      	bx	lr

080031a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d101      	bne.n	80031ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e26c      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0301 	and.w	r3, r3, #1
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 8087 	beq.w	80032d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031c8:	4b92      	ldr	r3, [pc, #584]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f003 030c 	and.w	r3, r3, #12
 80031d0:	2b04      	cmp	r3, #4
 80031d2:	d00c      	beq.n	80031ee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80031d4:	4b8f      	ldr	r3, [pc, #572]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f003 030c 	and.w	r3, r3, #12
 80031dc:	2b08      	cmp	r3, #8
 80031de:	d112      	bne.n	8003206 <HAL_RCC_OscConfig+0x5e>
 80031e0:	4b8c      	ldr	r3, [pc, #560]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031ec:	d10b      	bne.n	8003206 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ee:	4b89      	ldr	r3, [pc, #548]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d06c      	beq.n	80032d4 <HAL_RCC_OscConfig+0x12c>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d168      	bne.n	80032d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e246      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800320e:	d106      	bne.n	800321e <HAL_RCC_OscConfig+0x76>
 8003210:	4b80      	ldr	r3, [pc, #512]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a7f      	ldr	r2, [pc, #508]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003216:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800321a:	6013      	str	r3, [r2, #0]
 800321c:	e02e      	b.n	800327c <HAL_RCC_OscConfig+0xd4>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d10c      	bne.n	8003240 <HAL_RCC_OscConfig+0x98>
 8003226:	4b7b      	ldr	r3, [pc, #492]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a7a      	ldr	r2, [pc, #488]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 800322c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003230:	6013      	str	r3, [r2, #0]
 8003232:	4b78      	ldr	r3, [pc, #480]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a77      	ldr	r2, [pc, #476]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003238:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800323c:	6013      	str	r3, [r2, #0]
 800323e:	e01d      	b.n	800327c <HAL_RCC_OscConfig+0xd4>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003248:	d10c      	bne.n	8003264 <HAL_RCC_OscConfig+0xbc>
 800324a:	4b72      	ldr	r3, [pc, #456]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a71      	ldr	r2, [pc, #452]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003250:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003254:	6013      	str	r3, [r2, #0]
 8003256:	4b6f      	ldr	r3, [pc, #444]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a6e      	ldr	r2, [pc, #440]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 800325c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003260:	6013      	str	r3, [r2, #0]
 8003262:	e00b      	b.n	800327c <HAL_RCC_OscConfig+0xd4>
 8003264:	4b6b      	ldr	r3, [pc, #428]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a6a      	ldr	r2, [pc, #424]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 800326a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800326e:	6013      	str	r3, [r2, #0]
 8003270:	4b68      	ldr	r3, [pc, #416]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a67      	ldr	r2, [pc, #412]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003276:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800327a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d013      	beq.n	80032ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003284:	f7fe fd2e 	bl	8001ce4 <HAL_GetTick>
 8003288:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800328c:	f7fe fd2a 	bl	8001ce4 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b64      	cmp	r3, #100	; 0x64
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e1fa      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800329e:	4b5d      	ldr	r3, [pc, #372]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d0f0      	beq.n	800328c <HAL_RCC_OscConfig+0xe4>
 80032aa:	e014      	b.n	80032d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ac:	f7fe fd1a 	bl	8001ce4 <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032b2:	e008      	b.n	80032c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032b4:	f7fe fd16 	bl	8001ce4 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b64      	cmp	r3, #100	; 0x64
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e1e6      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032c6:	4b53      	ldr	r3, [pc, #332]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d1f0      	bne.n	80032b4 <HAL_RCC_OscConfig+0x10c>
 80032d2:	e000      	b.n	80032d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d063      	beq.n	80033aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032e2:	4b4c      	ldr	r3, [pc, #304]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f003 030c 	and.w	r3, r3, #12
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00b      	beq.n	8003306 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80032ee:	4b49      	ldr	r3, [pc, #292]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f003 030c 	and.w	r3, r3, #12
 80032f6:	2b08      	cmp	r3, #8
 80032f8:	d11c      	bne.n	8003334 <HAL_RCC_OscConfig+0x18c>
 80032fa:	4b46      	ldr	r3, [pc, #280]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d116      	bne.n	8003334 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003306:	4b43      	ldr	r3, [pc, #268]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d005      	beq.n	800331e <HAL_RCC_OscConfig+0x176>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	691b      	ldr	r3, [r3, #16]
 8003316:	2b01      	cmp	r3, #1
 8003318:	d001      	beq.n	800331e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e1ba      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800331e:	4b3d      	ldr	r3, [pc, #244]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	00db      	lsls	r3, r3, #3
 800332c:	4939      	ldr	r1, [pc, #228]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 800332e:	4313      	orrs	r3, r2
 8003330:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003332:	e03a      	b.n	80033aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	691b      	ldr	r3, [r3, #16]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d020      	beq.n	800337e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800333c:	4b36      	ldr	r3, [pc, #216]	; (8003418 <HAL_RCC_OscConfig+0x270>)
 800333e:	2201      	movs	r2, #1
 8003340:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003342:	f7fe fccf 	bl	8001ce4 <HAL_GetTick>
 8003346:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003348:	e008      	b.n	800335c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800334a:	f7fe fccb 	bl	8001ce4 <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	2b02      	cmp	r3, #2
 8003356:	d901      	bls.n	800335c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e19b      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800335c:	4b2d      	ldr	r3, [pc, #180]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d0f0      	beq.n	800334a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003368:	4b2a      	ldr	r3, [pc, #168]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	695b      	ldr	r3, [r3, #20]
 8003374:	00db      	lsls	r3, r3, #3
 8003376:	4927      	ldr	r1, [pc, #156]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 8003378:	4313      	orrs	r3, r2
 800337a:	600b      	str	r3, [r1, #0]
 800337c:	e015      	b.n	80033aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800337e:	4b26      	ldr	r3, [pc, #152]	; (8003418 <HAL_RCC_OscConfig+0x270>)
 8003380:	2200      	movs	r2, #0
 8003382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003384:	f7fe fcae 	bl	8001ce4 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800338a:	e008      	b.n	800339e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800338c:	f7fe fcaa 	bl	8001ce4 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2b02      	cmp	r3, #2
 8003398:	d901      	bls.n	800339e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e17a      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800339e:	4b1d      	ldr	r3, [pc, #116]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1f0      	bne.n	800338c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0308 	and.w	r3, r3, #8
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d03a      	beq.n	800342c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d019      	beq.n	80033f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033be:	4b17      	ldr	r3, [pc, #92]	; (800341c <HAL_RCC_OscConfig+0x274>)
 80033c0:	2201      	movs	r2, #1
 80033c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033c4:	f7fe fc8e 	bl	8001ce4 <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033ca:	e008      	b.n	80033de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033cc:	f7fe fc8a 	bl	8001ce4 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e15a      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033de:	4b0d      	ldr	r3, [pc, #52]	; (8003414 <HAL_RCC_OscConfig+0x26c>)
 80033e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d0f0      	beq.n	80033cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80033ea:	2001      	movs	r0, #1
 80033ec:	f000 fb0a 	bl	8003a04 <RCC_Delay>
 80033f0:	e01c      	b.n	800342c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033f2:	4b0a      	ldr	r3, [pc, #40]	; (800341c <HAL_RCC_OscConfig+0x274>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033f8:	f7fe fc74 	bl	8001ce4 <HAL_GetTick>
 80033fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033fe:	e00f      	b.n	8003420 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003400:	f7fe fc70 	bl	8001ce4 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	2b02      	cmp	r3, #2
 800340c:	d908      	bls.n	8003420 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e140      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
 8003412:	bf00      	nop
 8003414:	40021000 	.word	0x40021000
 8003418:	42420000 	.word	0x42420000
 800341c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003420:	4b9e      	ldr	r3, [pc, #632]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 8003422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1e9      	bne.n	8003400 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0304 	and.w	r3, r3, #4
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 80a6 	beq.w	8003586 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800343a:	2300      	movs	r3, #0
 800343c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800343e:	4b97      	ldr	r3, [pc, #604]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 8003440:	69db      	ldr	r3, [r3, #28]
 8003442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d10d      	bne.n	8003466 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800344a:	4b94      	ldr	r3, [pc, #592]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 800344c:	69db      	ldr	r3, [r3, #28]
 800344e:	4a93      	ldr	r2, [pc, #588]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 8003450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003454:	61d3      	str	r3, [r2, #28]
 8003456:	4b91      	ldr	r3, [pc, #580]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 8003458:	69db      	ldr	r3, [r3, #28]
 800345a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800345e:	60bb      	str	r3, [r7, #8]
 8003460:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003462:	2301      	movs	r3, #1
 8003464:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003466:	4b8e      	ldr	r3, [pc, #568]	; (80036a0 <HAL_RCC_OscConfig+0x4f8>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800346e:	2b00      	cmp	r3, #0
 8003470:	d118      	bne.n	80034a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003472:	4b8b      	ldr	r3, [pc, #556]	; (80036a0 <HAL_RCC_OscConfig+0x4f8>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a8a      	ldr	r2, [pc, #552]	; (80036a0 <HAL_RCC_OscConfig+0x4f8>)
 8003478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800347c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800347e:	f7fe fc31 	bl	8001ce4 <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003484:	e008      	b.n	8003498 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003486:	f7fe fc2d 	bl	8001ce4 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b64      	cmp	r3, #100	; 0x64
 8003492:	d901      	bls.n	8003498 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e0fd      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003498:	4b81      	ldr	r3, [pc, #516]	; (80036a0 <HAL_RCC_OscConfig+0x4f8>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d0f0      	beq.n	8003486 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d106      	bne.n	80034ba <HAL_RCC_OscConfig+0x312>
 80034ac:	4b7b      	ldr	r3, [pc, #492]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	4a7a      	ldr	r2, [pc, #488]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80034b2:	f043 0301 	orr.w	r3, r3, #1
 80034b6:	6213      	str	r3, [r2, #32]
 80034b8:	e02d      	b.n	8003516 <HAL_RCC_OscConfig+0x36e>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10c      	bne.n	80034dc <HAL_RCC_OscConfig+0x334>
 80034c2:	4b76      	ldr	r3, [pc, #472]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80034c4:	6a1b      	ldr	r3, [r3, #32]
 80034c6:	4a75      	ldr	r2, [pc, #468]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80034c8:	f023 0301 	bic.w	r3, r3, #1
 80034cc:	6213      	str	r3, [r2, #32]
 80034ce:	4b73      	ldr	r3, [pc, #460]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	4a72      	ldr	r2, [pc, #456]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80034d4:	f023 0304 	bic.w	r3, r3, #4
 80034d8:	6213      	str	r3, [r2, #32]
 80034da:	e01c      	b.n	8003516 <HAL_RCC_OscConfig+0x36e>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	2b05      	cmp	r3, #5
 80034e2:	d10c      	bne.n	80034fe <HAL_RCC_OscConfig+0x356>
 80034e4:	4b6d      	ldr	r3, [pc, #436]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80034e6:	6a1b      	ldr	r3, [r3, #32]
 80034e8:	4a6c      	ldr	r2, [pc, #432]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80034ea:	f043 0304 	orr.w	r3, r3, #4
 80034ee:	6213      	str	r3, [r2, #32]
 80034f0:	4b6a      	ldr	r3, [pc, #424]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80034f2:	6a1b      	ldr	r3, [r3, #32]
 80034f4:	4a69      	ldr	r2, [pc, #420]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80034f6:	f043 0301 	orr.w	r3, r3, #1
 80034fa:	6213      	str	r3, [r2, #32]
 80034fc:	e00b      	b.n	8003516 <HAL_RCC_OscConfig+0x36e>
 80034fe:	4b67      	ldr	r3, [pc, #412]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	4a66      	ldr	r2, [pc, #408]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 8003504:	f023 0301 	bic.w	r3, r3, #1
 8003508:	6213      	str	r3, [r2, #32]
 800350a:	4b64      	ldr	r3, [pc, #400]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 800350c:	6a1b      	ldr	r3, [r3, #32]
 800350e:	4a63      	ldr	r2, [pc, #396]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 8003510:	f023 0304 	bic.w	r3, r3, #4
 8003514:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d015      	beq.n	800354a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800351e:	f7fe fbe1 	bl	8001ce4 <HAL_GetTick>
 8003522:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003524:	e00a      	b.n	800353c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003526:	f7fe fbdd 	bl	8001ce4 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	f241 3288 	movw	r2, #5000	; 0x1388
 8003534:	4293      	cmp	r3, r2
 8003536:	d901      	bls.n	800353c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e0ab      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800353c:	4b57      	ldr	r3, [pc, #348]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 800353e:	6a1b      	ldr	r3, [r3, #32]
 8003540:	f003 0302 	and.w	r3, r3, #2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d0ee      	beq.n	8003526 <HAL_RCC_OscConfig+0x37e>
 8003548:	e014      	b.n	8003574 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800354a:	f7fe fbcb 	bl	8001ce4 <HAL_GetTick>
 800354e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003550:	e00a      	b.n	8003568 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003552:	f7fe fbc7 	bl	8001ce4 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003560:	4293      	cmp	r3, r2
 8003562:	d901      	bls.n	8003568 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	e095      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003568:	4b4c      	ldr	r3, [pc, #304]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	f003 0302 	and.w	r3, r3, #2
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1ee      	bne.n	8003552 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003574:	7dfb      	ldrb	r3, [r7, #23]
 8003576:	2b01      	cmp	r3, #1
 8003578:	d105      	bne.n	8003586 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800357a:	4b48      	ldr	r3, [pc, #288]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 800357c:	69db      	ldr	r3, [r3, #28]
 800357e:	4a47      	ldr	r2, [pc, #284]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 8003580:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003584:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69db      	ldr	r3, [r3, #28]
 800358a:	2b00      	cmp	r3, #0
 800358c:	f000 8081 	beq.w	8003692 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003590:	4b42      	ldr	r3, [pc, #264]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f003 030c 	and.w	r3, r3, #12
 8003598:	2b08      	cmp	r3, #8
 800359a:	d061      	beq.n	8003660 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	69db      	ldr	r3, [r3, #28]
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d146      	bne.n	8003632 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035a4:	4b3f      	ldr	r3, [pc, #252]	; (80036a4 <HAL_RCC_OscConfig+0x4fc>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035aa:	f7fe fb9b 	bl	8001ce4 <HAL_GetTick>
 80035ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035b2:	f7fe fb97 	bl	8001ce4 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e067      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035c4:	4b35      	ldr	r3, [pc, #212]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d1f0      	bne.n	80035b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a1b      	ldr	r3, [r3, #32]
 80035d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035d8:	d108      	bne.n	80035ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80035da:	4b30      	ldr	r3, [pc, #192]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	492d      	ldr	r1, [pc, #180]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035ec:	4b2b      	ldr	r3, [pc, #172]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a19      	ldr	r1, [r3, #32]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fc:	430b      	orrs	r3, r1
 80035fe:	4927      	ldr	r1, [pc, #156]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 8003600:	4313      	orrs	r3, r2
 8003602:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003604:	4b27      	ldr	r3, [pc, #156]	; (80036a4 <HAL_RCC_OscConfig+0x4fc>)
 8003606:	2201      	movs	r2, #1
 8003608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360a:	f7fe fb6b 	bl	8001ce4 <HAL_GetTick>
 800360e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003610:	e008      	b.n	8003624 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003612:	f7fe fb67 	bl	8001ce4 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	2b02      	cmp	r3, #2
 800361e:	d901      	bls.n	8003624 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e037      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003624:	4b1d      	ldr	r3, [pc, #116]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d0f0      	beq.n	8003612 <HAL_RCC_OscConfig+0x46a>
 8003630:	e02f      	b.n	8003692 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003632:	4b1c      	ldr	r3, [pc, #112]	; (80036a4 <HAL_RCC_OscConfig+0x4fc>)
 8003634:	2200      	movs	r2, #0
 8003636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003638:	f7fe fb54 	bl	8001ce4 <HAL_GetTick>
 800363c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800363e:	e008      	b.n	8003652 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003640:	f7fe fb50 	bl	8001ce4 <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e020      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003652:	4b12      	ldr	r3, [pc, #72]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1f0      	bne.n	8003640 <HAL_RCC_OscConfig+0x498>
 800365e:	e018      	b.n	8003692 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	69db      	ldr	r3, [r3, #28]
 8003664:	2b01      	cmp	r3, #1
 8003666:	d101      	bne.n	800366c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e013      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800366c:	4b0b      	ldr	r3, [pc, #44]	; (800369c <HAL_RCC_OscConfig+0x4f4>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a1b      	ldr	r3, [r3, #32]
 800367c:	429a      	cmp	r2, r3
 800367e:	d106      	bne.n	800368e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800368a:	429a      	cmp	r2, r3
 800368c:	d001      	beq.n	8003692 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e000      	b.n	8003694 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40021000 	.word	0x40021000
 80036a0:	40007000 	.word	0x40007000
 80036a4:	42420060 	.word	0x42420060

080036a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e0d0      	b.n	800385e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036bc:	4b6a      	ldr	r3, [pc, #424]	; (8003868 <HAL_RCC_ClockConfig+0x1c0>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0307 	and.w	r3, r3, #7
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d910      	bls.n	80036ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ca:	4b67      	ldr	r3, [pc, #412]	; (8003868 <HAL_RCC_ClockConfig+0x1c0>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f023 0207 	bic.w	r2, r3, #7
 80036d2:	4965      	ldr	r1, [pc, #404]	; (8003868 <HAL_RCC_ClockConfig+0x1c0>)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036da:	4b63      	ldr	r3, [pc, #396]	; (8003868 <HAL_RCC_ClockConfig+0x1c0>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d001      	beq.n	80036ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e0b8      	b.n	800385e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d020      	beq.n	800373a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0304 	and.w	r3, r3, #4
 8003700:	2b00      	cmp	r3, #0
 8003702:	d005      	beq.n	8003710 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003704:	4b59      	ldr	r3, [pc, #356]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	4a58      	ldr	r2, [pc, #352]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 800370a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800370e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0308 	and.w	r3, r3, #8
 8003718:	2b00      	cmp	r3, #0
 800371a:	d005      	beq.n	8003728 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800371c:	4b53      	ldr	r3, [pc, #332]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	4a52      	ldr	r2, [pc, #328]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 8003722:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003726:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003728:	4b50      	ldr	r3, [pc, #320]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	494d      	ldr	r1, [pc, #308]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 8003736:	4313      	orrs	r3, r2
 8003738:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	2b00      	cmp	r3, #0
 8003744:	d040      	beq.n	80037c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d107      	bne.n	800375e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800374e:	4b47      	ldr	r3, [pc, #284]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d115      	bne.n	8003786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e07f      	b.n	800385e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	2b02      	cmp	r3, #2
 8003764:	d107      	bne.n	8003776 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003766:	4b41      	ldr	r3, [pc, #260]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d109      	bne.n	8003786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e073      	b.n	800385e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003776:	4b3d      	ldr	r3, [pc, #244]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0302 	and.w	r3, r3, #2
 800377e:	2b00      	cmp	r3, #0
 8003780:	d101      	bne.n	8003786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e06b      	b.n	800385e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003786:	4b39      	ldr	r3, [pc, #228]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f023 0203 	bic.w	r2, r3, #3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	4936      	ldr	r1, [pc, #216]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 8003794:	4313      	orrs	r3, r2
 8003796:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003798:	f7fe faa4 	bl	8001ce4 <HAL_GetTick>
 800379c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800379e:	e00a      	b.n	80037b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037a0:	f7fe faa0 	bl	8001ce4 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d901      	bls.n	80037b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e053      	b.n	800385e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037b6:	4b2d      	ldr	r3, [pc, #180]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f003 020c 	and.w	r2, r3, #12
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d1eb      	bne.n	80037a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037c8:	4b27      	ldr	r3, [pc, #156]	; (8003868 <HAL_RCC_ClockConfig+0x1c0>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0307 	and.w	r3, r3, #7
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d210      	bcs.n	80037f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037d6:	4b24      	ldr	r3, [pc, #144]	; (8003868 <HAL_RCC_ClockConfig+0x1c0>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f023 0207 	bic.w	r2, r3, #7
 80037de:	4922      	ldr	r1, [pc, #136]	; (8003868 <HAL_RCC_ClockConfig+0x1c0>)
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037e6:	4b20      	ldr	r3, [pc, #128]	; (8003868 <HAL_RCC_ClockConfig+0x1c0>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0307 	and.w	r3, r3, #7
 80037ee:	683a      	ldr	r2, [r7, #0]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d001      	beq.n	80037f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e032      	b.n	800385e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0304 	and.w	r3, r3, #4
 8003800:	2b00      	cmp	r3, #0
 8003802:	d008      	beq.n	8003816 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003804:	4b19      	ldr	r3, [pc, #100]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	4916      	ldr	r1, [pc, #88]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 8003812:	4313      	orrs	r3, r2
 8003814:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0308 	and.w	r3, r3, #8
 800381e:	2b00      	cmp	r3, #0
 8003820:	d009      	beq.n	8003836 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003822:	4b12      	ldr	r3, [pc, #72]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	00db      	lsls	r3, r3, #3
 8003830:	490e      	ldr	r1, [pc, #56]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 8003832:	4313      	orrs	r3, r2
 8003834:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003836:	f000 f821 	bl	800387c <HAL_RCC_GetSysClockFreq>
 800383a:	4601      	mov	r1, r0
 800383c:	4b0b      	ldr	r3, [pc, #44]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	091b      	lsrs	r3, r3, #4
 8003842:	f003 030f 	and.w	r3, r3, #15
 8003846:	4a0a      	ldr	r2, [pc, #40]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 8003848:	5cd3      	ldrb	r3, [r2, r3]
 800384a:	fa21 f303 	lsr.w	r3, r1, r3
 800384e:	4a09      	ldr	r2, [pc, #36]	; (8003874 <HAL_RCC_ClockConfig+0x1cc>)
 8003850:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003852:	4b09      	ldr	r3, [pc, #36]	; (8003878 <HAL_RCC_ClockConfig+0x1d0>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4618      	mov	r0, r3
 8003858:	f7fd ff8e 	bl	8001778 <HAL_InitTick>

  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	40022000 	.word	0x40022000
 800386c:	40021000 	.word	0x40021000
 8003870:	0801235c 	.word	0x0801235c
 8003874:	20000000 	.word	0x20000000
 8003878:	20000004 	.word	0x20000004

0800387c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800387c:	b490      	push	{r4, r7}
 800387e:	b08a      	sub	sp, #40	; 0x28
 8003880:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003882:	4b2a      	ldr	r3, [pc, #168]	; (800392c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003884:	1d3c      	adds	r4, r7, #4
 8003886:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003888:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800388c:	4b28      	ldr	r3, [pc, #160]	; (8003930 <HAL_RCC_GetSysClockFreq+0xb4>)
 800388e:	881b      	ldrh	r3, [r3, #0]
 8003890:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003892:	2300      	movs	r3, #0
 8003894:	61fb      	str	r3, [r7, #28]
 8003896:	2300      	movs	r3, #0
 8003898:	61bb      	str	r3, [r7, #24]
 800389a:	2300      	movs	r3, #0
 800389c:	627b      	str	r3, [r7, #36]	; 0x24
 800389e:	2300      	movs	r3, #0
 80038a0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80038a2:	2300      	movs	r3, #0
 80038a4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80038a6:	4b23      	ldr	r3, [pc, #140]	; (8003934 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	f003 030c 	and.w	r3, r3, #12
 80038b2:	2b04      	cmp	r3, #4
 80038b4:	d002      	beq.n	80038bc <HAL_RCC_GetSysClockFreq+0x40>
 80038b6:	2b08      	cmp	r3, #8
 80038b8:	d003      	beq.n	80038c2 <HAL_RCC_GetSysClockFreq+0x46>
 80038ba:	e02d      	b.n	8003918 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80038bc:	4b1e      	ldr	r3, [pc, #120]	; (8003938 <HAL_RCC_GetSysClockFreq+0xbc>)
 80038be:	623b      	str	r3, [r7, #32]
      break;
 80038c0:	e02d      	b.n	800391e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	0c9b      	lsrs	r3, r3, #18
 80038c6:	f003 030f 	and.w	r3, r3, #15
 80038ca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80038ce:	4413      	add	r3, r2
 80038d0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80038d4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d013      	beq.n	8003908 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80038e0:	4b14      	ldr	r3, [pc, #80]	; (8003934 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	0c5b      	lsrs	r3, r3, #17
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80038ee:	4413      	add	r3, r2
 80038f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80038f4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	4a0f      	ldr	r2, [pc, #60]	; (8003938 <HAL_RCC_GetSysClockFreq+0xbc>)
 80038fa:	fb02 f203 	mul.w	r2, r2, r3
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	fbb2 f3f3 	udiv	r3, r2, r3
 8003904:	627b      	str	r3, [r7, #36]	; 0x24
 8003906:	e004      	b.n	8003912 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	4a0c      	ldr	r2, [pc, #48]	; (800393c <HAL_RCC_GetSysClockFreq+0xc0>)
 800390c:	fb02 f303 	mul.w	r3, r2, r3
 8003910:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003914:	623b      	str	r3, [r7, #32]
      break;
 8003916:	e002      	b.n	800391e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003918:	4b07      	ldr	r3, [pc, #28]	; (8003938 <HAL_RCC_GetSysClockFreq+0xbc>)
 800391a:	623b      	str	r3, [r7, #32]
      break;
 800391c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800391e:	6a3b      	ldr	r3, [r7, #32]
}
 8003920:	4618      	mov	r0, r3
 8003922:	3728      	adds	r7, #40	; 0x28
 8003924:	46bd      	mov	sp, r7
 8003926:	bc90      	pop	{r4, r7}
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	08012298 	.word	0x08012298
 8003930:	080122a8 	.word	0x080122a8
 8003934:	40021000 	.word	0x40021000
 8003938:	007a1200 	.word	0x007a1200
 800393c:	003d0900 	.word	0x003d0900

08003940 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003944:	4b02      	ldr	r3, [pc, #8]	; (8003950 <HAL_RCC_GetHCLKFreq+0x10>)
 8003946:	681b      	ldr	r3, [r3, #0]
}
 8003948:	4618      	mov	r0, r3
 800394a:	46bd      	mov	sp, r7
 800394c:	bc80      	pop	{r7}
 800394e:	4770      	bx	lr
 8003950:	20000000 	.word	0x20000000

08003954 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003958:	f7ff fff2 	bl	8003940 <HAL_RCC_GetHCLKFreq>
 800395c:	4601      	mov	r1, r0
 800395e:	4b05      	ldr	r3, [pc, #20]	; (8003974 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	0a1b      	lsrs	r3, r3, #8
 8003964:	f003 0307 	and.w	r3, r3, #7
 8003968:	4a03      	ldr	r2, [pc, #12]	; (8003978 <HAL_RCC_GetPCLK1Freq+0x24>)
 800396a:	5cd3      	ldrb	r3, [r2, r3]
 800396c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003970:	4618      	mov	r0, r3
 8003972:	bd80      	pop	{r7, pc}
 8003974:	40021000 	.word	0x40021000
 8003978:	0801236c 	.word	0x0801236c

0800397c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003980:	f7ff ffde 	bl	8003940 <HAL_RCC_GetHCLKFreq>
 8003984:	4601      	mov	r1, r0
 8003986:	4b05      	ldr	r3, [pc, #20]	; (800399c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	0adb      	lsrs	r3, r3, #11
 800398c:	f003 0307 	and.w	r3, r3, #7
 8003990:	4a03      	ldr	r2, [pc, #12]	; (80039a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003992:	5cd3      	ldrb	r3, [r2, r3]
 8003994:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003998:	4618      	mov	r0, r3
 800399a:	bd80      	pop	{r7, pc}
 800399c:	40021000 	.word	0x40021000
 80039a0:	0801236c 	.word	0x0801236c

080039a4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	220f      	movs	r2, #15
 80039b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80039b4:	4b11      	ldr	r3, [pc, #68]	; (80039fc <HAL_RCC_GetClockConfig+0x58>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f003 0203 	and.w	r2, r3, #3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80039c0:	4b0e      	ldr	r3, [pc, #56]	; (80039fc <HAL_RCC_GetClockConfig+0x58>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80039cc:	4b0b      	ldr	r3, [pc, #44]	; (80039fc <HAL_RCC_GetClockConfig+0x58>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80039d8:	4b08      	ldr	r3, [pc, #32]	; (80039fc <HAL_RCC_GetClockConfig+0x58>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	08db      	lsrs	r3, r3, #3
 80039de:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80039e6:	4b06      	ldr	r3, [pc, #24]	; (8003a00 <HAL_RCC_GetClockConfig+0x5c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0207 	and.w	r2, r3, #7
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80039f2:	bf00      	nop
 80039f4:	370c      	adds	r7, #12
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bc80      	pop	{r7}
 80039fa:	4770      	bx	lr
 80039fc:	40021000 	.word	0x40021000
 8003a00:	40022000 	.word	0x40022000

08003a04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a0c:	4b0a      	ldr	r3, [pc, #40]	; (8003a38 <RCC_Delay+0x34>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a0a      	ldr	r2, [pc, #40]	; (8003a3c <RCC_Delay+0x38>)
 8003a12:	fba2 2303 	umull	r2, r3, r2, r3
 8003a16:	0a5b      	lsrs	r3, r3, #9
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	fb02 f303 	mul.w	r3, r2, r3
 8003a1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a20:	bf00      	nop
  }
  while (Delay --);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	1e5a      	subs	r2, r3, #1
 8003a26:	60fa      	str	r2, [r7, #12]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d1f9      	bne.n	8003a20 <RCC_Delay+0x1c>
}
 8003a2c:	bf00      	nop
 8003a2e:	3714      	adds	r7, #20
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bc80      	pop	{r7}
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	20000000 	.word	0x20000000
 8003a3c:	10624dd3 	.word	0x10624dd3

08003a40 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	613b      	str	r3, [r7, #16]
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d07d      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a60:	4b4f      	ldr	r3, [pc, #316]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a62:	69db      	ldr	r3, [r3, #28]
 8003a64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10d      	bne.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a6c:	4b4c      	ldr	r3, [pc, #304]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a6e:	69db      	ldr	r3, [r3, #28]
 8003a70:	4a4b      	ldr	r2, [pc, #300]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a76:	61d3      	str	r3, [r2, #28]
 8003a78:	4b49      	ldr	r3, [pc, #292]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a7a:	69db      	ldr	r3, [r3, #28]
 8003a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a80:	60bb      	str	r3, [r7, #8]
 8003a82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a84:	2301      	movs	r3, #1
 8003a86:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a88:	4b46      	ldr	r3, [pc, #280]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d118      	bne.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a94:	4b43      	ldr	r3, [pc, #268]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a42      	ldr	r2, [pc, #264]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a9e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aa0:	f7fe f920 	bl	8001ce4 <HAL_GetTick>
 8003aa4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aa6:	e008      	b.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aa8:	f7fe f91c 	bl	8001ce4 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	2b64      	cmp	r3, #100	; 0x64
 8003ab4:	d901      	bls.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e06d      	b.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aba:	4b3a      	ldr	r3, [pc, #232]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d0f0      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ac6:	4b36      	ldr	r3, [pc, #216]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ace:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d02e      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d027      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ae4:	4b2e      	ldr	r3, [pc, #184]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003aee:	4b2e      	ldr	r3, [pc, #184]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003af0:	2201      	movs	r2, #1
 8003af2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003af4:	4b2c      	ldr	r3, [pc, #176]	; (8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003afa:	4a29      	ldr	r2, [pc, #164]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d014      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b0a:	f7fe f8eb 	bl	8001ce4 <HAL_GetTick>
 8003b0e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b10:	e00a      	b.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b12:	f7fe f8e7 	bl	8001ce4 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e036      	b.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b28:	4b1d      	ldr	r3, [pc, #116]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b2a:	6a1b      	ldr	r3, [r3, #32]
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d0ee      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b34:	4b1a      	ldr	r3, [pc, #104]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b36:	6a1b      	ldr	r3, [r3, #32]
 8003b38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	4917      	ldr	r1, [pc, #92]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b46:	7dfb      	ldrb	r3, [r7, #23]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d105      	bne.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b4c:	4b14      	ldr	r3, [pc, #80]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b4e:	69db      	ldr	r3, [r3, #28]
 8003b50:	4a13      	ldr	r2, [pc, #76]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b56:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d008      	beq.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b64:	4b0e      	ldr	r3, [pc, #56]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	490b      	ldr	r1, [pc, #44]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0310 	and.w	r3, r3, #16
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d008      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b82:	4b07      	ldr	r3, [pc, #28]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	4904      	ldr	r1, [pc, #16]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3718      	adds	r7, #24
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40021000 	.word	0x40021000
 8003ba4:	40007000 	.word	0x40007000
 8003ba8:	42420440 	.word	0x42420440

08003bac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d101      	bne.n	8003bbe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e053      	b.n	8003c66 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d106      	bne.n	8003bde <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f7fd fcbd 	bl	8001558 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2202      	movs	r2, #2
 8003be2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bf4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685a      	ldr	r2, [r3, #4]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	431a      	orrs	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	431a      	orrs	r2, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	695b      	ldr	r3, [r3, #20]
 8003c10:	431a      	orrs	r2, r3
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c1a:	431a      	orrs	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	69db      	ldr	r3, [r3, #28]
 8003c20:	431a      	orrs	r2, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a1b      	ldr	r3, [r3, #32]
 8003c26:	ea42 0103 	orr.w	r1, r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	430a      	orrs	r2, r1
 8003c34:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	699b      	ldr	r3, [r3, #24]
 8003c3a:	0c1a      	lsrs	r2, r3, #16
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f002 0204 	and.w	r2, r2, #4
 8003c44:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	69da      	ldr	r2, [r3, #28]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c54:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b08c      	sub	sp, #48	; 0x30
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	60f8      	str	r0, [r7, #12]
 8003c76:	60b9      	str	r1, [r7, #8]
 8003c78:	607a      	str	r2, [r7, #4]
 8003c7a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003c80:	2300      	movs	r3, #0
 8003c82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <HAL_SPI_TransmitReceive+0x26>
 8003c90:	2302      	movs	r3, #2
 8003c92:	e18a      	b.n	8003faa <HAL_SPI_TransmitReceive+0x33c>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c9c:	f7fe f822 	bl	8001ce4 <HAL_GetTick>
 8003ca0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003ca8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003cb2:	887b      	ldrh	r3, [r7, #2]
 8003cb4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003cb6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d00f      	beq.n	8003cde <HAL_SPI_TransmitReceive+0x70>
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cc4:	d107      	bne.n	8003cd6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d103      	bne.n	8003cd6 <HAL_SPI_TransmitReceive+0x68>
 8003cce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003cd2:	2b04      	cmp	r3, #4
 8003cd4:	d003      	beq.n	8003cde <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003cdc:	e15b      	b.n	8003f96 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d005      	beq.n	8003cf0 <HAL_SPI_TransmitReceive+0x82>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d002      	beq.n	8003cf0 <HAL_SPI_TransmitReceive+0x82>
 8003cea:	887b      	ldrh	r3, [r7, #2]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d103      	bne.n	8003cf8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003cf6:	e14e      	b.n	8003f96 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	2b04      	cmp	r3, #4
 8003d02:	d003      	beq.n	8003d0c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2205      	movs	r2, #5
 8003d08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	887a      	ldrh	r2, [r7, #2]
 8003d1c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	887a      	ldrh	r2, [r7, #2]
 8003d22:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	68ba      	ldr	r2, [r7, #8]
 8003d28:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	887a      	ldrh	r2, [r7, #2]
 8003d2e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	887a      	ldrh	r2, [r7, #2]
 8003d34:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d4c:	2b40      	cmp	r3, #64	; 0x40
 8003d4e:	d007      	beq.n	8003d60 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d5e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d68:	d178      	bne.n	8003e5c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d002      	beq.n	8003d78 <HAL_SPI_TransmitReceive+0x10a>
 8003d72:	8b7b      	ldrh	r3, [r7, #26]
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d166      	bne.n	8003e46 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d7c:	881a      	ldrh	r2, [r3, #0]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d88:	1c9a      	adds	r2, r3, #2
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	3b01      	subs	r3, #1
 8003d96:	b29a      	uxth	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d9c:	e053      	b.n	8003e46 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f003 0302 	and.w	r3, r3, #2
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d11b      	bne.n	8003de4 <HAL_SPI_TransmitReceive+0x176>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d016      	beq.n	8003de4 <HAL_SPI_TransmitReceive+0x176>
 8003db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d113      	bne.n	8003de4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc0:	881a      	ldrh	r2, [r3, #0]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dcc:	1c9a      	adds	r2, r3, #2
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	b29a      	uxth	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d119      	bne.n	8003e26 <HAL_SPI_TransmitReceive+0x1b8>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d014      	beq.n	8003e26 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68da      	ldr	r2, [r3, #12]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e06:	b292      	uxth	r2, r2
 8003e08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e0e:	1c9a      	adds	r2, r3, #2
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e22:	2301      	movs	r3, #1
 8003e24:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003e26:	f7fd ff5d 	bl	8001ce4 <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d807      	bhi.n	8003e46 <HAL_SPI_TransmitReceive+0x1d8>
 8003e36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e3c:	d003      	beq.n	8003e46 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003e44:	e0a7      	b.n	8003f96 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1a6      	bne.n	8003d9e <HAL_SPI_TransmitReceive+0x130>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1a1      	bne.n	8003d9e <HAL_SPI_TransmitReceive+0x130>
 8003e5a:	e07c      	b.n	8003f56 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d002      	beq.n	8003e6a <HAL_SPI_TransmitReceive+0x1fc>
 8003e64:	8b7b      	ldrh	r3, [r7, #26]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d16b      	bne.n	8003f42 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	330c      	adds	r3, #12
 8003e74:	7812      	ldrb	r2, [r2, #0]
 8003e76:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7c:	1c5a      	adds	r2, r3, #1
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e90:	e057      	b.n	8003f42 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 0302 	and.w	r3, r3, #2
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d11c      	bne.n	8003eda <HAL_SPI_TransmitReceive+0x26c>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d017      	beq.n	8003eda <HAL_SPI_TransmitReceive+0x26c>
 8003eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d114      	bne.n	8003eda <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	330c      	adds	r3, #12
 8003eba:	7812      	ldrb	r2, [r2, #0]
 8003ebc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec2:	1c5a      	adds	r2, r3, #1
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d119      	bne.n	8003f1c <HAL_SPI_TransmitReceive+0x2ae>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d014      	beq.n	8003f1c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68da      	ldr	r2, [r3, #12]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efc:	b2d2      	uxtb	r2, r2
 8003efe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f04:	1c5a      	adds	r2, r3, #1
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	3b01      	subs	r3, #1
 8003f12:	b29a      	uxth	r2, r3
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003f1c:	f7fd fee2 	bl	8001ce4 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d803      	bhi.n	8003f34 <HAL_SPI_TransmitReceive+0x2c6>
 8003f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f32:	d102      	bne.n	8003f3a <HAL_SPI_TransmitReceive+0x2cc>
 8003f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d103      	bne.n	8003f42 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003f40:	e029      	b.n	8003f96 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1a2      	bne.n	8003e92 <HAL_SPI_TransmitReceive+0x224>
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d19d      	bne.n	8003e92 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f58:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 f893 	bl	8004086 <SPI_EndRxTxTransaction>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d006      	beq.n	8003f74 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2220      	movs	r2, #32
 8003f70:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003f72:	e010      	b.n	8003f96 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10b      	bne.n	8003f94 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	617b      	str	r3, [r7, #20]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	617b      	str	r3, [r7, #20]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	617b      	str	r3, [r7, #20]
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	e000      	b.n	8003f96 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003f94:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003fa6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3730      	adds	r7, #48	; 0x30
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b084      	sub	sp, #16
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	60f8      	str	r0, [r7, #12]
 8003fba:	60b9      	str	r1, [r7, #8]
 8003fbc:	603b      	str	r3, [r7, #0]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fc2:	e04c      	b.n	800405e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fca:	d048      	beq.n	800405e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003fcc:	f7fd fe8a 	bl	8001ce4 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d902      	bls.n	8003fe2 <SPI_WaitFlagStateUntilTimeout+0x30>
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d13d      	bne.n	800405e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	685a      	ldr	r2, [r3, #4]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003ff0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ffa:	d111      	bne.n	8004020 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004004:	d004      	beq.n	8004010 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800400e:	d107      	bne.n	8004020 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800401e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004024:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004028:	d10f      	bne.n	800404a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004038:	601a      	str	r2, [r3, #0]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004048:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e00f      	b.n	800407e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	689a      	ldr	r2, [r3, #8]
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	4013      	ands	r3, r2
 8004068:	68ba      	ldr	r2, [r7, #8]
 800406a:	429a      	cmp	r2, r3
 800406c:	bf0c      	ite	eq
 800406e:	2301      	moveq	r3, #1
 8004070:	2300      	movne	r3, #0
 8004072:	b2db      	uxtb	r3, r3
 8004074:	461a      	mov	r2, r3
 8004076:	79fb      	ldrb	r3, [r7, #7]
 8004078:	429a      	cmp	r2, r3
 800407a:	d1a3      	bne.n	8003fc4 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3710      	adds	r7, #16
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}

08004086 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004086:	b580      	push	{r7, lr}
 8004088:	b086      	sub	sp, #24
 800408a:	af02      	add	r7, sp, #8
 800408c:	60f8      	str	r0, [r7, #12]
 800408e:	60b9      	str	r1, [r7, #8]
 8004090:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	9300      	str	r3, [sp, #0]
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	2200      	movs	r2, #0
 800409a:	2180      	movs	r1, #128	; 0x80
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f7ff ff88 	bl	8003fb2 <SPI_WaitFlagStateUntilTimeout>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d007      	beq.n	80040b8 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ac:	f043 0220 	orr.w	r2, r3, #32
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e000      	b.n	80040ba <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b082      	sub	sp, #8
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d101      	bne.n	80040d4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e01d      	b.n	8004110 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d106      	bne.n	80040ee <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f7fd fcf9 	bl	8001ae0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2202      	movs	r2, #2
 80040f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	3304      	adds	r3, #4
 80040fe:	4619      	mov	r1, r3
 8004100:	4610      	mov	r0, r2
 8004102:	f000 fa0f 	bl	8004524 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3708      	adds	r7, #8
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}

08004118 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004118:	b480      	push	{r7}
 800411a:	b085      	sub	sp, #20
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68da      	ldr	r2, [r3, #12]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f042 0201 	orr.w	r2, r2, #1
 800412e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f003 0307 	and.w	r3, r3, #7
 800413a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2b06      	cmp	r3, #6
 8004140:	d007      	beq.n	8004152 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f042 0201 	orr.w	r2, r2, #1
 8004150:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004152:	2300      	movs	r3, #0
}
 8004154:	4618      	mov	r0, r3
 8004156:	3714      	adds	r7, #20
 8004158:	46bd      	mov	sp, r7
 800415a:	bc80      	pop	{r7}
 800415c:	4770      	bx	lr

0800415e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b082      	sub	sp, #8
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	691b      	ldr	r3, [r3, #16]
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b02      	cmp	r3, #2
 8004172:	d122      	bne.n	80041ba <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	f003 0302 	and.w	r3, r3, #2
 800417e:	2b02      	cmp	r3, #2
 8004180:	d11b      	bne.n	80041ba <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f06f 0202 	mvn.w	r2, #2
 800418a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	699b      	ldr	r3, [r3, #24]
 8004198:	f003 0303 	and.w	r3, r3, #3
 800419c:	2b00      	cmp	r3, #0
 800419e:	d003      	beq.n	80041a8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 f9a4 	bl	80044ee <HAL_TIM_IC_CaptureCallback>
 80041a6:	e005      	b.n	80041b4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f000 f997 	bl	80044dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f9a6 	bl	8004500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b04      	cmp	r3, #4
 80041c6:	d122      	bne.n	800420e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	f003 0304 	and.w	r3, r3, #4
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	d11b      	bne.n	800420e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f06f 0204 	mvn.w	r2, #4
 80041de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d003      	beq.n	80041fc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 f97a 	bl	80044ee <HAL_TIM_IC_CaptureCallback>
 80041fa:	e005      	b.n	8004208 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 f96d 	bl	80044dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 f97c 	bl	8004500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	f003 0308 	and.w	r3, r3, #8
 8004218:	2b08      	cmp	r3, #8
 800421a:	d122      	bne.n	8004262 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	f003 0308 	and.w	r3, r3, #8
 8004226:	2b08      	cmp	r3, #8
 8004228:	d11b      	bne.n	8004262 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f06f 0208 	mvn.w	r2, #8
 8004232:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2204      	movs	r2, #4
 8004238:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	69db      	ldr	r3, [r3, #28]
 8004240:	f003 0303 	and.w	r3, r3, #3
 8004244:	2b00      	cmp	r3, #0
 8004246:	d003      	beq.n	8004250 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f000 f950 	bl	80044ee <HAL_TIM_IC_CaptureCallback>
 800424e:	e005      	b.n	800425c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f000 f943 	bl	80044dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 f952 	bl	8004500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	691b      	ldr	r3, [r3, #16]
 8004268:	f003 0310 	and.w	r3, r3, #16
 800426c:	2b10      	cmp	r3, #16
 800426e:	d122      	bne.n	80042b6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	68db      	ldr	r3, [r3, #12]
 8004276:	f003 0310 	and.w	r3, r3, #16
 800427a:	2b10      	cmp	r3, #16
 800427c:	d11b      	bne.n	80042b6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f06f 0210 	mvn.w	r2, #16
 8004286:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2208      	movs	r2, #8
 800428c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	69db      	ldr	r3, [r3, #28]
 8004294:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004298:	2b00      	cmp	r3, #0
 800429a:	d003      	beq.n	80042a4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 f926 	bl	80044ee <HAL_TIM_IC_CaptureCallback>
 80042a2:	e005      	b.n	80042b0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 f919 	bl	80044dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f000 f928 	bl	8004500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d10e      	bne.n	80042e2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	f003 0301 	and.w	r3, r3, #1
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d107      	bne.n	80042e2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f06f 0201 	mvn.w	r2, #1
 80042da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f7fd f881 	bl	80013e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ec:	2b80      	cmp	r3, #128	; 0x80
 80042ee:	d10e      	bne.n	800430e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042fa:	2b80      	cmp	r3, #128	; 0x80
 80042fc:	d107      	bne.n	800430e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004306:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 fa68 	bl	80047de <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004318:	2b40      	cmp	r3, #64	; 0x40
 800431a:	d10e      	bne.n	800433a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004326:	2b40      	cmp	r3, #64	; 0x40
 8004328:	d107      	bne.n	800433a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004332:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f000 f8ec 	bl	8004512 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	691b      	ldr	r3, [r3, #16]
 8004340:	f003 0320 	and.w	r3, r3, #32
 8004344:	2b20      	cmp	r3, #32
 8004346:	d10e      	bne.n	8004366 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	f003 0320 	and.w	r3, r3, #32
 8004352:	2b20      	cmp	r3, #32
 8004354:	d107      	bne.n	8004366 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f06f 0220 	mvn.w	r2, #32
 800435e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 fa33 	bl	80047cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004366:	bf00      	nop
 8004368:	3708      	adds	r7, #8
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}

0800436e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800436e:	b580      	push	{r7, lr}
 8004370:	b084      	sub	sp, #16
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
 8004376:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800437e:	2b01      	cmp	r3, #1
 8004380:	d101      	bne.n	8004386 <HAL_TIM_ConfigClockSource+0x18>
 8004382:	2302      	movs	r3, #2
 8004384:	e0a6      	b.n	80044d4 <HAL_TIM_ConfigClockSource+0x166>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2202      	movs	r2, #2
 8004392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80043a4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043ac:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2b40      	cmp	r3, #64	; 0x40
 80043bc:	d067      	beq.n	800448e <HAL_TIM_ConfigClockSource+0x120>
 80043be:	2b40      	cmp	r3, #64	; 0x40
 80043c0:	d80b      	bhi.n	80043da <HAL_TIM_ConfigClockSource+0x6c>
 80043c2:	2b10      	cmp	r3, #16
 80043c4:	d073      	beq.n	80044ae <HAL_TIM_ConfigClockSource+0x140>
 80043c6:	2b10      	cmp	r3, #16
 80043c8:	d802      	bhi.n	80043d0 <HAL_TIM_ConfigClockSource+0x62>
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d06f      	beq.n	80044ae <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80043ce:	e078      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80043d0:	2b20      	cmp	r3, #32
 80043d2:	d06c      	beq.n	80044ae <HAL_TIM_ConfigClockSource+0x140>
 80043d4:	2b30      	cmp	r3, #48	; 0x30
 80043d6:	d06a      	beq.n	80044ae <HAL_TIM_ConfigClockSource+0x140>
      break;
 80043d8:	e073      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80043da:	2b70      	cmp	r3, #112	; 0x70
 80043dc:	d00d      	beq.n	80043fa <HAL_TIM_ConfigClockSource+0x8c>
 80043de:	2b70      	cmp	r3, #112	; 0x70
 80043e0:	d804      	bhi.n	80043ec <HAL_TIM_ConfigClockSource+0x7e>
 80043e2:	2b50      	cmp	r3, #80	; 0x50
 80043e4:	d033      	beq.n	800444e <HAL_TIM_ConfigClockSource+0xe0>
 80043e6:	2b60      	cmp	r3, #96	; 0x60
 80043e8:	d041      	beq.n	800446e <HAL_TIM_ConfigClockSource+0x100>
      break;
 80043ea:	e06a      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80043ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043f0:	d066      	beq.n	80044c0 <HAL_TIM_ConfigClockSource+0x152>
 80043f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043f6:	d017      	beq.n	8004428 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80043f8:	e063      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6818      	ldr	r0, [r3, #0]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	6899      	ldr	r1, [r3, #8]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685a      	ldr	r2, [r3, #4]
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f000 f97c 	bl	8004706 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800441c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68fa      	ldr	r2, [r7, #12]
 8004424:	609a      	str	r2, [r3, #8]
      break;
 8004426:	e04c      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6818      	ldr	r0, [r3, #0]
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	6899      	ldr	r1, [r3, #8]
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685a      	ldr	r2, [r3, #4]
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	f000 f965 	bl	8004706 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	689a      	ldr	r2, [r3, #8]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800444a:	609a      	str	r2, [r3, #8]
      break;
 800444c:	e039      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6818      	ldr	r0, [r3, #0]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	6859      	ldr	r1, [r3, #4]
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	461a      	mov	r2, r3
 800445c:	f000 f8dc 	bl	8004618 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	2150      	movs	r1, #80	; 0x50
 8004466:	4618      	mov	r0, r3
 8004468:	f000 f933 	bl	80046d2 <TIM_ITRx_SetConfig>
      break;
 800446c:	e029      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6818      	ldr	r0, [r3, #0]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	6859      	ldr	r1, [r3, #4]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	461a      	mov	r2, r3
 800447c:	f000 f8fa 	bl	8004674 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2160      	movs	r1, #96	; 0x60
 8004486:	4618      	mov	r0, r3
 8004488:	f000 f923 	bl	80046d2 <TIM_ITRx_SetConfig>
      break;
 800448c:	e019      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6818      	ldr	r0, [r3, #0]
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	6859      	ldr	r1, [r3, #4]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	461a      	mov	r2, r3
 800449c:	f000 f8bc 	bl	8004618 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2140      	movs	r1, #64	; 0x40
 80044a6:	4618      	mov	r0, r3
 80044a8:	f000 f913 	bl	80046d2 <TIM_ITRx_SetConfig>
      break;
 80044ac:	e009      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4619      	mov	r1, r3
 80044b8:	4610      	mov	r0, r2
 80044ba:	f000 f90a 	bl	80046d2 <TIM_ITRx_SetConfig>
      break;
 80044be:	e000      	b.n	80044c2 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80044c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3710      	adds	r7, #16
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044e4:	bf00      	nop
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bc80      	pop	{r7}
 80044ec:	4770      	bx	lr

080044ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044f6:	bf00      	nop
 80044f8:	370c      	adds	r7, #12
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bc80      	pop	{r7}
 80044fe:	4770      	bx	lr

08004500 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	bc80      	pop	{r7}
 8004510:	4770      	bx	lr

08004512 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004512:	b480      	push	{r7}
 8004514:	b083      	sub	sp, #12
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800451a:	bf00      	nop
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	bc80      	pop	{r7}
 8004522:	4770      	bx	lr

08004524 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004524:	b480      	push	{r7}
 8004526:	b085      	sub	sp, #20
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a33      	ldr	r2, [pc, #204]	; (8004604 <TIM_Base_SetConfig+0xe0>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d013      	beq.n	8004564 <TIM_Base_SetConfig+0x40>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a32      	ldr	r2, [pc, #200]	; (8004608 <TIM_Base_SetConfig+0xe4>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d00f      	beq.n	8004564 <TIM_Base_SetConfig+0x40>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800454a:	d00b      	beq.n	8004564 <TIM_Base_SetConfig+0x40>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a2f      	ldr	r2, [pc, #188]	; (800460c <TIM_Base_SetConfig+0xe8>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d007      	beq.n	8004564 <TIM_Base_SetConfig+0x40>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a2e      	ldr	r2, [pc, #184]	; (8004610 <TIM_Base_SetConfig+0xec>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d003      	beq.n	8004564 <TIM_Base_SetConfig+0x40>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a2d      	ldr	r2, [pc, #180]	; (8004614 <TIM_Base_SetConfig+0xf0>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d108      	bne.n	8004576 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800456a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	68fa      	ldr	r2, [r7, #12]
 8004572:	4313      	orrs	r3, r2
 8004574:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a22      	ldr	r2, [pc, #136]	; (8004604 <TIM_Base_SetConfig+0xe0>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d013      	beq.n	80045a6 <TIM_Base_SetConfig+0x82>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a21      	ldr	r2, [pc, #132]	; (8004608 <TIM_Base_SetConfig+0xe4>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d00f      	beq.n	80045a6 <TIM_Base_SetConfig+0x82>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800458c:	d00b      	beq.n	80045a6 <TIM_Base_SetConfig+0x82>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a1e      	ldr	r2, [pc, #120]	; (800460c <TIM_Base_SetConfig+0xe8>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d007      	beq.n	80045a6 <TIM_Base_SetConfig+0x82>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a1d      	ldr	r2, [pc, #116]	; (8004610 <TIM_Base_SetConfig+0xec>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d003      	beq.n	80045a6 <TIM_Base_SetConfig+0x82>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a1c      	ldr	r2, [pc, #112]	; (8004614 <TIM_Base_SetConfig+0xf0>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d108      	bne.n	80045b8 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	68fa      	ldr	r2, [r7, #12]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	695b      	ldr	r3, [r3, #20]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a09      	ldr	r2, [pc, #36]	; (8004604 <TIM_Base_SetConfig+0xe0>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d003      	beq.n	80045ec <TIM_Base_SetConfig+0xc8>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a08      	ldr	r2, [pc, #32]	; (8004608 <TIM_Base_SetConfig+0xe4>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d103      	bne.n	80045f4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	691a      	ldr	r2, [r3, #16]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	615a      	str	r2, [r3, #20]
}
 80045fa:	bf00      	nop
 80045fc:	3714      	adds	r7, #20
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr
 8004604:	40012c00 	.word	0x40012c00
 8004608:	40013400 	.word	0x40013400
 800460c:	40000400 	.word	0x40000400
 8004610:	40000800 	.word	0x40000800
 8004614:	40000c00 	.word	0x40000c00

08004618 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004618:	b480      	push	{r7}
 800461a:	b087      	sub	sp, #28
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	f023 0201 	bic.w	r2, r3, #1
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004642:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	011b      	lsls	r3, r3, #4
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	4313      	orrs	r3, r2
 800464c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	f023 030a 	bic.w	r3, r3, #10
 8004654:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	4313      	orrs	r3, r2
 800465c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	621a      	str	r2, [r3, #32]
}
 800466a:	bf00      	nop
 800466c:	371c      	adds	r7, #28
 800466e:	46bd      	mov	sp, r7
 8004670:	bc80      	pop	{r7}
 8004672:	4770      	bx	lr

08004674 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004674:	b480      	push	{r7}
 8004676:	b087      	sub	sp, #28
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6a1b      	ldr	r3, [r3, #32]
 8004684:	f023 0210 	bic.w	r2, r3, #16
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6a1b      	ldr	r3, [r3, #32]
 8004696:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800469e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	031b      	lsls	r3, r3, #12
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80046b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	011b      	lsls	r3, r3, #4
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	697a      	ldr	r2, [r7, #20]
 80046c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	693a      	ldr	r2, [r7, #16]
 80046c6:	621a      	str	r2, [r3, #32]
}
 80046c8:	bf00      	nop
 80046ca:	371c      	adds	r7, #28
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bc80      	pop	{r7}
 80046d0:	4770      	bx	lr

080046d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b085      	sub	sp, #20
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
 80046da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	f043 0307 	orr.w	r3, r3, #7
 80046f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68fa      	ldr	r2, [r7, #12]
 80046fa:	609a      	str	r2, [r3, #8]
}
 80046fc:	bf00      	nop
 80046fe:	3714      	adds	r7, #20
 8004700:	46bd      	mov	sp, r7
 8004702:	bc80      	pop	{r7}
 8004704:	4770      	bx	lr

08004706 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004706:	b480      	push	{r7}
 8004708:	b087      	sub	sp, #28
 800470a:	af00      	add	r7, sp, #0
 800470c:	60f8      	str	r0, [r7, #12]
 800470e:	60b9      	str	r1, [r7, #8]
 8004710:	607a      	str	r2, [r7, #4]
 8004712:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004720:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	021a      	lsls	r2, r3, #8
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	431a      	orrs	r2, r3
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4313      	orrs	r3, r2
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	4313      	orrs	r3, r2
 8004732:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	609a      	str	r2, [r3, #8]
}
 800473a:	bf00      	nop
 800473c:	371c      	adds	r7, #28
 800473e:	46bd      	mov	sp, r7
 8004740:	bc80      	pop	{r7}
 8004742:	4770      	bx	lr

08004744 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004744:	b480      	push	{r7}
 8004746:	b085      	sub	sp, #20
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004754:	2b01      	cmp	r3, #1
 8004756:	d101      	bne.n	800475c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004758:	2302      	movs	r3, #2
 800475a:	e032      	b.n	80047c2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2202      	movs	r2, #2
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004782:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68fa      	ldr	r2, [r7, #12]
 800478a:	4313      	orrs	r3, r2
 800478c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004794:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	4313      	orrs	r3, r2
 800479e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	68ba      	ldr	r2, [r7, #8]
 80047ae:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047c0:	2300      	movs	r3, #0
}
 80047c2:	4618      	mov	r0, r3
 80047c4:	3714      	adds	r7, #20
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bc80      	pop	{r7}
 80047ca:	4770      	bx	lr

080047cc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	bc80      	pop	{r7}
 80047dc:	4770      	bx	lr

080047de <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047de:	b480      	push	{r7}
 80047e0:	b083      	sub	sp, #12
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047e6:	bf00      	nop
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bc80      	pop	{r7}
 80047ee:	4770      	bx	lr

080047f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e03f      	b.n	8004882 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d106      	bne.n	800481c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f7fd f9b2 	bl	8001b80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2224      	movs	r2, #36	; 0x24
 8004820:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68da      	ldr	r2, [r3, #12]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004832:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 f829 	bl	800488c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	691a      	ldr	r2, [r3, #16]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004848:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	695a      	ldr	r2, [r3, #20]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004858:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	68da      	ldr	r2, [r3, #12]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004868:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2220      	movs	r2, #32
 8004874:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2220      	movs	r2, #32
 800487c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3708      	adds	r7, #8
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
	...

0800488c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68da      	ldr	r2, [r3, #12]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	689a      	ldr	r2, [r3, #8]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	431a      	orrs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68db      	ldr	r3, [r3, #12]
 80048c2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80048c6:	f023 030c 	bic.w	r3, r3, #12
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	6812      	ldr	r2, [r2, #0]
 80048ce:	68f9      	ldr	r1, [r7, #12]
 80048d0:	430b      	orrs	r3, r1
 80048d2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	699a      	ldr	r2, [r3, #24]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a52      	ldr	r2, [pc, #328]	; (8004a38 <UART_SetConfig+0x1ac>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d14e      	bne.n	8004992 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80048f4:	f7ff f842 	bl	800397c <HAL_RCC_GetPCLK2Freq>
 80048f8:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80048fa:	68ba      	ldr	r2, [r7, #8]
 80048fc:	4613      	mov	r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	4413      	add	r3, r2
 8004902:	009a      	lsls	r2, r3, #2
 8004904:	441a      	add	r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004910:	4a4a      	ldr	r2, [pc, #296]	; (8004a3c <UART_SetConfig+0x1b0>)
 8004912:	fba2 2303 	umull	r2, r3, r2, r3
 8004916:	095b      	lsrs	r3, r3, #5
 8004918:	0119      	lsls	r1, r3, #4
 800491a:	68ba      	ldr	r2, [r7, #8]
 800491c:	4613      	mov	r3, r2
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	4413      	add	r3, r2
 8004922:	009a      	lsls	r2, r3, #2
 8004924:	441a      	add	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004930:	4b42      	ldr	r3, [pc, #264]	; (8004a3c <UART_SetConfig+0x1b0>)
 8004932:	fba3 0302 	umull	r0, r3, r3, r2
 8004936:	095b      	lsrs	r3, r3, #5
 8004938:	2064      	movs	r0, #100	; 0x64
 800493a:	fb00 f303 	mul.w	r3, r0, r3
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	011b      	lsls	r3, r3, #4
 8004942:	3332      	adds	r3, #50	; 0x32
 8004944:	4a3d      	ldr	r2, [pc, #244]	; (8004a3c <UART_SetConfig+0x1b0>)
 8004946:	fba2 2303 	umull	r2, r3, r2, r3
 800494a:	095b      	lsrs	r3, r3, #5
 800494c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004950:	4419      	add	r1, r3
 8004952:	68ba      	ldr	r2, [r7, #8]
 8004954:	4613      	mov	r3, r2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	4413      	add	r3, r2
 800495a:	009a      	lsls	r2, r3, #2
 800495c:	441a      	add	r2, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	fbb2 f2f3 	udiv	r2, r2, r3
 8004968:	4b34      	ldr	r3, [pc, #208]	; (8004a3c <UART_SetConfig+0x1b0>)
 800496a:	fba3 0302 	umull	r0, r3, r3, r2
 800496e:	095b      	lsrs	r3, r3, #5
 8004970:	2064      	movs	r0, #100	; 0x64
 8004972:	fb00 f303 	mul.w	r3, r0, r3
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	011b      	lsls	r3, r3, #4
 800497a:	3332      	adds	r3, #50	; 0x32
 800497c:	4a2f      	ldr	r2, [pc, #188]	; (8004a3c <UART_SetConfig+0x1b0>)
 800497e:	fba2 2303 	umull	r2, r3, r2, r3
 8004982:	095b      	lsrs	r3, r3, #5
 8004984:	f003 020f 	and.w	r2, r3, #15
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	440a      	add	r2, r1
 800498e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004990:	e04d      	b.n	8004a2e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8004992:	f7fe ffdf 	bl	8003954 <HAL_RCC_GetPCLK1Freq>
 8004996:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004998:	68ba      	ldr	r2, [r7, #8]
 800499a:	4613      	mov	r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	4413      	add	r3, r2
 80049a0:	009a      	lsls	r2, r3, #2
 80049a2:	441a      	add	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	009b      	lsls	r3, r3, #2
 80049aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ae:	4a23      	ldr	r2, [pc, #140]	; (8004a3c <UART_SetConfig+0x1b0>)
 80049b0:	fba2 2303 	umull	r2, r3, r2, r3
 80049b4:	095b      	lsrs	r3, r3, #5
 80049b6:	0119      	lsls	r1, r3, #4
 80049b8:	68ba      	ldr	r2, [r7, #8]
 80049ba:	4613      	mov	r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	4413      	add	r3, r2
 80049c0:	009a      	lsls	r2, r3, #2
 80049c2:	441a      	add	r2, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80049ce:	4b1b      	ldr	r3, [pc, #108]	; (8004a3c <UART_SetConfig+0x1b0>)
 80049d0:	fba3 0302 	umull	r0, r3, r3, r2
 80049d4:	095b      	lsrs	r3, r3, #5
 80049d6:	2064      	movs	r0, #100	; 0x64
 80049d8:	fb00 f303 	mul.w	r3, r0, r3
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	011b      	lsls	r3, r3, #4
 80049e0:	3332      	adds	r3, #50	; 0x32
 80049e2:	4a16      	ldr	r2, [pc, #88]	; (8004a3c <UART_SetConfig+0x1b0>)
 80049e4:	fba2 2303 	umull	r2, r3, r2, r3
 80049e8:	095b      	lsrs	r3, r3, #5
 80049ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049ee:	4419      	add	r1, r3
 80049f0:	68ba      	ldr	r2, [r7, #8]
 80049f2:	4613      	mov	r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	4413      	add	r3, r2
 80049f8:	009a      	lsls	r2, r3, #2
 80049fa:	441a      	add	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a06:	4b0d      	ldr	r3, [pc, #52]	; (8004a3c <UART_SetConfig+0x1b0>)
 8004a08:	fba3 0302 	umull	r0, r3, r3, r2
 8004a0c:	095b      	lsrs	r3, r3, #5
 8004a0e:	2064      	movs	r0, #100	; 0x64
 8004a10:	fb00 f303 	mul.w	r3, r0, r3
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	011b      	lsls	r3, r3, #4
 8004a18:	3332      	adds	r3, #50	; 0x32
 8004a1a:	4a08      	ldr	r2, [pc, #32]	; (8004a3c <UART_SetConfig+0x1b0>)
 8004a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a20:	095b      	lsrs	r3, r3, #5
 8004a22:	f003 020f 	and.w	r2, r3, #15
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	440a      	add	r2, r1
 8004a2c:	609a      	str	r2, [r3, #8]
}
 8004a2e:	bf00      	nop
 8004a30:	3710      	adds	r7, #16
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	40013800 	.word	0x40013800
 8004a3c:	51eb851f 	.word	0x51eb851f

08004a40 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004a40:	b084      	sub	sp, #16
 8004a42:	b480      	push	{r7}
 8004a44:	b083      	sub	sp, #12
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
 8004a4a:	f107 0014 	add.w	r0, r7, #20
 8004a4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bc80      	pop	{r7}
 8004a5c:	b004      	add	sp, #16
 8004a5e:	4770      	bx	lr

08004a60 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004a68:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004a6c:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	89fb      	ldrh	r3, [r7, #14]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3714      	adds	r7, #20
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bc80      	pop	{r7}
 8004a8c:	4770      	bx	lr

08004a8e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004a8e:	b480      	push	{r7}
 8004a90:	b085      	sub	sp, #20
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004a96:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004a9a:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	b21a      	sxth	r2, r3
 8004aa6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004aaa:	43db      	mvns	r3, r3
 8004aac:	b21b      	sxth	r3, r3
 8004aae:	4013      	ands	r3, r2
 8004ab0:	b21b      	sxth	r3, r3
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3714      	adds	r7, #20
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bc80      	pop	{r7}
 8004ac4:	4770      	bx	lr

08004ac6 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
 8004ace:	460b      	mov	r3, r1
 8004ad0:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004ad2:	2300      	movs	r3, #0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bc80      	pop	{r7}
 8004adc:	4770      	bx	lr

08004ade <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004ade:	b084      	sub	sp, #16
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	f107 0014 	add.w	r0, r7, #20
 8004aec:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f7ff ffa5 	bl	8004a60 <USB_EnableGlobalInt>

  return HAL_OK;
 8004b16:	2300      	movs	r3, #0
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3708      	adds	r7, #8
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004b22:	b004      	add	sp, #16
 8004b24:	4770      	bx	lr
	...

08004b28 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004b28:	b490      	push	{r4, r7}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004b32:	2300      	movs	r3, #0
 8004b34:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	781b      	ldrb	r3, [r3, #0]
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	4413      	add	r3, r2
 8004b40:	881b      	ldrh	r3, [r3, #0]
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004b48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b4c:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	78db      	ldrb	r3, [r3, #3]
 8004b52:	2b03      	cmp	r3, #3
 8004b54:	d819      	bhi.n	8004b8a <USB_ActivateEndpoint+0x62>
 8004b56:	a201      	add	r2, pc, #4	; (adr r2, 8004b5c <USB_ActivateEndpoint+0x34>)
 8004b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b5c:	08004b6d 	.word	0x08004b6d
 8004b60:	08004b81 	.word	0x08004b81
 8004b64:	08004b91 	.word	0x08004b91
 8004b68:	08004b77 	.word	0x08004b77
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004b6c:	89bb      	ldrh	r3, [r7, #12]
 8004b6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b72:	81bb      	strh	r3, [r7, #12]
      break;
 8004b74:	e00d      	b.n	8004b92 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004b76:	89bb      	ldrh	r3, [r7, #12]
 8004b78:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004b7c:	81bb      	strh	r3, [r7, #12]
      break;
 8004b7e:	e008      	b.n	8004b92 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004b80:	89bb      	ldrh	r3, [r7, #12]
 8004b82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b86:	81bb      	strh	r3, [r7, #12]
      break;
 8004b88:	e003      	b.n	8004b92 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	73fb      	strb	r3, [r7, #15]
      break;
 8004b8e:	e000      	b.n	8004b92 <USB_ActivateEndpoint+0x6a>
      break;
 8004b90:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	441a      	add	r2, r3
 8004b9c:	89bb      	ldrh	r3, [r7, #12]
 8004b9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ba2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ba6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004baa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	4413      	add	r3, r2
 8004bbc:	881b      	ldrh	r3, [r3, #0]
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	b29c      	uxth	r4, r3
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	441a      	add	r2, r3
 8004bde:	4b8a      	ldr	r3, [pc, #552]	; (8004e08 <USB_ActivateEndpoint+0x2e0>)
 8004be0:	4323      	orrs	r3, r4
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	7b1b      	ldrb	r3, [r3, #12]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	f040 8112 	bne.w	8004e14 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	785b      	ldrb	r3, [r3, #1]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d067      	beq.n	8004cc8 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004bf8:	687c      	ldr	r4, [r7, #4]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	441c      	add	r4, r3
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	011b      	lsls	r3, r3, #4
 8004c0a:	4423      	add	r3, r4
 8004c0c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c10:	461c      	mov	r4, r3
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	88db      	ldrh	r3, [r3, #6]
 8004c16:	085b      	lsrs	r3, r3, #1
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	005b      	lsls	r3, r3, #1
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	4413      	add	r3, r2
 8004c2a:	881b      	ldrh	r3, [r3, #0]
 8004c2c:	b29c      	uxth	r4, r3
 8004c2e:	4623      	mov	r3, r4
 8004c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d014      	beq.n	8004c62 <USB_ActivateEndpoint+0x13a>
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	4413      	add	r3, r2
 8004c42:	881b      	ldrh	r3, [r3, #0]
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c4e:	b29c      	uxth	r4, r3
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	441a      	add	r2, r3
 8004c5a:	4b6c      	ldr	r3, [pc, #432]	; (8004e0c <USB_ActivateEndpoint+0x2e4>)
 8004c5c:	4323      	orrs	r3, r4
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	78db      	ldrb	r3, [r3, #3]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d018      	beq.n	8004c9c <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	781b      	ldrb	r3, [r3, #0]
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	4413      	add	r3, r2
 8004c74:	881b      	ldrh	r3, [r3, #0]
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c80:	b29c      	uxth	r4, r3
 8004c82:	f084 0320 	eor.w	r3, r4, #32
 8004c86:	b29c      	uxth	r4, r3
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	441a      	add	r2, r3
 8004c92:	4b5d      	ldr	r3, [pc, #372]	; (8004e08 <USB_ActivateEndpoint+0x2e0>)
 8004c94:	4323      	orrs	r3, r4
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	8013      	strh	r3, [r2, #0]
 8004c9a:	e22b      	b.n	80050f4 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	781b      	ldrb	r3, [r3, #0]
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	4413      	add	r3, r2
 8004ca6:	881b      	ldrh	r3, [r3, #0]
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cb2:	b29c      	uxth	r4, r3
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	441a      	add	r2, r3
 8004cbe:	4b52      	ldr	r3, [pc, #328]	; (8004e08 <USB_ActivateEndpoint+0x2e0>)
 8004cc0:	4323      	orrs	r3, r4
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	8013      	strh	r3, [r2, #0]
 8004cc6:	e215      	b.n	80050f4 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004cc8:	687c      	ldr	r4, [r7, #4]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	441c      	add	r4, r3
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	011b      	lsls	r3, r3, #4
 8004cda:	4423      	add	r3, r4
 8004cdc:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004ce0:	461c      	mov	r4, r3
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	88db      	ldrh	r3, [r3, #6]
 8004ce6:	085b      	lsrs	r3, r3, #1
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	005b      	lsls	r3, r3, #1
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004cf0:	687c      	ldr	r4, [r7, #4]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	441c      	add	r4, r3
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	011b      	lsls	r3, r3, #4
 8004d02:	4423      	add	r3, r4
 8004d04:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004d08:	461c      	mov	r4, r3
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10e      	bne.n	8004d30 <USB_ActivateEndpoint+0x208>
 8004d12:	8823      	ldrh	r3, [r4, #0]
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	8023      	strh	r3, [r4, #0]
 8004d1e:	8823      	ldrh	r3, [r4, #0]
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	8023      	strh	r3, [r4, #0]
 8004d2e:	e02d      	b.n	8004d8c <USB_ActivateEndpoint+0x264>
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	2b3e      	cmp	r3, #62	; 0x3e
 8004d36:	d812      	bhi.n	8004d5e <USB_ActivateEndpoint+0x236>
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	691b      	ldr	r3, [r3, #16]
 8004d3c:	085b      	lsrs	r3, r3, #1
 8004d3e:	60bb      	str	r3, [r7, #8]
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	691b      	ldr	r3, [r3, #16]
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d002      	beq.n	8004d52 <USB_ActivateEndpoint+0x22a>
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	60bb      	str	r3, [r7, #8]
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	029b      	lsls	r3, r3, #10
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	8023      	strh	r3, [r4, #0]
 8004d5c:	e016      	b.n	8004d8c <USB_ActivateEndpoint+0x264>
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	095b      	lsrs	r3, r3, #5
 8004d64:	60bb      	str	r3, [r7, #8]
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	f003 031f 	and.w	r3, r3, #31
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d102      	bne.n	8004d78 <USB_ActivateEndpoint+0x250>
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	3b01      	subs	r3, #1
 8004d76:	60bb      	str	r3, [r7, #8]
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	029b      	lsls	r3, r3, #10
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	4413      	add	r3, r2
 8004d96:	881b      	ldrh	r3, [r3, #0]
 8004d98:	b29c      	uxth	r4, r3
 8004d9a:	4623      	mov	r3, r4
 8004d9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d014      	beq.n	8004dce <USB_ActivateEndpoint+0x2a6>
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	4413      	add	r3, r2
 8004dae:	881b      	ldrh	r3, [r3, #0]
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004db6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dba:	b29c      	uxth	r4, r3
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	441a      	add	r2, r3
 8004dc6:	4b12      	ldr	r3, [pc, #72]	; (8004e10 <USB_ActivateEndpoint+0x2e8>)
 8004dc8:	4323      	orrs	r3, r4
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	4413      	add	r3, r2
 8004dd8:	881b      	ldrh	r3, [r3, #0]
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004de0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004de4:	b29c      	uxth	r4, r3
 8004de6:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004dea:	b29c      	uxth	r4, r3
 8004dec:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004df0:	b29c      	uxth	r4, r3
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	781b      	ldrb	r3, [r3, #0]
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	441a      	add	r2, r3
 8004dfc:	4b02      	ldr	r3, [pc, #8]	; (8004e08 <USB_ActivateEndpoint+0x2e0>)
 8004dfe:	4323      	orrs	r3, r4
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	8013      	strh	r3, [r2, #0]
 8004e04:	e176      	b.n	80050f4 <USB_ActivateEndpoint+0x5cc>
 8004e06:	bf00      	nop
 8004e08:	ffff8080 	.word	0xffff8080
 8004e0c:	ffff80c0 	.word	0xffff80c0
 8004e10:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	781b      	ldrb	r3, [r3, #0]
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	4413      	add	r3, r2
 8004e1e:	881b      	ldrh	r3, [r3, #0]
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e2a:	b29c      	uxth	r4, r3
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	441a      	add	r2, r3
 8004e36:	4b96      	ldr	r3, [pc, #600]	; (8005090 <USB_ActivateEndpoint+0x568>)
 8004e38:	4323      	orrs	r3, r4
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004e3e:	687c      	ldr	r4, [r7, #4]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	441c      	add	r4, r3
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	011b      	lsls	r3, r3, #4
 8004e50:	4423      	add	r3, r4
 8004e52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e56:	461c      	mov	r4, r3
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	891b      	ldrh	r3, [r3, #8]
 8004e5c:	085b      	lsrs	r3, r3, #1
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	8023      	strh	r3, [r4, #0]
 8004e66:	687c      	ldr	r4, [r7, #4]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	441c      	add	r4, r3
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	011b      	lsls	r3, r3, #4
 8004e78:	4423      	add	r3, r4
 8004e7a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004e7e:	461c      	mov	r4, r3
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	895b      	ldrh	r3, [r3, #10]
 8004e84:	085b      	lsrs	r3, r3, #1
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	785b      	ldrb	r3, [r3, #1]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	f040 8088 	bne.w	8004fa8 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	4413      	add	r3, r2
 8004ea2:	881b      	ldrh	r3, [r3, #0]
 8004ea4:	b29c      	uxth	r4, r3
 8004ea6:	4623      	mov	r3, r4
 8004ea8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d014      	beq.n	8004eda <USB_ActivateEndpoint+0x3b2>
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	781b      	ldrb	r3, [r3, #0]
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	4413      	add	r3, r2
 8004eba:	881b      	ldrh	r3, [r3, #0]
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ec6:	b29c      	uxth	r4, r3
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	781b      	ldrb	r3, [r3, #0]
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	441a      	add	r2, r3
 8004ed2:	4b70      	ldr	r3, [pc, #448]	; (8005094 <USB_ActivateEndpoint+0x56c>)
 8004ed4:	4323      	orrs	r3, r4
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	781b      	ldrb	r3, [r3, #0]
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	4413      	add	r3, r2
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	b29c      	uxth	r4, r3
 8004ee8:	4623      	mov	r3, r4
 8004eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d014      	beq.n	8004f1c <USB_ActivateEndpoint+0x3f4>
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	4413      	add	r3, r2
 8004efc:	881b      	ldrh	r3, [r3, #0]
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f08:	b29c      	uxth	r4, r3
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	441a      	add	r2, r3
 8004f14:	4b60      	ldr	r3, [pc, #384]	; (8005098 <USB_ActivateEndpoint+0x570>)
 8004f16:	4323      	orrs	r3, r4
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	4413      	add	r3, r2
 8004f26:	881b      	ldrh	r3, [r3, #0]
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f32:	b29c      	uxth	r4, r3
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	441a      	add	r2, r3
 8004f3e:	4b56      	ldr	r3, [pc, #344]	; (8005098 <USB_ActivateEndpoint+0x570>)
 8004f40:	4323      	orrs	r3, r4
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	4413      	add	r3, r2
 8004f50:	881b      	ldrh	r3, [r3, #0]
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f5c:	b29c      	uxth	r4, r3
 8004f5e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004f62:	b29c      	uxth	r4, r3
 8004f64:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004f68:	b29c      	uxth	r4, r3
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	441a      	add	r2, r3
 8004f74:	4b49      	ldr	r3, [pc, #292]	; (800509c <USB_ActivateEndpoint+0x574>)
 8004f76:	4323      	orrs	r3, r4
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004f7c:	687a      	ldr	r2, [r7, #4]
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	4413      	add	r3, r2
 8004f86:	881b      	ldrh	r3, [r3, #0]
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f92:	b29c      	uxth	r4, r3
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	781b      	ldrb	r3, [r3, #0]
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	441a      	add	r2, r3
 8004f9e:	4b3f      	ldr	r3, [pc, #252]	; (800509c <USB_ActivateEndpoint+0x574>)
 8004fa0:	4323      	orrs	r3, r4
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	8013      	strh	r3, [r2, #0]
 8004fa6:	e0a5      	b.n	80050f4 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	009b      	lsls	r3, r3, #2
 8004fb0:	4413      	add	r3, r2
 8004fb2:	881b      	ldrh	r3, [r3, #0]
 8004fb4:	b29c      	uxth	r4, r3
 8004fb6:	4623      	mov	r3, r4
 8004fb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d014      	beq.n	8004fea <USB_ActivateEndpoint+0x4c2>
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	4413      	add	r3, r2
 8004fca:	881b      	ldrh	r3, [r3, #0]
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fd6:	b29c      	uxth	r4, r3
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	781b      	ldrb	r3, [r3, #0]
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	441a      	add	r2, r3
 8004fe2:	4b2c      	ldr	r3, [pc, #176]	; (8005094 <USB_ActivateEndpoint+0x56c>)
 8004fe4:	4323      	orrs	r3, r4
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	781b      	ldrb	r3, [r3, #0]
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	4413      	add	r3, r2
 8004ff4:	881b      	ldrh	r3, [r3, #0]
 8004ff6:	b29c      	uxth	r4, r3
 8004ff8:	4623      	mov	r3, r4
 8004ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d014      	beq.n	800502c <USB_ActivateEndpoint+0x504>
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	4413      	add	r3, r2
 800500c:	881b      	ldrh	r3, [r3, #0]
 800500e:	b29b      	uxth	r3, r3
 8005010:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005014:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005018:	b29c      	uxth	r4, r3
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	441a      	add	r2, r3
 8005024:	4b1c      	ldr	r3, [pc, #112]	; (8005098 <USB_ActivateEndpoint+0x570>)
 8005026:	4323      	orrs	r3, r4
 8005028:	b29b      	uxth	r3, r3
 800502a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	781b      	ldrb	r3, [r3, #0]
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	4413      	add	r3, r2
 8005036:	881b      	ldrh	r3, [r3, #0]
 8005038:	b29b      	uxth	r3, r3
 800503a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800503e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005042:	b29c      	uxth	r4, r3
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	441a      	add	r2, r3
 800504e:	4b11      	ldr	r3, [pc, #68]	; (8005094 <USB_ActivateEndpoint+0x56c>)
 8005050:	4323      	orrs	r3, r4
 8005052:	b29b      	uxth	r3, r3
 8005054:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	78db      	ldrb	r3, [r3, #3]
 800505a:	2b01      	cmp	r3, #1
 800505c:	d020      	beq.n	80050a0 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	4413      	add	r3, r2
 8005068:	881b      	ldrh	r3, [r3, #0]
 800506a:	b29b      	uxth	r3, r3
 800506c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005070:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005074:	b29c      	uxth	r4, r3
 8005076:	f084 0320 	eor.w	r3, r4, #32
 800507a:	b29c      	uxth	r4, r3
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	441a      	add	r2, r3
 8005086:	4b05      	ldr	r3, [pc, #20]	; (800509c <USB_ActivateEndpoint+0x574>)
 8005088:	4323      	orrs	r3, r4
 800508a:	b29b      	uxth	r3, r3
 800508c:	8013      	strh	r3, [r2, #0]
 800508e:	e01c      	b.n	80050ca <USB_ActivateEndpoint+0x5a2>
 8005090:	ffff8180 	.word	0xffff8180
 8005094:	ffffc080 	.word	0xffffc080
 8005098:	ffff80c0 	.word	0xffff80c0
 800509c:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80050a0:	687a      	ldr	r2, [r7, #4]
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	4413      	add	r3, r2
 80050aa:	881b      	ldrh	r3, [r3, #0]
 80050ac:	b29b      	uxth	r3, r3
 80050ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050b6:	b29c      	uxth	r4, r3
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	781b      	ldrb	r3, [r3, #0]
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	441a      	add	r2, r3
 80050c2:	4b0f      	ldr	r3, [pc, #60]	; (8005100 <USB_ActivateEndpoint+0x5d8>)
 80050c4:	4323      	orrs	r3, r4
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	4413      	add	r3, r2
 80050d4:	881b      	ldrh	r3, [r3, #0]
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050e0:	b29c      	uxth	r4, r3
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	441a      	add	r2, r3
 80050ec:	4b04      	ldr	r3, [pc, #16]	; (8005100 <USB_ActivateEndpoint+0x5d8>)
 80050ee:	4323      	orrs	r3, r4
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80050f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bc90      	pop	{r4, r7}
 80050fe:	4770      	bx	lr
 8005100:	ffff8080 	.word	0xffff8080

08005104 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005104:	b490      	push	{r4, r7}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	7b1b      	ldrb	r3, [r3, #12]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d171      	bne.n	80051fa <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	785b      	ldrb	r3, [r3, #1]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d036      	beq.n	800518c <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	4413      	add	r3, r2
 8005128:	881b      	ldrh	r3, [r3, #0]
 800512a:	b29c      	uxth	r4, r3
 800512c:	4623      	mov	r3, r4
 800512e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005132:	2b00      	cmp	r3, #0
 8005134:	d014      	beq.n	8005160 <USB_DeactivateEndpoint+0x5c>
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	4413      	add	r3, r2
 8005140:	881b      	ldrh	r3, [r3, #0]
 8005142:	b29b      	uxth	r3, r3
 8005144:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005148:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800514c:	b29c      	uxth	r4, r3
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	441a      	add	r2, r3
 8005158:	4b6b      	ldr	r3, [pc, #428]	; (8005308 <USB_DeactivateEndpoint+0x204>)
 800515a:	4323      	orrs	r3, r4
 800515c:	b29b      	uxth	r3, r3
 800515e:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4413      	add	r3, r2
 800516a:	881b      	ldrh	r3, [r3, #0]
 800516c:	b29b      	uxth	r3, r3
 800516e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005172:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005176:	b29c      	uxth	r4, r3
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	441a      	add	r2, r3
 8005182:	4b62      	ldr	r3, [pc, #392]	; (800530c <USB_DeactivateEndpoint+0x208>)
 8005184:	4323      	orrs	r3, r4
 8005186:	b29b      	uxth	r3, r3
 8005188:	8013      	strh	r3, [r2, #0]
 800518a:	e144      	b.n	8005416 <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	4413      	add	r3, r2
 8005196:	881b      	ldrh	r3, [r3, #0]
 8005198:	b29c      	uxth	r4, r3
 800519a:	4623      	mov	r3, r4
 800519c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d014      	beq.n	80051ce <USB_DeactivateEndpoint+0xca>
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	781b      	ldrb	r3, [r3, #0]
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	4413      	add	r3, r2
 80051ae:	881b      	ldrh	r3, [r3, #0]
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ba:	b29c      	uxth	r4, r3
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	441a      	add	r2, r3
 80051c6:	4b52      	ldr	r3, [pc, #328]	; (8005310 <USB_DeactivateEndpoint+0x20c>)
 80051c8:	4323      	orrs	r3, r4
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	4413      	add	r3, r2
 80051d8:	881b      	ldrh	r3, [r3, #0]
 80051da:	b29b      	uxth	r3, r3
 80051dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051e4:	b29c      	uxth	r4, r3
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	441a      	add	r2, r3
 80051f0:	4b46      	ldr	r3, [pc, #280]	; (800530c <USB_DeactivateEndpoint+0x208>)
 80051f2:	4323      	orrs	r3, r4
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	8013      	strh	r3, [r2, #0]
 80051f8:	e10d      	b.n	8005416 <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	785b      	ldrb	r3, [r3, #1]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f040 8088 	bne.w	8005314 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	4413      	add	r3, r2
 800520e:	881b      	ldrh	r3, [r3, #0]
 8005210:	b29c      	uxth	r4, r3
 8005212:	4623      	mov	r3, r4
 8005214:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d014      	beq.n	8005246 <USB_DeactivateEndpoint+0x142>
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	4413      	add	r3, r2
 8005226:	881b      	ldrh	r3, [r3, #0]
 8005228:	b29b      	uxth	r3, r3
 800522a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800522e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005232:	b29c      	uxth	r4, r3
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	781b      	ldrb	r3, [r3, #0]
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	441a      	add	r2, r3
 800523e:	4b34      	ldr	r3, [pc, #208]	; (8005310 <USB_DeactivateEndpoint+0x20c>)
 8005240:	4323      	orrs	r3, r4
 8005242:	b29b      	uxth	r3, r3
 8005244:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	781b      	ldrb	r3, [r3, #0]
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	4413      	add	r3, r2
 8005250:	881b      	ldrh	r3, [r3, #0]
 8005252:	b29c      	uxth	r4, r3
 8005254:	4623      	mov	r3, r4
 8005256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800525a:	2b00      	cmp	r3, #0
 800525c:	d014      	beq.n	8005288 <USB_DeactivateEndpoint+0x184>
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	4413      	add	r3, r2
 8005268:	881b      	ldrh	r3, [r3, #0]
 800526a:	b29b      	uxth	r3, r3
 800526c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005270:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005274:	b29c      	uxth	r4, r3
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	781b      	ldrb	r3, [r3, #0]
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	441a      	add	r2, r3
 8005280:	4b21      	ldr	r3, [pc, #132]	; (8005308 <USB_DeactivateEndpoint+0x204>)
 8005282:	4323      	orrs	r3, r4
 8005284:	b29b      	uxth	r3, r3
 8005286:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	781b      	ldrb	r3, [r3, #0]
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	4413      	add	r3, r2
 8005292:	881b      	ldrh	r3, [r3, #0]
 8005294:	b29b      	uxth	r3, r3
 8005296:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800529a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800529e:	b29c      	uxth	r4, r3
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	441a      	add	r2, r3
 80052aa:	4b17      	ldr	r3, [pc, #92]	; (8005308 <USB_DeactivateEndpoint+0x204>)
 80052ac:	4323      	orrs	r3, r4
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	4413      	add	r3, r2
 80052bc:	881b      	ldrh	r3, [r3, #0]
 80052be:	b29b      	uxth	r3, r3
 80052c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052c8:	b29c      	uxth	r4, r3
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	441a      	add	r2, r3
 80052d4:	4b0d      	ldr	r3, [pc, #52]	; (800530c <USB_DeactivateEndpoint+0x208>)
 80052d6:	4323      	orrs	r3, r4
 80052d8:	b29b      	uxth	r3, r3
 80052da:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80052dc:	687a      	ldr	r2, [r7, #4]
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	781b      	ldrb	r3, [r3, #0]
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	4413      	add	r3, r2
 80052e6:	881b      	ldrh	r3, [r3, #0]
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052f2:	b29c      	uxth	r4, r3
 80052f4:	687a      	ldr	r2, [r7, #4]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	781b      	ldrb	r3, [r3, #0]
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	441a      	add	r2, r3
 80052fe:	4b03      	ldr	r3, [pc, #12]	; (800530c <USB_DeactivateEndpoint+0x208>)
 8005300:	4323      	orrs	r3, r4
 8005302:	b29b      	uxth	r3, r3
 8005304:	8013      	strh	r3, [r2, #0]
 8005306:	e086      	b.n	8005416 <USB_DeactivateEndpoint+0x312>
 8005308:	ffff80c0 	.word	0xffff80c0
 800530c:	ffff8080 	.word	0xffff8080
 8005310:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	4413      	add	r3, r2
 800531e:	881b      	ldrh	r3, [r3, #0]
 8005320:	b29c      	uxth	r4, r3
 8005322:	4623      	mov	r3, r4
 8005324:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d014      	beq.n	8005356 <USB_DeactivateEndpoint+0x252>
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	781b      	ldrb	r3, [r3, #0]
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	4413      	add	r3, r2
 8005336:	881b      	ldrh	r3, [r3, #0]
 8005338:	b29b      	uxth	r3, r3
 800533a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800533e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005342:	b29c      	uxth	r4, r3
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	441a      	add	r2, r3
 800534e:	4b35      	ldr	r3, [pc, #212]	; (8005424 <USB_DeactivateEndpoint+0x320>)
 8005350:	4323      	orrs	r3, r4
 8005352:	b29b      	uxth	r3, r3
 8005354:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	4413      	add	r3, r2
 8005360:	881b      	ldrh	r3, [r3, #0]
 8005362:	b29c      	uxth	r4, r3
 8005364:	4623      	mov	r3, r4
 8005366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800536a:	2b00      	cmp	r3, #0
 800536c:	d014      	beq.n	8005398 <USB_DeactivateEndpoint+0x294>
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	781b      	ldrb	r3, [r3, #0]
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	4413      	add	r3, r2
 8005378:	881b      	ldrh	r3, [r3, #0]
 800537a:	b29b      	uxth	r3, r3
 800537c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005380:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005384:	b29c      	uxth	r4, r3
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	781b      	ldrb	r3, [r3, #0]
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	441a      	add	r2, r3
 8005390:	4b25      	ldr	r3, [pc, #148]	; (8005428 <USB_DeactivateEndpoint+0x324>)
 8005392:	4323      	orrs	r3, r4
 8005394:	b29b      	uxth	r3, r3
 8005396:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005398:	687a      	ldr	r2, [r7, #4]
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	781b      	ldrb	r3, [r3, #0]
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	4413      	add	r3, r2
 80053a2:	881b      	ldrh	r3, [r3, #0]
 80053a4:	b29b      	uxth	r3, r3
 80053a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053ae:	b29c      	uxth	r4, r3
 80053b0:	687a      	ldr	r2, [r7, #4]
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	441a      	add	r2, r3
 80053ba:	4b1a      	ldr	r3, [pc, #104]	; (8005424 <USB_DeactivateEndpoint+0x320>)
 80053bc:	4323      	orrs	r3, r4
 80053be:	b29b      	uxth	r3, r3
 80053c0:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	781b      	ldrb	r3, [r3, #0]
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4413      	add	r3, r2
 80053cc:	881b      	ldrh	r3, [r3, #0]
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053d8:	b29c      	uxth	r4, r3
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	781b      	ldrb	r3, [r3, #0]
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	441a      	add	r2, r3
 80053e4:	4b11      	ldr	r3, [pc, #68]	; (800542c <USB_DeactivateEndpoint+0x328>)
 80053e6:	4323      	orrs	r3, r4
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	881b      	ldrh	r3, [r3, #0]
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80053fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005402:	b29c      	uxth	r4, r3
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	441a      	add	r2, r3
 800540e:	4b07      	ldr	r3, [pc, #28]	; (800542c <USB_DeactivateEndpoint+0x328>)
 8005410:	4323      	orrs	r3, r4
 8005412:	b29b      	uxth	r3, r3
 8005414:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005416:	2300      	movs	r3, #0
}
 8005418:	4618      	mov	r0, r3
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bc90      	pop	{r4, r7}
 8005420:	4770      	bx	lr
 8005422:	bf00      	nop
 8005424:	ffffc080 	.word	0xffffc080
 8005428:	ffff80c0 	.word	0xffff80c0
 800542c:	ffff8080 	.word	0xffff8080

08005430 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005430:	b590      	push	{r4, r7, lr}
 8005432:	b08d      	sub	sp, #52	; 0x34
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	785b      	ldrb	r3, [r3, #1]
 800543e:	2b01      	cmp	r3, #1
 8005440:	f040 8160 	bne.w	8005704 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	699a      	ldr	r2, [r3, #24]
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	691b      	ldr	r3, [r3, #16]
 800544c:	429a      	cmp	r2, r3
 800544e:	d909      	bls.n	8005464 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	691b      	ldr	r3, [r3, #16]
 8005454:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	699a      	ldr	r2, [r3, #24]
 800545a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800545c:	1ad2      	subs	r2, r2, r3
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	619a      	str	r2, [r3, #24]
 8005462:	e005      	b.n	8005470 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	2200      	movs	r2, #0
 800546e:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	7b1b      	ldrb	r3, [r3, #12]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d119      	bne.n	80054ac <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	6959      	ldr	r1, [r3, #20]
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	88da      	ldrh	r2, [r3, #6]
 8005480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005482:	b29b      	uxth	r3, r3
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 fba2 	bl	8005bce <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800548a:	687c      	ldr	r4, [r7, #4]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005492:	b29b      	uxth	r3, r3
 8005494:	441c      	add	r4, r3
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	011b      	lsls	r3, r3, #4
 800549c:	4423      	add	r3, r4
 800549e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80054a2:	461c      	mov	r4, r3
 80054a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	8023      	strh	r3, [r4, #0]
 80054aa:	e10f      	b.n	80056cc <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	781b      	ldrb	r3, [r3, #0]
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	4413      	add	r3, r2
 80054b6:	881b      	ldrh	r3, [r3, #0]
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d065      	beq.n	800558e <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80054c2:	687c      	ldr	r4, [r7, #4]
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	785b      	ldrb	r3, [r3, #1]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d148      	bne.n	800555e <USB_EPStartXfer+0x12e>
 80054cc:	687c      	ldr	r4, [r7, #4]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	441c      	add	r4, r3
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	781b      	ldrb	r3, [r3, #0]
 80054dc:	011b      	lsls	r3, r3, #4
 80054de:	4423      	add	r3, r4
 80054e0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80054e4:	461c      	mov	r4, r3
 80054e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d10e      	bne.n	800550a <USB_EPStartXfer+0xda>
 80054ec:	8823      	ldrh	r3, [r4, #0]
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	8023      	strh	r3, [r4, #0]
 80054f8:	8823      	ldrh	r3, [r4, #0]
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005500:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005504:	b29b      	uxth	r3, r3
 8005506:	8023      	strh	r3, [r4, #0]
 8005508:	e03d      	b.n	8005586 <USB_EPStartXfer+0x156>
 800550a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800550c:	2b3e      	cmp	r3, #62	; 0x3e
 800550e:	d810      	bhi.n	8005532 <USB_EPStartXfer+0x102>
 8005510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005512:	085b      	lsrs	r3, r3, #1
 8005514:	627b      	str	r3, [r7, #36]	; 0x24
 8005516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005518:	f003 0301 	and.w	r3, r3, #1
 800551c:	2b00      	cmp	r3, #0
 800551e:	d002      	beq.n	8005526 <USB_EPStartXfer+0xf6>
 8005520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005522:	3301      	adds	r3, #1
 8005524:	627b      	str	r3, [r7, #36]	; 0x24
 8005526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005528:	b29b      	uxth	r3, r3
 800552a:	029b      	lsls	r3, r3, #10
 800552c:	b29b      	uxth	r3, r3
 800552e:	8023      	strh	r3, [r4, #0]
 8005530:	e029      	b.n	8005586 <USB_EPStartXfer+0x156>
 8005532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005534:	095b      	lsrs	r3, r3, #5
 8005536:	627b      	str	r3, [r7, #36]	; 0x24
 8005538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800553a:	f003 031f 	and.w	r3, r3, #31
 800553e:	2b00      	cmp	r3, #0
 8005540:	d102      	bne.n	8005548 <USB_EPStartXfer+0x118>
 8005542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005544:	3b01      	subs	r3, #1
 8005546:	627b      	str	r3, [r7, #36]	; 0x24
 8005548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554a:	b29b      	uxth	r3, r3
 800554c:	029b      	lsls	r3, r3, #10
 800554e:	b29b      	uxth	r3, r3
 8005550:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005554:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005558:	b29b      	uxth	r3, r3
 800555a:	8023      	strh	r3, [r4, #0]
 800555c:	e013      	b.n	8005586 <USB_EPStartXfer+0x156>
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	785b      	ldrb	r3, [r3, #1]
 8005562:	2b01      	cmp	r3, #1
 8005564:	d10f      	bne.n	8005586 <USB_EPStartXfer+0x156>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800556c:	b29b      	uxth	r3, r3
 800556e:	441c      	add	r4, r3
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	011b      	lsls	r3, r3, #4
 8005576:	4423      	add	r3, r4
 8005578:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800557c:	60fb      	str	r3, [r7, #12]
 800557e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005580:	b29a      	uxth	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	895b      	ldrh	r3, [r3, #10]
 800558a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800558c:	e063      	b.n	8005656 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	785b      	ldrb	r3, [r3, #1]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d148      	bne.n	8005628 <USB_EPStartXfer+0x1f8>
 8005596:	687c      	ldr	r4, [r7, #4]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800559e:	b29b      	uxth	r3, r3
 80055a0:	441c      	add	r4, r3
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	781b      	ldrb	r3, [r3, #0]
 80055a6:	011b      	lsls	r3, r3, #4
 80055a8:	4423      	add	r3, r4
 80055aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80055ae:	461c      	mov	r4, r3
 80055b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d10e      	bne.n	80055d4 <USB_EPStartXfer+0x1a4>
 80055b6:	8823      	ldrh	r3, [r4, #0]
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80055be:	b29b      	uxth	r3, r3
 80055c0:	8023      	strh	r3, [r4, #0]
 80055c2:	8823      	ldrh	r3, [r4, #0]
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	8023      	strh	r3, [r4, #0]
 80055d2:	e03d      	b.n	8005650 <USB_EPStartXfer+0x220>
 80055d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055d6:	2b3e      	cmp	r3, #62	; 0x3e
 80055d8:	d810      	bhi.n	80055fc <USB_EPStartXfer+0x1cc>
 80055da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055dc:	085b      	lsrs	r3, r3, #1
 80055de:	623b      	str	r3, [r7, #32]
 80055e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e2:	f003 0301 	and.w	r3, r3, #1
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d002      	beq.n	80055f0 <USB_EPStartXfer+0x1c0>
 80055ea:	6a3b      	ldr	r3, [r7, #32]
 80055ec:	3301      	adds	r3, #1
 80055ee:	623b      	str	r3, [r7, #32]
 80055f0:	6a3b      	ldr	r3, [r7, #32]
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	029b      	lsls	r3, r3, #10
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	8023      	strh	r3, [r4, #0]
 80055fa:	e029      	b.n	8005650 <USB_EPStartXfer+0x220>
 80055fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055fe:	095b      	lsrs	r3, r3, #5
 8005600:	623b      	str	r3, [r7, #32]
 8005602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005604:	f003 031f 	and.w	r3, r3, #31
 8005608:	2b00      	cmp	r3, #0
 800560a:	d102      	bne.n	8005612 <USB_EPStartXfer+0x1e2>
 800560c:	6a3b      	ldr	r3, [r7, #32]
 800560e:	3b01      	subs	r3, #1
 8005610:	623b      	str	r3, [r7, #32]
 8005612:	6a3b      	ldr	r3, [r7, #32]
 8005614:	b29b      	uxth	r3, r3
 8005616:	029b      	lsls	r3, r3, #10
 8005618:	b29b      	uxth	r3, r3
 800561a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800561e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005622:	b29b      	uxth	r3, r3
 8005624:	8023      	strh	r3, [r4, #0]
 8005626:	e013      	b.n	8005650 <USB_EPStartXfer+0x220>
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	785b      	ldrb	r3, [r3, #1]
 800562c:	2b01      	cmp	r3, #1
 800562e:	d10f      	bne.n	8005650 <USB_EPStartXfer+0x220>
 8005630:	687c      	ldr	r4, [r7, #4]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005638:	b29b      	uxth	r3, r3
 800563a:	441c      	add	r4, r3
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	011b      	lsls	r3, r3, #4
 8005642:	4423      	add	r3, r4
 8005644:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005648:	461c      	mov	r4, r3
 800564a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800564c:	b29b      	uxth	r3, r3
 800564e:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	891b      	ldrh	r3, [r3, #8]
 8005654:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	6959      	ldr	r1, [r3, #20]
 800565a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800565c:	b29b      	uxth	r3, r3
 800565e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f000 fab4 	bl	8005bce <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	785b      	ldrb	r3, [r3, #1]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d115      	bne.n	800569a <USB_EPStartXfer+0x26a>
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	781b      	ldrb	r3, [r3, #0]
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4413      	add	r3, r2
 8005678:	881b      	ldrh	r3, [r3, #0]
 800567a:	b29b      	uxth	r3, r3
 800567c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005680:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005684:	b29c      	uxth	r4, r3
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	781b      	ldrb	r3, [r3, #0]
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	441a      	add	r2, r3
 8005690:	4b9a      	ldr	r3, [pc, #616]	; (80058fc <USB_EPStartXfer+0x4cc>)
 8005692:	4323      	orrs	r3, r4
 8005694:	b29b      	uxth	r3, r3
 8005696:	8013      	strh	r3, [r2, #0]
 8005698:	e018      	b.n	80056cc <USB_EPStartXfer+0x29c>
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	785b      	ldrb	r3, [r3, #1]
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d114      	bne.n	80056cc <USB_EPStartXfer+0x29c>
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	4413      	add	r3, r2
 80056ac:	881b      	ldrh	r3, [r3, #0]
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056b8:	b29c      	uxth	r4, r3
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	781b      	ldrb	r3, [r3, #0]
 80056c0:	009b      	lsls	r3, r3, #2
 80056c2:	441a      	add	r2, r3
 80056c4:	4b8e      	ldr	r3, [pc, #568]	; (8005900 <USB_EPStartXfer+0x4d0>)
 80056c6:	4323      	orrs	r3, r4
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	781b      	ldrb	r3, [r3, #0]
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	4413      	add	r3, r2
 80056d6:	881b      	ldrh	r3, [r3, #0]
 80056d8:	b29b      	uxth	r3, r3
 80056da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056e2:	b29c      	uxth	r4, r3
 80056e4:	f084 0310 	eor.w	r3, r4, #16
 80056e8:	b29c      	uxth	r4, r3
 80056ea:	f084 0320 	eor.w	r3, r4, #32
 80056ee:	b29c      	uxth	r4, r3
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	441a      	add	r2, r3
 80056fa:	4b82      	ldr	r3, [pc, #520]	; (8005904 <USB_EPStartXfer+0x4d4>)
 80056fc:	4323      	orrs	r3, r4
 80056fe:	b29b      	uxth	r3, r3
 8005700:	8013      	strh	r3, [r2, #0]
 8005702:	e146      	b.n	8005992 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	699a      	ldr	r2, [r3, #24]
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	691b      	ldr	r3, [r3, #16]
 800570c:	429a      	cmp	r2, r3
 800570e:	d909      	bls.n	8005724 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	691b      	ldr	r3, [r3, #16]
 8005714:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	699a      	ldr	r2, [r3, #24]
 800571a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800571c:	1ad2      	subs	r2, r2, r3
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	619a      	str	r2, [r3, #24]
 8005722:	e005      	b.n	8005730 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	699b      	ldr	r3, [r3, #24]
 8005728:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	2200      	movs	r2, #0
 800572e:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	7b1b      	ldrb	r3, [r3, #12]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d148      	bne.n	80057ca <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005738:	687c      	ldr	r4, [r7, #4]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005740:	b29b      	uxth	r3, r3
 8005742:	441c      	add	r4, r3
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	011b      	lsls	r3, r3, #4
 800574a:	4423      	add	r3, r4
 800574c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005750:	461c      	mov	r4, r3
 8005752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005754:	2b00      	cmp	r3, #0
 8005756:	d10e      	bne.n	8005776 <USB_EPStartXfer+0x346>
 8005758:	8823      	ldrh	r3, [r4, #0]
 800575a:	b29b      	uxth	r3, r3
 800575c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005760:	b29b      	uxth	r3, r3
 8005762:	8023      	strh	r3, [r4, #0]
 8005764:	8823      	ldrh	r3, [r4, #0]
 8005766:	b29b      	uxth	r3, r3
 8005768:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800576c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005770:	b29b      	uxth	r3, r3
 8005772:	8023      	strh	r3, [r4, #0]
 8005774:	e0f2      	b.n	800595c <USB_EPStartXfer+0x52c>
 8005776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005778:	2b3e      	cmp	r3, #62	; 0x3e
 800577a:	d810      	bhi.n	800579e <USB_EPStartXfer+0x36e>
 800577c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577e:	085b      	lsrs	r3, r3, #1
 8005780:	61fb      	str	r3, [r7, #28]
 8005782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	2b00      	cmp	r3, #0
 800578a:	d002      	beq.n	8005792 <USB_EPStartXfer+0x362>
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	3301      	adds	r3, #1
 8005790:	61fb      	str	r3, [r7, #28]
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	b29b      	uxth	r3, r3
 8005796:	029b      	lsls	r3, r3, #10
 8005798:	b29b      	uxth	r3, r3
 800579a:	8023      	strh	r3, [r4, #0]
 800579c:	e0de      	b.n	800595c <USB_EPStartXfer+0x52c>
 800579e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057a0:	095b      	lsrs	r3, r3, #5
 80057a2:	61fb      	str	r3, [r7, #28]
 80057a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057a6:	f003 031f 	and.w	r3, r3, #31
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d102      	bne.n	80057b4 <USB_EPStartXfer+0x384>
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	3b01      	subs	r3, #1
 80057b2:	61fb      	str	r3, [r7, #28]
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	029b      	lsls	r3, r3, #10
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80057c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	8023      	strh	r3, [r4, #0]
 80057c8:	e0c8      	b.n	800595c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	785b      	ldrb	r3, [r3, #1]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d148      	bne.n	8005864 <USB_EPStartXfer+0x434>
 80057d2:	687c      	ldr	r4, [r7, #4]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80057da:	b29b      	uxth	r3, r3
 80057dc:	441c      	add	r4, r3
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	011b      	lsls	r3, r3, #4
 80057e4:	4423      	add	r3, r4
 80057e6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80057ea:	461c      	mov	r4, r3
 80057ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d10e      	bne.n	8005810 <USB_EPStartXfer+0x3e0>
 80057f2:	8823      	ldrh	r3, [r4, #0]
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	8023      	strh	r3, [r4, #0]
 80057fe:	8823      	ldrh	r3, [r4, #0]
 8005800:	b29b      	uxth	r3, r3
 8005802:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005806:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800580a:	b29b      	uxth	r3, r3
 800580c:	8023      	strh	r3, [r4, #0]
 800580e:	e03d      	b.n	800588c <USB_EPStartXfer+0x45c>
 8005810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005812:	2b3e      	cmp	r3, #62	; 0x3e
 8005814:	d810      	bhi.n	8005838 <USB_EPStartXfer+0x408>
 8005816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005818:	085b      	lsrs	r3, r3, #1
 800581a:	61bb      	str	r3, [r7, #24]
 800581c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800581e:	f003 0301 	and.w	r3, r3, #1
 8005822:	2b00      	cmp	r3, #0
 8005824:	d002      	beq.n	800582c <USB_EPStartXfer+0x3fc>
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	3301      	adds	r3, #1
 800582a:	61bb      	str	r3, [r7, #24]
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	b29b      	uxth	r3, r3
 8005830:	029b      	lsls	r3, r3, #10
 8005832:	b29b      	uxth	r3, r3
 8005834:	8023      	strh	r3, [r4, #0]
 8005836:	e029      	b.n	800588c <USB_EPStartXfer+0x45c>
 8005838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800583a:	095b      	lsrs	r3, r3, #5
 800583c:	61bb      	str	r3, [r7, #24]
 800583e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005840:	f003 031f 	and.w	r3, r3, #31
 8005844:	2b00      	cmp	r3, #0
 8005846:	d102      	bne.n	800584e <USB_EPStartXfer+0x41e>
 8005848:	69bb      	ldr	r3, [r7, #24]
 800584a:	3b01      	subs	r3, #1
 800584c:	61bb      	str	r3, [r7, #24]
 800584e:	69bb      	ldr	r3, [r7, #24]
 8005850:	b29b      	uxth	r3, r3
 8005852:	029b      	lsls	r3, r3, #10
 8005854:	b29b      	uxth	r3, r3
 8005856:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800585a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800585e:	b29b      	uxth	r3, r3
 8005860:	8023      	strh	r3, [r4, #0]
 8005862:	e013      	b.n	800588c <USB_EPStartXfer+0x45c>
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	785b      	ldrb	r3, [r3, #1]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d10f      	bne.n	800588c <USB_EPStartXfer+0x45c>
 800586c:	687c      	ldr	r4, [r7, #4]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005874:	b29b      	uxth	r3, r3
 8005876:	441c      	add	r4, r3
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	781b      	ldrb	r3, [r3, #0]
 800587c:	011b      	lsls	r3, r3, #4
 800587e:	4423      	add	r3, r4
 8005880:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005884:	461c      	mov	r4, r3
 8005886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005888:	b29b      	uxth	r3, r3
 800588a:	8023      	strh	r3, [r4, #0]
 800588c:	687c      	ldr	r4, [r7, #4]
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	785b      	ldrb	r3, [r3, #1]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d14e      	bne.n	8005934 <USB_EPStartXfer+0x504>
 8005896:	687c      	ldr	r4, [r7, #4]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800589e:	b29b      	uxth	r3, r3
 80058a0:	441c      	add	r4, r3
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	011b      	lsls	r3, r3, #4
 80058a8:	4423      	add	r3, r4
 80058aa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80058ae:	461c      	mov	r4, r3
 80058b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d10e      	bne.n	80058d4 <USB_EPStartXfer+0x4a4>
 80058b6:	8823      	ldrh	r3, [r4, #0]
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80058be:	b29b      	uxth	r3, r3
 80058c0:	8023      	strh	r3, [r4, #0]
 80058c2:	8823      	ldrh	r3, [r4, #0]
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	8023      	strh	r3, [r4, #0]
 80058d2:	e043      	b.n	800595c <USB_EPStartXfer+0x52c>
 80058d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d6:	2b3e      	cmp	r3, #62	; 0x3e
 80058d8:	d816      	bhi.n	8005908 <USB_EPStartXfer+0x4d8>
 80058da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058dc:	085b      	lsrs	r3, r3, #1
 80058de:	617b      	str	r3, [r7, #20]
 80058e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058e2:	f003 0301 	and.w	r3, r3, #1
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d002      	beq.n	80058f0 <USB_EPStartXfer+0x4c0>
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	3301      	adds	r3, #1
 80058ee:	617b      	str	r3, [r7, #20]
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	029b      	lsls	r3, r3, #10
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	8023      	strh	r3, [r4, #0]
 80058fa:	e02f      	b.n	800595c <USB_EPStartXfer+0x52c>
 80058fc:	ffff80c0 	.word	0xffff80c0
 8005900:	ffffc080 	.word	0xffffc080
 8005904:	ffff8080 	.word	0xffff8080
 8005908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800590a:	095b      	lsrs	r3, r3, #5
 800590c:	617b      	str	r3, [r7, #20]
 800590e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005910:	f003 031f 	and.w	r3, r3, #31
 8005914:	2b00      	cmp	r3, #0
 8005916:	d102      	bne.n	800591e <USB_EPStartXfer+0x4ee>
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	3b01      	subs	r3, #1
 800591c:	617b      	str	r3, [r7, #20]
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	b29b      	uxth	r3, r3
 8005922:	029b      	lsls	r3, r3, #10
 8005924:	b29b      	uxth	r3, r3
 8005926:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800592a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800592e:	b29b      	uxth	r3, r3
 8005930:	8023      	strh	r3, [r4, #0]
 8005932:	e013      	b.n	800595c <USB_EPStartXfer+0x52c>
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	785b      	ldrb	r3, [r3, #1]
 8005938:	2b01      	cmp	r3, #1
 800593a:	d10f      	bne.n	800595c <USB_EPStartXfer+0x52c>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005942:	b29b      	uxth	r3, r3
 8005944:	441c      	add	r4, r3
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	781b      	ldrb	r3, [r3, #0]
 800594a:	011b      	lsls	r3, r3, #4
 800594c:	4423      	add	r3, r4
 800594e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005952:	613b      	str	r3, [r7, #16]
 8005954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005956:	b29a      	uxth	r2, r3
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	4413      	add	r3, r2
 8005966:	881b      	ldrh	r3, [r3, #0]
 8005968:	b29b      	uxth	r3, r3
 800596a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800596e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005972:	b29c      	uxth	r4, r3
 8005974:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005978:	b29c      	uxth	r4, r3
 800597a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800597e:	b29c      	uxth	r4, r3
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	781b      	ldrb	r3, [r3, #0]
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	441a      	add	r2, r3
 800598a:	4b04      	ldr	r3, [pc, #16]	; (800599c <USB_EPStartXfer+0x56c>)
 800598c:	4323      	orrs	r3, r4
 800598e:	b29b      	uxth	r3, r3
 8005990:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3734      	adds	r7, #52	; 0x34
 8005998:	46bd      	mov	sp, r7
 800599a:	bd90      	pop	{r4, r7, pc}
 800599c:	ffff8080 	.word	0xffff8080

080059a0 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80059a0:	b490      	push	{r4, r7}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	785b      	ldrb	r3, [r3, #1]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d018      	beq.n	80059e4 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	781b      	ldrb	r3, [r3, #0]
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4413      	add	r3, r2
 80059bc:	881b      	ldrh	r3, [r3, #0]
 80059be:	b29b      	uxth	r3, r3
 80059c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059c8:	b29c      	uxth	r4, r3
 80059ca:	f084 0310 	eor.w	r3, r4, #16
 80059ce:	b29c      	uxth	r4, r3
 80059d0:	687a      	ldr	r2, [r7, #4]
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	441a      	add	r2, r3
 80059da:	4b11      	ldr	r3, [pc, #68]	; (8005a20 <USB_EPSetStall+0x80>)
 80059dc:	4323      	orrs	r3, r4
 80059de:	b29b      	uxth	r3, r3
 80059e0:	8013      	strh	r3, [r2, #0]
 80059e2:	e017      	b.n	8005a14 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	4413      	add	r3, r2
 80059ee:	881b      	ldrh	r3, [r3, #0]
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80059f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059fa:	b29c      	uxth	r4, r3
 80059fc:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005a00:	b29c      	uxth	r4, r3
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	441a      	add	r2, r3
 8005a0c:	4b04      	ldr	r3, [pc, #16]	; (8005a20 <USB_EPSetStall+0x80>)
 8005a0e:	4323      	orrs	r3, r4
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005a14:	2300      	movs	r3, #0
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3708      	adds	r7, #8
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bc90      	pop	{r4, r7}
 8005a1e:	4770      	bx	lr
 8005a20:	ffff8080 	.word	0xffff8080

08005a24 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005a24:	b490      	push	{r4, r7}
 8005a26:	b082      	sub	sp, #8
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	7b1b      	ldrb	r3, [r3, #12]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d17d      	bne.n	8005b32 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	785b      	ldrb	r3, [r3, #1]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d03d      	beq.n	8005aba <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	4413      	add	r3, r2
 8005a48:	881b      	ldrh	r3, [r3, #0]
 8005a4a:	b29c      	uxth	r4, r3
 8005a4c:	4623      	mov	r3, r4
 8005a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d014      	beq.n	8005a80 <USB_EPClearStall+0x5c>
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	4413      	add	r3, r2
 8005a60:	881b      	ldrh	r3, [r3, #0]
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a6c:	b29c      	uxth	r4, r3
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	441a      	add	r2, r3
 8005a78:	4b31      	ldr	r3, [pc, #196]	; (8005b40 <USB_EPClearStall+0x11c>)
 8005a7a:	4323      	orrs	r3, r4
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	78db      	ldrb	r3, [r3, #3]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d054      	beq.n	8005b32 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	781b      	ldrb	r3, [r3, #0]
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	4413      	add	r3, r2
 8005a92:	881b      	ldrh	r3, [r3, #0]
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a9e:	b29c      	uxth	r4, r3
 8005aa0:	f084 0320 	eor.w	r3, r4, #32
 8005aa4:	b29c      	uxth	r4, r3
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	441a      	add	r2, r3
 8005ab0:	4b24      	ldr	r3, [pc, #144]	; (8005b44 <USB_EPClearStall+0x120>)
 8005ab2:	4323      	orrs	r3, r4
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	8013      	strh	r3, [r2, #0]
 8005ab8:	e03b      	b.n	8005b32 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	4413      	add	r3, r2
 8005ac4:	881b      	ldrh	r3, [r3, #0]
 8005ac6:	b29c      	uxth	r4, r3
 8005ac8:	4623      	mov	r3, r4
 8005aca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d014      	beq.n	8005afc <USB_EPClearStall+0xd8>
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	4413      	add	r3, r2
 8005adc:	881b      	ldrh	r3, [r3, #0]
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ae4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ae8:	b29c      	uxth	r4, r3
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	441a      	add	r2, r3
 8005af4:	4b14      	ldr	r3, [pc, #80]	; (8005b48 <USB_EPClearStall+0x124>)
 8005af6:	4323      	orrs	r3, r4
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	4413      	add	r3, r2
 8005b06:	881b      	ldrh	r3, [r3, #0]
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b12:	b29c      	uxth	r4, r3
 8005b14:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005b18:	b29c      	uxth	r4, r3
 8005b1a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005b1e:	b29c      	uxth	r4, r3
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	781b      	ldrb	r3, [r3, #0]
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	441a      	add	r2, r3
 8005b2a:	4b06      	ldr	r3, [pc, #24]	; (8005b44 <USB_EPClearStall+0x120>)
 8005b2c:	4323      	orrs	r3, r4
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3708      	adds	r7, #8
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bc90      	pop	{r4, r7}
 8005b3c:	4770      	bx	lr
 8005b3e:	bf00      	nop
 8005b40:	ffff80c0 	.word	0xffff80c0
 8005b44:	ffff8080 	.word	0xffff8080
 8005b48:	ffffc080 	.word	0xffffc080

08005b4c <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	460b      	mov	r3, r1
 8005b56:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005b58:	78fb      	ldrb	r3, [r7, #3]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d103      	bne.n	8005b66 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2280      	movs	r2, #128	; 0x80
 8005b62:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005b66:	2300      	movs	r3, #0
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bc80      	pop	{r7}
 8005b70:	4770      	bx	lr

08005b72 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8005b72:	b480      	push	{r7}
 8005b74:	b083      	sub	sp, #12
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bc80      	pop	{r7}
 8005b84:	4770      	bx	lr

08005b86 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8005b86:	b480      	push	{r7}
 8005b88:	b083      	sub	sp, #12
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bc80      	pop	{r7}
 8005b98:	4770      	bx	lr

08005b9a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b085      	sub	sp, #20
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005ba8:	b29b      	uxth	r3, r3
 8005baa:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005bac:	68fb      	ldr	r3, [r7, #12]
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3714      	adds	r7, #20
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bc80      	pop	{r7}
 8005bb6:	4770      	bx	lr

08005bb8 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
 8005bc0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	370c      	adds	r7, #12
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bc80      	pop	{r7}
 8005bcc:	4770      	bx	lr

08005bce <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b08d      	sub	sp, #52	; 0x34
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	60f8      	str	r0, [r7, #12]
 8005bd6:	60b9      	str	r1, [r7, #8]
 8005bd8:	4611      	mov	r1, r2
 8005bda:	461a      	mov	r2, r3
 8005bdc:	460b      	mov	r3, r1
 8005bde:	80fb      	strh	r3, [r7, #6]
 8005be0:	4613      	mov	r3, r2
 8005be2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005be4:	88bb      	ldrh	r3, [r7, #4]
 8005be6:	3301      	adds	r3, #1
 8005be8:	085b      	lsrs	r3, r3, #1
 8005bea:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005bf4:	88fb      	ldrh	r3, [r7, #6]
 8005bf6:	005a      	lsls	r2, r3, #1
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	4413      	add	r3, r2
 8005bfc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c00:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8005c02:	6a3b      	ldr	r3, [r7, #32]
 8005c04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c06:	e01e      	b.n	8005c46 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8005c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c0a:	781b      	ldrb	r3, [r3, #0]
 8005c0c:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8005c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c10:	3301      	adds	r3, #1
 8005c12:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8005c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	021b      	lsls	r3, r3, #8
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	461a      	mov	r2, r3
 8005c20:	69bb      	ldr	r3, [r7, #24]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	b29a      	uxth	r2, r3
 8005c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c2c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c30:	3302      	adds	r3, #2
 8005c32:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8005c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c36:	3302      	adds	r3, #2
 8005c38:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8005c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c42:	3b01      	subs	r3, #1
 8005c44:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1dd      	bne.n	8005c08 <USB_WritePMA+0x3a>
  }
}
 8005c4c:	bf00      	nop
 8005c4e:	3734      	adds	r7, #52	; 0x34
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bc80      	pop	{r7}
 8005c54:	4770      	bx	lr

08005c56 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005c56:	b480      	push	{r7}
 8005c58:	b08b      	sub	sp, #44	; 0x2c
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	60f8      	str	r0, [r7, #12]
 8005c5e:	60b9      	str	r1, [r7, #8]
 8005c60:	4611      	mov	r1, r2
 8005c62:	461a      	mov	r2, r3
 8005c64:	460b      	mov	r3, r1
 8005c66:	80fb      	strh	r3, [r7, #6]
 8005c68:	4613      	mov	r3, r2
 8005c6a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005c6c:	88bb      	ldrh	r3, [r7, #4]
 8005c6e:	085b      	lsrs	r3, r3, #1
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005c7c:	88fb      	ldrh	r3, [r7, #6]
 8005c7e:	005a      	lsls	r2, r3, #1
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c88:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c8e:	e01b      	b.n	8005cc8 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8005c90:	6a3b      	ldr	r3, [r7, #32]
 8005c92:	881b      	ldrh	r3, [r3, #0]
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005c98:	6a3b      	ldr	r3, [r7, #32]
 8005c9a:	3302      	adds	r3, #2
 8005c9c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	b2da      	uxtb	r2, r3
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	0a1b      	lsrs	r3, r3, #8
 8005cb0:	b2da      	uxtb	r2, r3
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	3301      	adds	r3, #1
 8005cba:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8005cbc:	6a3b      	ldr	r3, [r7, #32]
 8005cbe:	3302      	adds	r3, #2
 8005cc0:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8005cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	627b      	str	r3, [r7, #36]	; 0x24
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d1e0      	bne.n	8005c90 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8005cce:	88bb      	ldrh	r3, [r7, #4]
 8005cd0:	f003 0301 	and.w	r3, r3, #1
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d007      	beq.n	8005cea <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8005cda:	6a3b      	ldr	r3, [r7, #32]
 8005cdc:	881b      	ldrh	r3, [r3, #0]
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	b2da      	uxtb	r2, r3
 8005ce6:	69fb      	ldr	r3, [r7, #28]
 8005ce8:	701a      	strb	r2, [r3, #0]
  }
}
 8005cea:	bf00      	nop
 8005cec:	372c      	adds	r7, #44	; 0x2c
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bc80      	pop	{r7}
 8005cf2:	4770      	bx	lr

08005cf4 <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	460b      	mov	r3, r1
 8005cfe:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005d00:	2300      	movs	r3, #0
 8005d02:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 8005d04:	2302      	movs	r3, #2
 8005d06:	2203      	movs	r2, #3
 8005d08:	2181      	movs	r1, #129	; 0x81
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f008 ff0f 	bl	800eb2e <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 8005d16:	2302      	movs	r3, #2
 8005d18:	2203      	movs	r2, #3
 8005d1a:	2101      	movs	r1, #1
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f008 ff06 	bl	800eb2e <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 8005d2a:	2054      	movs	r0, #84	; 0x54
 8005d2c:	f009 f80c 	bl	800ed48 <USBD_static_malloc>
 8005d30:	4602      	mov	r2, r0
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d102      	bne.n	8005d48 <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 8005d42:	2301      	movs	r3, #1
 8005d44:	73fb      	strb	r3, [r7, #15]
 8005d46:	e012      	b.n	8005d6e <USBD_CUSTOM_HID_Init+0x7a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d4e:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8005d62:	68ba      	ldr	r2, [r7, #8]
 8005d64:	2340      	movs	r3, #64	; 0x40
 8005d66:	2101      	movs	r1, #1
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f008 ffca 	bl	800ed02 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 8005d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3710      	adds	r7, #16
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	460b      	mov	r3, r1
 8005d82:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 8005d84:	2181      	movs	r1, #129	; 0x81
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f008 fef7 	bl	800eb7a <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 8005d92:	2101      	movs	r1, #1
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f008 fef0 	bl	800eb7a <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d00e      	beq.n	8005dca <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f008 ffcf 	bl	800ed60 <USBD_static_free>
    pdev->pClassData = NULL;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 8005dca:	2300      	movs	r3, #0
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3708      	adds	r7, #8
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b088      	sub	sp, #32
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005de4:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8005de6:	2300      	movs	r3, #0
 8005de8:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 8005dea:	2300      	movs	r3, #0
 8005dec:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8005dee:	2300      	movs	r3, #0
 8005df0:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 8005df2:	2300      	movs	r3, #0
 8005df4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d051      	beq.n	8005ea6 <USBD_CUSTOM_HID_Setup+0xd2>
 8005e02:	2b20      	cmp	r3, #32
 8005e04:	f040 80d8 	bne.w	8005fb8 <USBD_CUSTOM_HID_Setup+0x1e4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	785b      	ldrb	r3, [r3, #1]
 8005e0c:	3b02      	subs	r3, #2
 8005e0e:	2b09      	cmp	r3, #9
 8005e10:	d841      	bhi.n	8005e96 <USBD_CUSTOM_HID_Setup+0xc2>
 8005e12:	a201      	add	r2, pc, #4	; (adr r2, 8005e18 <USBD_CUSTOM_HID_Setup+0x44>)
 8005e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e18:	08005e71 	.word	0x08005e71
 8005e1c:	08005e4f 	.word	0x08005e4f
 8005e20:	08005e97 	.word	0x08005e97
 8005e24:	08005e97 	.word	0x08005e97
 8005e28:	08005e97 	.word	0x08005e97
 8005e2c:	08005e97 	.word	0x08005e97
 8005e30:	08005e97 	.word	0x08005e97
 8005e34:	08005e81 	.word	0x08005e81
 8005e38:	08005e5f 	.word	0x08005e5f
 8005e3c:	08005e41 	.word	0x08005e41
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	885b      	ldrh	r3, [r3, #2]
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	461a      	mov	r2, r3
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 8005e4c:	e02a      	b.n	8005ea4 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	3340      	adds	r3, #64	; 0x40
 8005e52:	2201      	movs	r2, #1
 8005e54:	4619      	mov	r1, r3
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f001 f96a 	bl	8007130 <USBD_CtlSendData>
          break;
 8005e5c:	e022      	b.n	8005ea4 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	885b      	ldrh	r3, [r3, #2]
 8005e62:	0a1b      	lsrs	r3, r3, #8
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	461a      	mov	r2, r3
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	645a      	str	r2, [r3, #68]	; 0x44
          break;
 8005e6e:	e019      	b.n	8005ea4 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	3344      	adds	r3, #68	; 0x44
 8005e74:	2201      	movs	r2, #1
 8005e76:	4619      	mov	r1, r3
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f001 f959 	bl	8007130 <USBD_CtlSendData>
          break;
 8005e7e:	e011      	b.n	8005ea4 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	2201      	movs	r2, #1
 8005e84:	64da      	str	r2, [r3, #76]	; 0x4c
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 8005e86:	6939      	ldr	r1, [r7, #16]
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	88db      	ldrh	r3, [r3, #6]
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f001 f97c 	bl	800718c <USBD_CtlPrepareRx>
          break;
 8005e94:	e006      	b.n	8005ea4 <USBD_CUSTOM_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 8005e96:	6839      	ldr	r1, [r7, #0]
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f001 f8df 	bl	800705c <USBD_CtlError>
          ret = USBD_FAIL;
 8005e9e:	2302      	movs	r3, #2
 8005ea0:	75fb      	strb	r3, [r7, #23]
          break;
 8005ea2:	bf00      	nop
      }
      break;
 8005ea4:	e08f      	b.n	8005fc6 <USBD_CUSTOM_HID_Setup+0x1f2>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	785b      	ldrb	r3, [r3, #1]
 8005eaa:	2b0b      	cmp	r3, #11
 8005eac:	d87c      	bhi.n	8005fa8 <USBD_CUSTOM_HID_Setup+0x1d4>
 8005eae:	a201      	add	r2, pc, #4	; (adr r2, 8005eb4 <USBD_CUSTOM_HID_Setup+0xe0>)
 8005eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb4:	08005ee5 	.word	0x08005ee5
 8005eb8:	08005fa9 	.word	0x08005fa9
 8005ebc:	08005fa9 	.word	0x08005fa9
 8005ec0:	08005fa9 	.word	0x08005fa9
 8005ec4:	08005fa9 	.word	0x08005fa9
 8005ec8:	08005fa9 	.word	0x08005fa9
 8005ecc:	08005f0d 	.word	0x08005f0d
 8005ed0:	08005fa9 	.word	0x08005fa9
 8005ed4:	08005fa9 	.word	0x08005fa9
 8005ed8:	08005fa9 	.word	0x08005fa9
 8005edc:	08005f5b 	.word	0x08005f5b
 8005ee0:	08005f83 	.word	0x08005f83
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005eea:	2b03      	cmp	r3, #3
 8005eec:	d107      	bne.n	8005efe <USBD_CUSTOM_HID_Setup+0x12a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8005eee:	f107 030e 	add.w	r3, r7, #14
 8005ef2:	2202      	movs	r2, #2
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f001 f91a 	bl	8007130 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005efc:	e05b      	b.n	8005fb6 <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8005efe:	6839      	ldr	r1, [r7, #0]
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f001 f8ab 	bl	800705c <USBD_CtlError>
            ret = USBD_FAIL;
 8005f06:	2302      	movs	r3, #2
 8005f08:	75fb      	strb	r3, [r7, #23]
          break;
 8005f0a:	e054      	b.n	8005fb6 <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	885b      	ldrh	r3, [r3, #2]
 8005f10:	0a1b      	lsrs	r3, r3, #8
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	2b22      	cmp	r3, #34	; 0x22
 8005f16:	d10b      	bne.n	8005f30 <USBD_CUSTOM_HID_Setup+0x15c>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	88db      	ldrh	r3, [r3, #6]
 8005f1c:	2b22      	cmp	r3, #34	; 0x22
 8005f1e:	bf28      	it	cs
 8005f20:	2322      	movcs	r3, #34	; 0x22
 8005f22:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	61bb      	str	r3, [r7, #24]
 8005f2e:	e00d      	b.n	8005f4c <USBD_CUSTOM_HID_Setup+0x178>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	885b      	ldrh	r3, [r3, #2]
 8005f34:	0a1b      	lsrs	r3, r3, #8
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	2b21      	cmp	r3, #33	; 0x21
 8005f3a:	d107      	bne.n	8005f4c <USBD_CUSTOM_HID_Setup+0x178>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 8005f3c:	4b24      	ldr	r3, [pc, #144]	; (8005fd0 <USBD_CUSTOM_HID_Setup+0x1fc>)
 8005f3e:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	88db      	ldrh	r3, [r3, #6]
 8005f44:	2b09      	cmp	r3, #9
 8005f46:	bf28      	it	cs
 8005f48:	2309      	movcs	r3, #9
 8005f4a:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 8005f4c:	8bfb      	ldrh	r3, [r7, #30]
 8005f4e:	461a      	mov	r2, r3
 8005f50:	69b9      	ldr	r1, [r7, #24]
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f001 f8ec 	bl	8007130 <USBD_CtlSendData>
          break;
 8005f58:	e02d      	b.n	8005fb6 <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f60:	2b03      	cmp	r3, #3
 8005f62:	d107      	bne.n	8005f74 <USBD_CUSTOM_HID_Setup+0x1a0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	3348      	adds	r3, #72	; 0x48
 8005f68:	2201      	movs	r2, #1
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f001 f8df 	bl	8007130 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005f72:	e020      	b.n	8005fb6 <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8005f74:	6839      	ldr	r1, [r7, #0]
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f001 f870 	bl	800705c <USBD_CtlError>
            ret = USBD_FAIL;
 8005f7c:	2302      	movs	r3, #2
 8005f7e:	75fb      	strb	r3, [r7, #23]
          break;
 8005f80:	e019      	b.n	8005fb6 <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f88:	2b03      	cmp	r3, #3
 8005f8a:	d106      	bne.n	8005f9a <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	885b      	ldrh	r3, [r3, #2]
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	461a      	mov	r2, r3
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	649a      	str	r2, [r3, #72]	; 0x48
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005f98:	e00d      	b.n	8005fb6 <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8005f9a:	6839      	ldr	r1, [r7, #0]
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f001 f85d 	bl	800705c <USBD_CtlError>
            ret = USBD_FAIL;
 8005fa2:	2302      	movs	r3, #2
 8005fa4:	75fb      	strb	r3, [r7, #23]
          break;
 8005fa6:	e006      	b.n	8005fb6 <USBD_CUSTOM_HID_Setup+0x1e2>

        default:
          USBD_CtlError(pdev, req);
 8005fa8:	6839      	ldr	r1, [r7, #0]
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	f001 f856 	bl	800705c <USBD_CtlError>
          ret = USBD_FAIL;
 8005fb0:	2302      	movs	r3, #2
 8005fb2:	75fb      	strb	r3, [r7, #23]
          break;
 8005fb4:	bf00      	nop
      }
      break;
 8005fb6:	e006      	b.n	8005fc6 <USBD_CUSTOM_HID_Setup+0x1f2>

    default:
      USBD_CtlError(pdev, req);
 8005fb8:	6839      	ldr	r1, [r7, #0]
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f001 f84e 	bl	800705c <USBD_CtlError>
      ret = USBD_FAIL;
 8005fc0:	2302      	movs	r3, #2
 8005fc2:	75fb      	strb	r3, [r7, #23]
      break;
 8005fc4:	bf00      	nop
  }
  return ret;
 8005fc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3720      	adds	r7, #32
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	200000c8 	.word	0x200000c8

08005fd4 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2229      	movs	r2, #41	; 0x29
 8005fe0:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 8005fe2:	4b03      	ldr	r3, [pc, #12]	; (8005ff0 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	370c      	adds	r7, #12
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bc80      	pop	{r7}
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	20000044 	.word	0x20000044

08005ff4 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2229      	movs	r2, #41	; 0x29
 8006000:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 8006002:	4b03      	ldr	r3, [pc, #12]	; (8006010 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 8006004:	4618      	mov	r0, r3
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	bc80      	pop	{r7}
 800600c:	4770      	bx	lr
 800600e:	bf00      	nop
 8006010:	20000070 	.word	0x20000070

08006014 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2229      	movs	r2, #41	; 0x29
 8006020:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 8006022:	4b03      	ldr	r3, [pc, #12]	; (8006030 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 8006024:	4618      	mov	r0, r3
 8006026:	370c      	adds	r7, #12
 8006028:	46bd      	mov	sp, r7
 800602a:	bc80      	pop	{r7}
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	2000009c 	.word	0x2000009c

08006034 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	460b      	mov	r3, r1
 800603e:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006046:	2200      	movs	r2, #0
 8006048:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return USBD_OK;
 800604c:	2300      	movs	r3, #0
}
 800604e:	4618      	mov	r0, r3
 8006050:	370c      	adds	r7, #12
 8006052:	46bd      	mov	sp, r7
 8006054:	bc80      	pop	{r7}
 8006056:	4770      	bx	lr

08006058 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	460b      	mov	r3, r1
 8006062:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800606a:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	68fa      	ldr	r2, [r7, #12]
 8006076:	7810      	ldrb	r0, [r2, #0]
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	7852      	ldrb	r2, [r2, #1]
 800607c:	4611      	mov	r1, r2
 800607e:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	2340      	movs	r3, #64	; 0x40
 8006084:	2101      	movs	r1, #1
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f008 fe3b 	bl	800ed02 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	b084      	sub	sp, #16
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80060a4:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d10c      	bne.n	80060c8 <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	7810      	ldrb	r0, [r2, #0]
 80060ba:	68fa      	ldr	r2, [r7, #12]
 80060bc:	7852      	ldrb	r2, [r2, #1]
 80060be:	4611      	mov	r1, r2
 80060c0:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2200      	movs	r2, #0
 80060c6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return USBD_OK;
 80060c8:	2300      	movs	r3, #0
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
	...

080060d4 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	220a      	movs	r2, #10
 80060e0:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 80060e2:	4b03      	ldr	r3, [pc, #12]	; (80060f0 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bc80      	pop	{r7}
 80060ec:	4770      	bx	lr
 80060ee:	bf00      	nop
 80060f0:	200000d4 	.word	0x200000d4

080060f4 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b085      	sub	sp, #20
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80060fe:	2302      	movs	r3, #2
 8006100:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d005      	beq.n	8006114 <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	683a      	ldr	r2, [r7, #0]
 800610c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8006110:	2300      	movs	r3, #0
 8006112:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006114:	7bfb      	ldrb	r3, [r7, #15]
}
 8006116:	4618      	mov	r0, r3
 8006118:	3714      	adds	r7, #20
 800611a:	46bd      	mov	sp, r7
 800611c:	bc80      	pop	{r7}
 800611e:	4770      	bx	lr

08006120 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	4613      	mov	r3, r2
 800612c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d101      	bne.n	8006138 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006134:	2302      	movs	r3, #2
 8006136:	e01a      	b.n	800616e <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800613e:	2b00      	cmp	r3, #0
 8006140:	d003      	beq.n	800614a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d003      	beq.n	8006158 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	68ba      	ldr	r2, [r7, #8]
 8006154:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	79fa      	ldrb	r2, [r7, #7]
 8006164:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006166:	68f8      	ldr	r0, [r7, #12]
 8006168:	f008 fc76 	bl	800ea58 <USBD_LL_Init>

  return USBD_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	3710      	adds	r7, #16
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}

08006176 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006176:	b480      	push	{r7}
 8006178:	b085      	sub	sp, #20
 800617a:	af00      	add	r7, sp, #0
 800617c:	6078      	str	r0, [r7, #4]
 800617e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8006180:	2300      	movs	r3, #0
 8006182:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d006      	beq.n	8006198 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	683a      	ldr	r2, [r7, #0]
 800618e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8006192:	2300      	movs	r3, #0
 8006194:	73fb      	strb	r3, [r7, #15]
 8006196:	e001      	b.n	800619c <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8006198:	2302      	movs	r3, #2
 800619a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800619c:	7bfb      	ldrb	r3, [r7, #15]
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3714      	adds	r7, #20
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bc80      	pop	{r7}
 80061a6:	4770      	bx	lr

080061a8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f008 fca1 	bl	800eaf8 <USBD_LL_Start>

  return USBD_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3708      	adds	r7, #8
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	370c      	adds	r7, #12
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bc80      	pop	{r7}
 80061d2:	4770      	bx	lr

080061d4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	460b      	mov	r3, r1
 80061de:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80061e0:	2302      	movs	r3, #2
 80061e2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00c      	beq.n	8006208 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	78fa      	ldrb	r2, [r7, #3]
 80061f8:	4611      	mov	r1, r2
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	4798      	blx	r3
 80061fe:	4603      	mov	r3, r0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d101      	bne.n	8006208 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8006204:	2300      	movs	r3, #0
 8006206:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8006208:	7bfb      	ldrb	r3, [r7, #15]
}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}

08006212 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006212:	b580      	push	{r7, lr}
 8006214:	b082      	sub	sp, #8
 8006216:	af00      	add	r7, sp, #0
 8006218:	6078      	str	r0, [r7, #4]
 800621a:	460b      	mov	r3, r1
 800621c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	78fa      	ldrb	r2, [r7, #3]
 8006228:	4611      	mov	r1, r2
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	4798      	blx	r3

  return USBD_OK;
 800622e:	2300      	movs	r3, #0
}
 8006230:	4618      	mov	r0, r3
 8006232:	3708      	adds	r7, #8
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b082      	sub	sp, #8
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006248:	6839      	ldr	r1, [r7, #0]
 800624a:	4618      	mov	r0, r3
 800624c:	f000 feca 	bl	8006fe4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800625e:	461a      	mov	r2, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800626c:	f003 031f 	and.w	r3, r3, #31
 8006270:	2b01      	cmp	r3, #1
 8006272:	d00c      	beq.n	800628e <USBD_LL_SetupStage+0x56>
 8006274:	2b01      	cmp	r3, #1
 8006276:	d302      	bcc.n	800627e <USBD_LL_SetupStage+0x46>
 8006278:	2b02      	cmp	r3, #2
 800627a:	d010      	beq.n	800629e <USBD_LL_SetupStage+0x66>
 800627c:	e017      	b.n	80062ae <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006284:	4619      	mov	r1, r3
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f000 f9ca 	bl	8006620 <USBD_StdDevReq>
      break;
 800628c:	e01a      	b.n	80062c4 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006294:	4619      	mov	r1, r3
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 fa2c 	bl	80066f4 <USBD_StdItfReq>
      break;
 800629c:	e012      	b.n	80062c4 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80062a4:	4619      	mov	r1, r3
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 fa6a 	bl	8006780 <USBD_StdEPReq>
      break;
 80062ac:	e00a      	b.n	80062c4 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80062b4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	4619      	mov	r1, r3
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f008 fc7b 	bl	800ebb8 <USBD_LL_StallEP>
      break;
 80062c2:	bf00      	nop
  }

  return USBD_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3708      	adds	r7, #8
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}

080062ce <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80062ce:	b580      	push	{r7, lr}
 80062d0:	b086      	sub	sp, #24
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	60f8      	str	r0, [r7, #12]
 80062d6:	460b      	mov	r3, r1
 80062d8:	607a      	str	r2, [r7, #4]
 80062da:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80062dc:	7afb      	ldrb	r3, [r7, #11]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d14b      	bne.n	800637a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80062e8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80062f0:	2b03      	cmp	r3, #3
 80062f2:	d134      	bne.n	800635e <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	68da      	ldr	r2, [r3, #12]
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	691b      	ldr	r3, [r3, #16]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d919      	bls.n	8006334 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	68da      	ldr	r2, [r3, #12]
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	1ad2      	subs	r2, r2, r3
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	68da      	ldr	r2, [r3, #12]
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006316:	429a      	cmp	r2, r3
 8006318:	d203      	bcs.n	8006322 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800631e:	b29b      	uxth	r3, r3
 8006320:	e002      	b.n	8006328 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006326:	b29b      	uxth	r3, r3
 8006328:	461a      	mov	r2, r3
 800632a:	6879      	ldr	r1, [r7, #4]
 800632c:	68f8      	ldr	r0, [r7, #12]
 800632e:	f000 ff4b 	bl	80071c8 <USBD_CtlContinueRx>
 8006332:	e038      	b.n	80063a6 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800633a:	691b      	ldr	r3, [r3, #16]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d00a      	beq.n	8006356 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006346:	2b03      	cmp	r3, #3
 8006348:	d105      	bne.n	8006356 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006350:	691b      	ldr	r3, [r3, #16]
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8006356:	68f8      	ldr	r0, [r7, #12]
 8006358:	f000 ff48 	bl	80071ec <USBD_CtlSendStatus>
 800635c:	e023      	b.n	80063a6 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006364:	2b05      	cmp	r3, #5
 8006366:	d11e      	bne.n	80063a6 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8006370:	2100      	movs	r1, #0
 8006372:	68f8      	ldr	r0, [r7, #12]
 8006374:	f008 fc20 	bl	800ebb8 <USBD_LL_StallEP>
 8006378:	e015      	b.n	80063a6 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006380:	699b      	ldr	r3, [r3, #24]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d00d      	beq.n	80063a2 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800638c:	2b03      	cmp	r3, #3
 800638e:	d108      	bne.n	80063a2 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	7afa      	ldrb	r2, [r7, #11]
 800639a:	4611      	mov	r1, r2
 800639c:	68f8      	ldr	r0, [r7, #12]
 800639e:	4798      	blx	r3
 80063a0:	e001      	b.n	80063a6 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80063a2:	2302      	movs	r3, #2
 80063a4:	e000      	b.n	80063a8 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80063a6:	2300      	movs	r3, #0
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3718      	adds	r7, #24
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b086      	sub	sp, #24
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	60f8      	str	r0, [r7, #12]
 80063b8:	460b      	mov	r3, r1
 80063ba:	607a      	str	r2, [r7, #4]
 80063bc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80063be:	7afb      	ldrb	r3, [r7, #11]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d17f      	bne.n	80064c4 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	3314      	adds	r3, #20
 80063c8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80063d0:	2b02      	cmp	r3, #2
 80063d2:	d15c      	bne.n	800648e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	68da      	ldr	r2, [r3, #12]
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	691b      	ldr	r3, [r3, #16]
 80063dc:	429a      	cmp	r2, r3
 80063de:	d915      	bls.n	800640c <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	68da      	ldr	r2, [r3, #12]
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	691b      	ldr	r3, [r3, #16]
 80063e8:	1ad2      	subs	r2, r2, r3
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	461a      	mov	r2, r3
 80063f6:	6879      	ldr	r1, [r7, #4]
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	f000 feb5 	bl	8007168 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80063fe:	2300      	movs	r3, #0
 8006400:	2200      	movs	r2, #0
 8006402:	2100      	movs	r1, #0
 8006404:	68f8      	ldr	r0, [r7, #12]
 8006406:	f008 fc7c 	bl	800ed02 <USBD_LL_PrepareReceive>
 800640a:	e04e      	b.n	80064aa <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	697a      	ldr	r2, [r7, #20]
 8006412:	6912      	ldr	r2, [r2, #16]
 8006414:	fbb3 f1f2 	udiv	r1, r3, r2
 8006418:	fb02 f201 	mul.w	r2, r2, r1
 800641c:	1a9b      	subs	r3, r3, r2
 800641e:	2b00      	cmp	r3, #0
 8006420:	d11c      	bne.n	800645c <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	689a      	ldr	r2, [r3, #8]
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800642a:	429a      	cmp	r2, r3
 800642c:	d316      	bcc.n	800645c <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	689a      	ldr	r2, [r3, #8]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006438:	429a      	cmp	r2, r3
 800643a:	d20f      	bcs.n	800645c <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800643c:	2200      	movs	r2, #0
 800643e:	2100      	movs	r1, #0
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f000 fe91 	bl	8007168 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800644e:	2300      	movs	r3, #0
 8006450:	2200      	movs	r2, #0
 8006452:	2100      	movs	r1, #0
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f008 fc54 	bl	800ed02 <USBD_LL_PrepareReceive>
 800645a:	e026      	b.n	80064aa <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00a      	beq.n	800647e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800646e:	2b03      	cmp	r3, #3
 8006470:	d105      	bne.n	800647e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	68f8      	ldr	r0, [r7, #12]
 800647c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800647e:	2180      	movs	r1, #128	; 0x80
 8006480:	68f8      	ldr	r0, [r7, #12]
 8006482:	f008 fb99 	bl	800ebb8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006486:	68f8      	ldr	r0, [r7, #12]
 8006488:	f000 fec3 	bl	8007212 <USBD_CtlReceiveStatus>
 800648c:	e00d      	b.n	80064aa <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006494:	2b04      	cmp	r3, #4
 8006496:	d004      	beq.n	80064a2 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d103      	bne.n	80064aa <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80064a2:	2180      	movs	r1, #128	; 0x80
 80064a4:	68f8      	ldr	r0, [r7, #12]
 80064a6:	f008 fb87 	bl	800ebb8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d11d      	bne.n	80064f0 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80064b4:	68f8      	ldr	r0, [r7, #12]
 80064b6:	f7ff fe83 	bl	80061c0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2200      	movs	r2, #0
 80064be:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80064c2:	e015      	b.n	80064f0 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80064ca:	695b      	ldr	r3, [r3, #20]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00d      	beq.n	80064ec <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80064d6:	2b03      	cmp	r3, #3
 80064d8:	d108      	bne.n	80064ec <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80064e0:	695b      	ldr	r3, [r3, #20]
 80064e2:	7afa      	ldrb	r2, [r7, #11]
 80064e4:	4611      	mov	r1, r2
 80064e6:	68f8      	ldr	r0, [r7, #12]
 80064e8:	4798      	blx	r3
 80064ea:	e001      	b.n	80064f0 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80064ec:	2302      	movs	r3, #2
 80064ee:	e000      	b.n	80064f2 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3718      	adds	r7, #24
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80064fa:	b580      	push	{r7, lr}
 80064fc:	b082      	sub	sp, #8
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006502:	2340      	movs	r3, #64	; 0x40
 8006504:	2200      	movs	r2, #0
 8006506:	2100      	movs	r1, #0
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f008 fb10 	bl	800eb2e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2201      	movs	r2, #1
 8006512:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2240      	movs	r2, #64	; 0x40
 800651a:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800651e:	2340      	movs	r3, #64	; 0x40
 8006520:	2200      	movs	r2, #0
 8006522:	2180      	movs	r1, #128	; 0x80
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f008 fb02 	bl	800eb2e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2201      	movs	r2, #1
 800652e:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2240      	movs	r2, #64	; 0x40
 8006534:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2200      	movs	r2, #0
 8006542:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800655a:	2b00      	cmp	r3, #0
 800655c:	d009      	beq.n	8006572 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	6852      	ldr	r2, [r2, #4]
 800656a:	b2d2      	uxtb	r2, r2
 800656c:	4611      	mov	r1, r2
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	4798      	blx	r3
  }

  return USBD_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3708      	adds	r7, #8
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	460b      	mov	r3, r1
 8006586:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	78fa      	ldrb	r2, [r7, #3]
 800658c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800658e:	2300      	movs	r3, #0
}
 8006590:	4618      	mov	r0, r3
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	bc80      	pop	{r7}
 8006598:	4770      	bx	lr

0800659a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800659a:	b480      	push	{r7}
 800659c:	b083      	sub	sp, #12
 800659e:	af00      	add	r7, sp, #0
 80065a0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2204      	movs	r2, #4
 80065b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80065b6:	2300      	movs	r3, #0
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	bc80      	pop	{r7}
 80065c0:	4770      	bx	lr

080065c2 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80065c2:	b480      	push	{r7}
 80065c4:	b083      	sub	sp, #12
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80065d0:	2b04      	cmp	r3, #4
 80065d2:	d105      	bne.n	80065e0 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	370c      	adds	r7, #12
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bc80      	pop	{r7}
 80065ea:	4770      	bx	lr

080065ec <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b082      	sub	sp, #8
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80065fa:	2b03      	cmp	r3, #3
 80065fc:	d10b      	bne.n	8006616 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006604:	69db      	ldr	r3, [r3, #28]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d005      	beq.n	8006616 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006610:	69db      	ldr	r3, [r3, #28]
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006616:	2300      	movs	r3, #0
}
 8006618:	4618      	mov	r0, r3
 800661a:	3708      	adds	r7, #8
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800662a:	2300      	movs	r3, #0
 800662c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006636:	2b20      	cmp	r3, #32
 8006638:	d004      	beq.n	8006644 <USBD_StdDevReq+0x24>
 800663a:	2b40      	cmp	r3, #64	; 0x40
 800663c:	d002      	beq.n	8006644 <USBD_StdDevReq+0x24>
 800663e:	2b00      	cmp	r3, #0
 8006640:	d008      	beq.n	8006654 <USBD_StdDevReq+0x34>
 8006642:	e04c      	b.n	80066de <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	6839      	ldr	r1, [r7, #0]
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	4798      	blx	r3
      break;
 8006652:	e049      	b.n	80066e8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	785b      	ldrb	r3, [r3, #1]
 8006658:	2b09      	cmp	r3, #9
 800665a:	d83a      	bhi.n	80066d2 <USBD_StdDevReq+0xb2>
 800665c:	a201      	add	r2, pc, #4	; (adr r2, 8006664 <USBD_StdDevReq+0x44>)
 800665e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006662:	bf00      	nop
 8006664:	080066b5 	.word	0x080066b5
 8006668:	080066c9 	.word	0x080066c9
 800666c:	080066d3 	.word	0x080066d3
 8006670:	080066bf 	.word	0x080066bf
 8006674:	080066d3 	.word	0x080066d3
 8006678:	08006697 	.word	0x08006697
 800667c:	0800668d 	.word	0x0800668d
 8006680:	080066d3 	.word	0x080066d3
 8006684:	080066ab 	.word	0x080066ab
 8006688:	080066a1 	.word	0x080066a1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800668c:	6839      	ldr	r1, [r7, #0]
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f000 f9d4 	bl	8006a3c <USBD_GetDescriptor>
          break;
 8006694:	e022      	b.n	80066dc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006696:	6839      	ldr	r1, [r7, #0]
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f000 fb37 	bl	8006d0c <USBD_SetAddress>
          break;
 800669e:	e01d      	b.n	80066dc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80066a0:	6839      	ldr	r1, [r7, #0]
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 fb74 	bl	8006d90 <USBD_SetConfig>
          break;
 80066a8:	e018      	b.n	80066dc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80066aa:	6839      	ldr	r1, [r7, #0]
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f000 fbfd 	bl	8006eac <USBD_GetConfig>
          break;
 80066b2:	e013      	b.n	80066dc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80066b4:	6839      	ldr	r1, [r7, #0]
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 fc2c 	bl	8006f14 <USBD_GetStatus>
          break;
 80066bc:	e00e      	b.n	80066dc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80066be:	6839      	ldr	r1, [r7, #0]
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 fc5a 	bl	8006f7a <USBD_SetFeature>
          break;
 80066c6:	e009      	b.n	80066dc <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80066c8:	6839      	ldr	r1, [r7, #0]
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 fc69 	bl	8006fa2 <USBD_ClrFeature>
          break;
 80066d0:	e004      	b.n	80066dc <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80066d2:	6839      	ldr	r1, [r7, #0]
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 fcc1 	bl	800705c <USBD_CtlError>
          break;
 80066da:	bf00      	nop
      }
      break;
 80066dc:	e004      	b.n	80066e8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80066de:	6839      	ldr	r1, [r7, #0]
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f000 fcbb 	bl	800705c <USBD_CtlError>
      break;
 80066e6:	bf00      	nop
  }

  return ret;
 80066e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3710      	adds	r7, #16
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop

080066f4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80066fe:	2300      	movs	r3, #0
 8006700:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	781b      	ldrb	r3, [r3, #0]
 8006706:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800670a:	2b20      	cmp	r3, #32
 800670c:	d003      	beq.n	8006716 <USBD_StdItfReq+0x22>
 800670e:	2b40      	cmp	r3, #64	; 0x40
 8006710:	d001      	beq.n	8006716 <USBD_StdItfReq+0x22>
 8006712:	2b00      	cmp	r3, #0
 8006714:	d12a      	bne.n	800676c <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800671c:	3b01      	subs	r3, #1
 800671e:	2b02      	cmp	r3, #2
 8006720:	d81d      	bhi.n	800675e <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	889b      	ldrh	r3, [r3, #4]
 8006726:	b2db      	uxtb	r3, r3
 8006728:	2b01      	cmp	r3, #1
 800672a:	d813      	bhi.n	8006754 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	6839      	ldr	r1, [r7, #0]
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	4798      	blx	r3
 800673a:	4603      	mov	r3, r0
 800673c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	88db      	ldrh	r3, [r3, #6]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d110      	bne.n	8006768 <USBD_StdItfReq+0x74>
 8006746:	7bfb      	ldrb	r3, [r7, #15]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d10d      	bne.n	8006768 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 fd4d 	bl	80071ec <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006752:	e009      	b.n	8006768 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8006754:	6839      	ldr	r1, [r7, #0]
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 fc80 	bl	800705c <USBD_CtlError>
          break;
 800675c:	e004      	b.n	8006768 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800675e:	6839      	ldr	r1, [r7, #0]
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 fc7b 	bl	800705c <USBD_CtlError>
          break;
 8006766:	e000      	b.n	800676a <USBD_StdItfReq+0x76>
          break;
 8006768:	bf00      	nop
      }
      break;
 800676a:	e004      	b.n	8006776 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800676c:	6839      	ldr	r1, [r7, #0]
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 fc74 	bl	800705c <USBD_CtlError>
      break;
 8006774:	bf00      	nop
  }

  return USBD_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3710      	adds	r7, #16
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}

08006780 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800678a:	2300      	movs	r3, #0
 800678c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	889b      	ldrh	r3, [r3, #4]
 8006792:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	781b      	ldrb	r3, [r3, #0]
 8006798:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800679c:	2b20      	cmp	r3, #32
 800679e:	d004      	beq.n	80067aa <USBD_StdEPReq+0x2a>
 80067a0:	2b40      	cmp	r3, #64	; 0x40
 80067a2:	d002      	beq.n	80067aa <USBD_StdEPReq+0x2a>
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d008      	beq.n	80067ba <USBD_StdEPReq+0x3a>
 80067a8:	e13d      	b.n	8006a26 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	6839      	ldr	r1, [r7, #0]
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	4798      	blx	r3
      break;
 80067b8:	e13a      	b.n	8006a30 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	781b      	ldrb	r3, [r3, #0]
 80067be:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80067c2:	2b20      	cmp	r3, #32
 80067c4:	d10a      	bne.n	80067dc <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	6839      	ldr	r1, [r7, #0]
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	4798      	blx	r3
 80067d4:	4603      	mov	r3, r0
 80067d6:	73fb      	strb	r3, [r7, #15]

        return ret;
 80067d8:	7bfb      	ldrb	r3, [r7, #15]
 80067da:	e12a      	b.n	8006a32 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	785b      	ldrb	r3, [r3, #1]
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d03e      	beq.n	8006862 <USBD_StdEPReq+0xe2>
 80067e4:	2b03      	cmp	r3, #3
 80067e6:	d002      	beq.n	80067ee <USBD_StdEPReq+0x6e>
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d070      	beq.n	80068ce <USBD_StdEPReq+0x14e>
 80067ec:	e115      	b.n	8006a1a <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80067f4:	2b02      	cmp	r3, #2
 80067f6:	d002      	beq.n	80067fe <USBD_StdEPReq+0x7e>
 80067f8:	2b03      	cmp	r3, #3
 80067fa:	d015      	beq.n	8006828 <USBD_StdEPReq+0xa8>
 80067fc:	e02b      	b.n	8006856 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80067fe:	7bbb      	ldrb	r3, [r7, #14]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00c      	beq.n	800681e <USBD_StdEPReq+0x9e>
 8006804:	7bbb      	ldrb	r3, [r7, #14]
 8006806:	2b80      	cmp	r3, #128	; 0x80
 8006808:	d009      	beq.n	800681e <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800680a:	7bbb      	ldrb	r3, [r7, #14]
 800680c:	4619      	mov	r1, r3
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f008 f9d2 	bl	800ebb8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006814:	2180      	movs	r1, #128	; 0x80
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f008 f9ce 	bl	800ebb8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800681c:	e020      	b.n	8006860 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800681e:	6839      	ldr	r1, [r7, #0]
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f000 fc1b 	bl	800705c <USBD_CtlError>
              break;
 8006826:	e01b      	b.n	8006860 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	885b      	ldrh	r3, [r3, #2]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d10e      	bne.n	800684e <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8006830:	7bbb      	ldrb	r3, [r7, #14]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d00b      	beq.n	800684e <USBD_StdEPReq+0xce>
 8006836:	7bbb      	ldrb	r3, [r7, #14]
 8006838:	2b80      	cmp	r3, #128	; 0x80
 800683a:	d008      	beq.n	800684e <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	88db      	ldrh	r3, [r3, #6]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d104      	bne.n	800684e <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8006844:	7bbb      	ldrb	r3, [r7, #14]
 8006846:	4619      	mov	r1, r3
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f008 f9b5 	bl	800ebb8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 fccc 	bl	80071ec <USBD_CtlSendStatus>

              break;
 8006854:	e004      	b.n	8006860 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8006856:	6839      	ldr	r1, [r7, #0]
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f000 fbff 	bl	800705c <USBD_CtlError>
              break;
 800685e:	bf00      	nop
          }
          break;
 8006860:	e0e0      	b.n	8006a24 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006868:	2b02      	cmp	r3, #2
 800686a:	d002      	beq.n	8006872 <USBD_StdEPReq+0xf2>
 800686c:	2b03      	cmp	r3, #3
 800686e:	d015      	beq.n	800689c <USBD_StdEPReq+0x11c>
 8006870:	e026      	b.n	80068c0 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006872:	7bbb      	ldrb	r3, [r7, #14]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00c      	beq.n	8006892 <USBD_StdEPReq+0x112>
 8006878:	7bbb      	ldrb	r3, [r7, #14]
 800687a:	2b80      	cmp	r3, #128	; 0x80
 800687c:	d009      	beq.n	8006892 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800687e:	7bbb      	ldrb	r3, [r7, #14]
 8006880:	4619      	mov	r1, r3
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f008 f998 	bl	800ebb8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006888:	2180      	movs	r1, #128	; 0x80
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f008 f994 	bl	800ebb8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006890:	e01c      	b.n	80068cc <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8006892:	6839      	ldr	r1, [r7, #0]
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f000 fbe1 	bl	800705c <USBD_CtlError>
              break;
 800689a:	e017      	b.n	80068cc <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	885b      	ldrh	r3, [r3, #2]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d112      	bne.n	80068ca <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80068a4:	7bbb      	ldrb	r3, [r7, #14]
 80068a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d004      	beq.n	80068b8 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80068ae:	7bbb      	ldrb	r3, [r7, #14]
 80068b0:	4619      	mov	r1, r3
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f008 f99f 	bl	800ebf6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f000 fc97 	bl	80071ec <USBD_CtlSendStatus>
              }
              break;
 80068be:	e004      	b.n	80068ca <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 80068c0:	6839      	ldr	r1, [r7, #0]
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 fbca 	bl	800705c <USBD_CtlError>
              break;
 80068c8:	e000      	b.n	80068cc <USBD_StdEPReq+0x14c>
              break;
 80068ca:	bf00      	nop
          }
          break;
 80068cc:	e0aa      	b.n	8006a24 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068d4:	2b02      	cmp	r3, #2
 80068d6:	d002      	beq.n	80068de <USBD_StdEPReq+0x15e>
 80068d8:	2b03      	cmp	r3, #3
 80068da:	d032      	beq.n	8006942 <USBD_StdEPReq+0x1c2>
 80068dc:	e097      	b.n	8006a0e <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80068de:	7bbb      	ldrb	r3, [r7, #14]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d007      	beq.n	80068f4 <USBD_StdEPReq+0x174>
 80068e4:	7bbb      	ldrb	r3, [r7, #14]
 80068e6:	2b80      	cmp	r3, #128	; 0x80
 80068e8:	d004      	beq.n	80068f4 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 80068ea:	6839      	ldr	r1, [r7, #0]
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 fbb5 	bl	800705c <USBD_CtlError>
                break;
 80068f2:	e091      	b.n	8006a18 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80068f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	da0b      	bge.n	8006914 <USBD_StdEPReq+0x194>
 80068fc:	7bbb      	ldrb	r3, [r7, #14]
 80068fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006902:	4613      	mov	r3, r2
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	4413      	add	r3, r2
 8006908:	009b      	lsls	r3, r3, #2
 800690a:	3310      	adds	r3, #16
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	4413      	add	r3, r2
 8006910:	3304      	adds	r3, #4
 8006912:	e00b      	b.n	800692c <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006914:	7bbb      	ldrb	r3, [r7, #14]
 8006916:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800691a:	4613      	mov	r3, r2
 800691c:	009b      	lsls	r3, r3, #2
 800691e:	4413      	add	r3, r2
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	4413      	add	r3, r2
 800692a:	3304      	adds	r3, #4
 800692c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	2200      	movs	r2, #0
 8006932:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	2202      	movs	r2, #2
 8006938:	4619      	mov	r1, r3
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 fbf8 	bl	8007130 <USBD_CtlSendData>
              break;
 8006940:	e06a      	b.n	8006a18 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006942:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006946:	2b00      	cmp	r3, #0
 8006948:	da11      	bge.n	800696e <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800694a:	7bbb      	ldrb	r3, [r7, #14]
 800694c:	f003 020f 	and.w	r2, r3, #15
 8006950:	6879      	ldr	r1, [r7, #4]
 8006952:	4613      	mov	r3, r2
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	4413      	add	r3, r2
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	440b      	add	r3, r1
 800695c:	3318      	adds	r3, #24
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d117      	bne.n	8006994 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8006964:	6839      	ldr	r1, [r7, #0]
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 fb78 	bl	800705c <USBD_CtlError>
                  break;
 800696c:	e054      	b.n	8006a18 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800696e:	7bbb      	ldrb	r3, [r7, #14]
 8006970:	f003 020f 	and.w	r2, r3, #15
 8006974:	6879      	ldr	r1, [r7, #4]
 8006976:	4613      	mov	r3, r2
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	4413      	add	r3, r2
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	440b      	add	r3, r1
 8006980:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d104      	bne.n	8006994 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800698a:	6839      	ldr	r1, [r7, #0]
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 fb65 	bl	800705c <USBD_CtlError>
                  break;
 8006992:	e041      	b.n	8006a18 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006994:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006998:	2b00      	cmp	r3, #0
 800699a:	da0b      	bge.n	80069b4 <USBD_StdEPReq+0x234>
 800699c:	7bbb      	ldrb	r3, [r7, #14]
 800699e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80069a2:	4613      	mov	r3, r2
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	4413      	add	r3, r2
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	3310      	adds	r3, #16
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	4413      	add	r3, r2
 80069b0:	3304      	adds	r3, #4
 80069b2:	e00b      	b.n	80069cc <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80069b4:	7bbb      	ldrb	r3, [r7, #14]
 80069b6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80069ba:	4613      	mov	r3, r2
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	4413      	add	r3, r2
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	4413      	add	r3, r2
 80069ca:	3304      	adds	r3, #4
 80069cc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80069ce:	7bbb      	ldrb	r3, [r7, #14]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d002      	beq.n	80069da <USBD_StdEPReq+0x25a>
 80069d4:	7bbb      	ldrb	r3, [r7, #14]
 80069d6:	2b80      	cmp	r3, #128	; 0x80
 80069d8:	d103      	bne.n	80069e2 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	2200      	movs	r2, #0
 80069de:	601a      	str	r2, [r3, #0]
 80069e0:	e00e      	b.n	8006a00 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80069e2:	7bbb      	ldrb	r3, [r7, #14]
 80069e4:	4619      	mov	r1, r3
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f008 f924 	bl	800ec34 <USBD_LL_IsStallEP>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d003      	beq.n	80069fa <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	2201      	movs	r2, #1
 80069f6:	601a      	str	r2, [r3, #0]
 80069f8:	e002      	b.n	8006a00 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	2200      	movs	r2, #0
 80069fe:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	2202      	movs	r2, #2
 8006a04:	4619      	mov	r1, r3
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 fb92 	bl	8007130 <USBD_CtlSendData>
              break;
 8006a0c:	e004      	b.n	8006a18 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8006a0e:	6839      	ldr	r1, [r7, #0]
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f000 fb23 	bl	800705c <USBD_CtlError>
              break;
 8006a16:	bf00      	nop
          }
          break;
 8006a18:	e004      	b.n	8006a24 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8006a1a:	6839      	ldr	r1, [r7, #0]
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 fb1d 	bl	800705c <USBD_CtlError>
          break;
 8006a22:	bf00      	nop
      }
      break;
 8006a24:	e004      	b.n	8006a30 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8006a26:	6839      	ldr	r1, [r7, #0]
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f000 fb17 	bl	800705c <USBD_CtlError>
      break;
 8006a2e:	bf00      	nop
  }

  return ret;
 8006a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3710      	adds	r7, #16
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
	...

08006a3c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b084      	sub	sp, #16
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006a46:	2300      	movs	r3, #0
 8006a48:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	885b      	ldrh	r3, [r3, #2]
 8006a56:	0a1b      	lsrs	r3, r3, #8
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	3b01      	subs	r3, #1
 8006a5c:	2b06      	cmp	r3, #6
 8006a5e:	f200 8128 	bhi.w	8006cb2 <USBD_GetDescriptor+0x276>
 8006a62:	a201      	add	r2, pc, #4	; (adr r2, 8006a68 <USBD_GetDescriptor+0x2c>)
 8006a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a68:	08006a85 	.word	0x08006a85
 8006a6c:	08006a9d 	.word	0x08006a9d
 8006a70:	08006add 	.word	0x08006add
 8006a74:	08006cb3 	.word	0x08006cb3
 8006a78:	08006cb3 	.word	0x08006cb3
 8006a7c:	08006c53 	.word	0x08006c53
 8006a80:	08006c7f 	.word	0x08006c7f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	7c12      	ldrb	r2, [r2, #16]
 8006a90:	f107 0108 	add.w	r1, r7, #8
 8006a94:	4610      	mov	r0, r2
 8006a96:	4798      	blx	r3
 8006a98:	60f8      	str	r0, [r7, #12]
      break;
 8006a9a:	e112      	b.n	8006cc2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	7c1b      	ldrb	r3, [r3, #16]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10d      	bne.n	8006ac0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aac:	f107 0208 	add.w	r2, r7, #8
 8006ab0:	4610      	mov	r0, r2
 8006ab2:	4798      	blx	r3
 8006ab4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	3301      	adds	r3, #1
 8006aba:	2202      	movs	r2, #2
 8006abc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006abe:	e100      	b.n	8006cc2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ac8:	f107 0208 	add.w	r2, r7, #8
 8006acc:	4610      	mov	r0, r2
 8006ace:	4798      	blx	r3
 8006ad0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	2202      	movs	r2, #2
 8006ad8:	701a      	strb	r2, [r3, #0]
      break;
 8006ada:	e0f2      	b.n	8006cc2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	885b      	ldrh	r3, [r3, #2]
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	2b05      	cmp	r3, #5
 8006ae4:	f200 80ac 	bhi.w	8006c40 <USBD_GetDescriptor+0x204>
 8006ae8:	a201      	add	r2, pc, #4	; (adr r2, 8006af0 <USBD_GetDescriptor+0xb4>)
 8006aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aee:	bf00      	nop
 8006af0:	08006b09 	.word	0x08006b09
 8006af4:	08006b3d 	.word	0x08006b3d
 8006af8:	08006b71 	.word	0x08006b71
 8006afc:	08006ba5 	.word	0x08006ba5
 8006b00:	08006bd9 	.word	0x08006bd9
 8006b04:	08006c0d 	.word	0x08006c0d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00b      	beq.n	8006b2c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	7c12      	ldrb	r2, [r2, #16]
 8006b20:	f107 0108 	add.w	r1, r7, #8
 8006b24:	4610      	mov	r0, r2
 8006b26:	4798      	blx	r3
 8006b28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b2a:	e091      	b.n	8006c50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b2c:	6839      	ldr	r1, [r7, #0]
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 fa94 	bl	800705c <USBD_CtlError>
            err++;
 8006b34:	7afb      	ldrb	r3, [r7, #11]
 8006b36:	3301      	adds	r3, #1
 8006b38:	72fb      	strb	r3, [r7, #11]
          break;
 8006b3a:	e089      	b.n	8006c50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d00b      	beq.n	8006b60 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	7c12      	ldrb	r2, [r2, #16]
 8006b54:	f107 0108 	add.w	r1, r7, #8
 8006b58:	4610      	mov	r0, r2
 8006b5a:	4798      	blx	r3
 8006b5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b5e:	e077      	b.n	8006c50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b60:	6839      	ldr	r1, [r7, #0]
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 fa7a 	bl	800705c <USBD_CtlError>
            err++;
 8006b68:	7afb      	ldrb	r3, [r7, #11]
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	72fb      	strb	r3, [r7, #11]
          break;
 8006b6e:	e06f      	b.n	8006c50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d00b      	beq.n	8006b94 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	7c12      	ldrb	r2, [r2, #16]
 8006b88:	f107 0108 	add.w	r1, r7, #8
 8006b8c:	4610      	mov	r0, r2
 8006b8e:	4798      	blx	r3
 8006b90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b92:	e05d      	b.n	8006c50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b94:	6839      	ldr	r1, [r7, #0]
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f000 fa60 	bl	800705c <USBD_CtlError>
            err++;
 8006b9c:	7afb      	ldrb	r3, [r7, #11]
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	72fb      	strb	r3, [r7, #11]
          break;
 8006ba2:	e055      	b.n	8006c50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006baa:	691b      	ldr	r3, [r3, #16]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d00b      	beq.n	8006bc8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	687a      	ldr	r2, [r7, #4]
 8006bba:	7c12      	ldrb	r2, [r2, #16]
 8006bbc:	f107 0108 	add.w	r1, r7, #8
 8006bc0:	4610      	mov	r0, r2
 8006bc2:	4798      	blx	r3
 8006bc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006bc6:	e043      	b.n	8006c50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006bc8:	6839      	ldr	r1, [r7, #0]
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f000 fa46 	bl	800705c <USBD_CtlError>
            err++;
 8006bd0:	7afb      	ldrb	r3, [r7, #11]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	72fb      	strb	r3, [r7, #11]
          break;
 8006bd6:	e03b      	b.n	8006c50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006bde:	695b      	ldr	r3, [r3, #20]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d00b      	beq.n	8006bfc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006bea:	695b      	ldr	r3, [r3, #20]
 8006bec:	687a      	ldr	r2, [r7, #4]
 8006bee:	7c12      	ldrb	r2, [r2, #16]
 8006bf0:	f107 0108 	add.w	r1, r7, #8
 8006bf4:	4610      	mov	r0, r2
 8006bf6:	4798      	blx	r3
 8006bf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006bfa:	e029      	b.n	8006c50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006bfc:	6839      	ldr	r1, [r7, #0]
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f000 fa2c 	bl	800705c <USBD_CtlError>
            err++;
 8006c04:	7afb      	ldrb	r3, [r7, #11]
 8006c06:	3301      	adds	r3, #1
 8006c08:	72fb      	strb	r3, [r7, #11]
          break;
 8006c0a:	e021      	b.n	8006c50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006c12:	699b      	ldr	r3, [r3, #24]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d00b      	beq.n	8006c30 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006c1e:	699b      	ldr	r3, [r3, #24]
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	7c12      	ldrb	r2, [r2, #16]
 8006c24:	f107 0108 	add.w	r1, r7, #8
 8006c28:	4610      	mov	r0, r2
 8006c2a:	4798      	blx	r3
 8006c2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006c2e:	e00f      	b.n	8006c50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006c30:	6839      	ldr	r1, [r7, #0]
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f000 fa12 	bl	800705c <USBD_CtlError>
            err++;
 8006c38:	7afb      	ldrb	r3, [r7, #11]
 8006c3a:	3301      	adds	r3, #1
 8006c3c:	72fb      	strb	r3, [r7, #11]
          break;
 8006c3e:	e007      	b.n	8006c50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8006c40:	6839      	ldr	r1, [r7, #0]
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 fa0a 	bl	800705c <USBD_CtlError>
          err++;
 8006c48:	7afb      	ldrb	r3, [r7, #11]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8006c4e:	e038      	b.n	8006cc2 <USBD_GetDescriptor+0x286>
 8006c50:	e037      	b.n	8006cc2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	7c1b      	ldrb	r3, [r3, #16]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d109      	bne.n	8006c6e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c62:	f107 0208 	add.w	r2, r7, #8
 8006c66:	4610      	mov	r0, r2
 8006c68:	4798      	blx	r3
 8006c6a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006c6c:	e029      	b.n	8006cc2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006c6e:	6839      	ldr	r1, [r7, #0]
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f000 f9f3 	bl	800705c <USBD_CtlError>
        err++;
 8006c76:	7afb      	ldrb	r3, [r7, #11]
 8006c78:	3301      	adds	r3, #1
 8006c7a:	72fb      	strb	r3, [r7, #11]
      break;
 8006c7c:	e021      	b.n	8006cc2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	7c1b      	ldrb	r3, [r3, #16]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d10d      	bne.n	8006ca2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c8e:	f107 0208 	add.w	r2, r7, #8
 8006c92:	4610      	mov	r0, r2
 8006c94:	4798      	blx	r3
 8006c96:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	3301      	adds	r3, #1
 8006c9c:	2207      	movs	r2, #7
 8006c9e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006ca0:	e00f      	b.n	8006cc2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006ca2:	6839      	ldr	r1, [r7, #0]
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 f9d9 	bl	800705c <USBD_CtlError>
        err++;
 8006caa:	7afb      	ldrb	r3, [r7, #11]
 8006cac:	3301      	adds	r3, #1
 8006cae:	72fb      	strb	r3, [r7, #11]
      break;
 8006cb0:	e007      	b.n	8006cc2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006cb2:	6839      	ldr	r1, [r7, #0]
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	f000 f9d1 	bl	800705c <USBD_CtlError>
      err++;
 8006cba:	7afb      	ldrb	r3, [r7, #11]
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	72fb      	strb	r3, [r7, #11]
      break;
 8006cc0:	bf00      	nop
  }

  if (err != 0U)
 8006cc2:	7afb      	ldrb	r3, [r7, #11]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d11c      	bne.n	8006d02 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8006cc8:	893b      	ldrh	r3, [r7, #8]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d011      	beq.n	8006cf2 <USBD_GetDescriptor+0x2b6>
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	88db      	ldrh	r3, [r3, #6]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d00d      	beq.n	8006cf2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	88da      	ldrh	r2, [r3, #6]
 8006cda:	893b      	ldrh	r3, [r7, #8]
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	bf28      	it	cs
 8006ce0:	4613      	movcs	r3, r2
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006ce6:	893b      	ldrh	r3, [r7, #8]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	68f9      	ldr	r1, [r7, #12]
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 fa1f 	bl	8007130 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	88db      	ldrh	r3, [r3, #6]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d104      	bne.n	8006d04 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 fa76 	bl	80071ec <USBD_CtlSendStatus>
 8006d00:	e000      	b.n	8006d04 <USBD_GetDescriptor+0x2c8>
    return;
 8006d02:	bf00      	nop
    }
  }
}
 8006d04:	3710      	adds	r7, #16
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
 8006d0a:	bf00      	nop

08006d0c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b084      	sub	sp, #16
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	889b      	ldrh	r3, [r3, #4]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d130      	bne.n	8006d80 <USBD_SetAddress+0x74>
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	88db      	ldrh	r3, [r3, #6]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d12c      	bne.n	8006d80 <USBD_SetAddress+0x74>
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	885b      	ldrh	r3, [r3, #2]
 8006d2a:	2b7f      	cmp	r3, #127	; 0x7f
 8006d2c:	d828      	bhi.n	8006d80 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	885b      	ldrh	r3, [r3, #2]
 8006d32:	b2db      	uxtb	r3, r3
 8006d34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d38:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d40:	2b03      	cmp	r3, #3
 8006d42:	d104      	bne.n	8006d4e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8006d44:	6839      	ldr	r1, [r7, #0]
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 f988 	bl	800705c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d4c:	e01c      	b.n	8006d88 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	7bfa      	ldrb	r2, [r7, #15]
 8006d52:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006d56:	7bfb      	ldrb	r3, [r7, #15]
 8006d58:	4619      	mov	r1, r3
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f007 ff8f 	bl	800ec7e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f000 fa43 	bl	80071ec <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006d66:	7bfb      	ldrb	r3, [r7, #15]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d004      	beq.n	8006d76 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2202      	movs	r2, #2
 8006d70:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d74:	e008      	b.n	8006d88 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2201      	movs	r2, #1
 8006d7a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d7e:	e003      	b.n	8006d88 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006d80:	6839      	ldr	r1, [r7, #0]
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f000 f96a 	bl	800705c <USBD_CtlError>
  }
}
 8006d88:	bf00      	nop
 8006d8a:	3710      	adds	r7, #16
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b082      	sub	sp, #8
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	885b      	ldrh	r3, [r3, #2]
 8006d9e:	b2da      	uxtb	r2, r3
 8006da0:	4b41      	ldr	r3, [pc, #260]	; (8006ea8 <USBD_SetConfig+0x118>)
 8006da2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006da4:	4b40      	ldr	r3, [pc, #256]	; (8006ea8 <USBD_SetConfig+0x118>)
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d904      	bls.n	8006db6 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8006dac:	6839      	ldr	r1, [r7, #0]
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 f954 	bl	800705c <USBD_CtlError>
 8006db4:	e075      	b.n	8006ea2 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006dbc:	2b02      	cmp	r3, #2
 8006dbe:	d002      	beq.n	8006dc6 <USBD_SetConfig+0x36>
 8006dc0:	2b03      	cmp	r3, #3
 8006dc2:	d023      	beq.n	8006e0c <USBD_SetConfig+0x7c>
 8006dc4:	e062      	b.n	8006e8c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8006dc6:	4b38      	ldr	r3, [pc, #224]	; (8006ea8 <USBD_SetConfig+0x118>)
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d01a      	beq.n	8006e04 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8006dce:	4b36      	ldr	r3, [pc, #216]	; (8006ea8 <USBD_SetConfig+0x118>)
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2203      	movs	r2, #3
 8006ddc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006de0:	4b31      	ldr	r3, [pc, #196]	; (8006ea8 <USBD_SetConfig+0x118>)
 8006de2:	781b      	ldrb	r3, [r3, #0]
 8006de4:	4619      	mov	r1, r3
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f7ff f9f4 	bl	80061d4 <USBD_SetClassConfig>
 8006dec:	4603      	mov	r3, r0
 8006dee:	2b02      	cmp	r3, #2
 8006df0:	d104      	bne.n	8006dfc <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8006df2:	6839      	ldr	r1, [r7, #0]
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 f931 	bl	800705c <USBD_CtlError>
            return;
 8006dfa:	e052      	b.n	8006ea2 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f000 f9f5 	bl	80071ec <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006e02:	e04e      	b.n	8006ea2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f000 f9f1 	bl	80071ec <USBD_CtlSendStatus>
        break;
 8006e0a:	e04a      	b.n	8006ea2 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8006e0c:	4b26      	ldr	r3, [pc, #152]	; (8006ea8 <USBD_SetConfig+0x118>)
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d112      	bne.n	8006e3a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2202      	movs	r2, #2
 8006e18:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8006e1c:	4b22      	ldr	r3, [pc, #136]	; (8006ea8 <USBD_SetConfig+0x118>)
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	461a      	mov	r2, r3
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8006e26:	4b20      	ldr	r3, [pc, #128]	; (8006ea8 <USBD_SetConfig+0x118>)
 8006e28:	781b      	ldrb	r3, [r3, #0]
 8006e2a:	4619      	mov	r1, r3
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	f7ff f9f0 	bl	8006212 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f000 f9da 	bl	80071ec <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006e38:	e033      	b.n	8006ea2 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8006e3a:	4b1b      	ldr	r3, [pc, #108]	; (8006ea8 <USBD_SetConfig+0x118>)
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	461a      	mov	r2, r3
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d01d      	beq.n	8006e84 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	4619      	mov	r1, r3
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f7ff f9de 	bl	8006212 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8006e56:	4b14      	ldr	r3, [pc, #80]	; (8006ea8 <USBD_SetConfig+0x118>)
 8006e58:	781b      	ldrb	r3, [r3, #0]
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006e60:	4b11      	ldr	r3, [pc, #68]	; (8006ea8 <USBD_SetConfig+0x118>)
 8006e62:	781b      	ldrb	r3, [r3, #0]
 8006e64:	4619      	mov	r1, r3
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f7ff f9b4 	bl	80061d4 <USBD_SetClassConfig>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	2b02      	cmp	r3, #2
 8006e70:	d104      	bne.n	8006e7c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8006e72:	6839      	ldr	r1, [r7, #0]
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 f8f1 	bl	800705c <USBD_CtlError>
            return;
 8006e7a:	e012      	b.n	8006ea2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 f9b5 	bl	80071ec <USBD_CtlSendStatus>
        break;
 8006e82:	e00e      	b.n	8006ea2 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f000 f9b1 	bl	80071ec <USBD_CtlSendStatus>
        break;
 8006e8a:	e00a      	b.n	8006ea2 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8006e8c:	6839      	ldr	r1, [r7, #0]
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f000 f8e4 	bl	800705c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8006e94:	4b04      	ldr	r3, [pc, #16]	; (8006ea8 <USBD_SetConfig+0x118>)
 8006e96:	781b      	ldrb	r3, [r3, #0]
 8006e98:	4619      	mov	r1, r3
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f7ff f9b9 	bl	8006212 <USBD_ClrClassConfig>
        break;
 8006ea0:	bf00      	nop
    }
  }
}
 8006ea2:	3708      	adds	r7, #8
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}
 8006ea8:	20000538 	.word	0x20000538

08006eac <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b082      	sub	sp, #8
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	88db      	ldrh	r3, [r3, #6]
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d004      	beq.n	8006ec8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006ebe:	6839      	ldr	r1, [r7, #0]
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 f8cb 	bl	800705c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006ec6:	e021      	b.n	8006f0c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	db17      	blt.n	8006f02 <USBD_GetConfig+0x56>
 8006ed2:	2b02      	cmp	r3, #2
 8006ed4:	dd02      	ble.n	8006edc <USBD_GetConfig+0x30>
 8006ed6:	2b03      	cmp	r3, #3
 8006ed8:	d00b      	beq.n	8006ef2 <USBD_GetConfig+0x46>
 8006eda:	e012      	b.n	8006f02 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	3308      	adds	r3, #8
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	4619      	mov	r1, r3
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 f920 	bl	8007130 <USBD_CtlSendData>
        break;
 8006ef0:	e00c      	b.n	8006f0c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	3304      	adds	r3, #4
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	4619      	mov	r1, r3
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f000 f918 	bl	8007130 <USBD_CtlSendData>
        break;
 8006f00:	e004      	b.n	8006f0c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8006f02:	6839      	ldr	r1, [r7, #0]
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f000 f8a9 	bl	800705c <USBD_CtlError>
        break;
 8006f0a:	bf00      	nop
}
 8006f0c:	bf00      	nop
 8006f0e:	3708      	adds	r7, #8
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b082      	sub	sp, #8
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006f24:	3b01      	subs	r3, #1
 8006f26:	2b02      	cmp	r3, #2
 8006f28:	d81e      	bhi.n	8006f68 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	88db      	ldrh	r3, [r3, #6]
 8006f2e:	2b02      	cmp	r3, #2
 8006f30:	d004      	beq.n	8006f3c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8006f32:	6839      	ldr	r1, [r7, #0]
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f000 f891 	bl	800705c <USBD_CtlError>
        break;
 8006f3a:	e01a      	b.n	8006f72 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d005      	beq.n	8006f58 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	f043 0202 	orr.w	r2, r3, #2
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	330c      	adds	r3, #12
 8006f5c:	2202      	movs	r2, #2
 8006f5e:	4619      	mov	r1, r3
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 f8e5 	bl	8007130 <USBD_CtlSendData>
      break;
 8006f66:	e004      	b.n	8006f72 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8006f68:	6839      	ldr	r1, [r7, #0]
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f000 f876 	bl	800705c <USBD_CtlError>
      break;
 8006f70:	bf00      	nop
  }
}
 8006f72:	bf00      	nop
 8006f74:	3708      	adds	r7, #8
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006f7a:	b580      	push	{r7, lr}
 8006f7c:	b082      	sub	sp, #8
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	6078      	str	r0, [r7, #4]
 8006f82:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	885b      	ldrh	r3, [r3, #2]
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d106      	bne.n	8006f9a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 f929 	bl	80071ec <USBD_CtlSendStatus>
  }
}
 8006f9a:	bf00      	nop
 8006f9c:	3708      	adds	r7, #8
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}

08006fa2 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006fa2:	b580      	push	{r7, lr}
 8006fa4:	b082      	sub	sp, #8
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
 8006faa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006fb2:	3b01      	subs	r3, #1
 8006fb4:	2b02      	cmp	r3, #2
 8006fb6:	d80b      	bhi.n	8006fd0 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	885b      	ldrh	r3, [r3, #2]
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d10c      	bne.n	8006fda <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 f90f 	bl	80071ec <USBD_CtlSendStatus>
      }
      break;
 8006fce:	e004      	b.n	8006fda <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8006fd0:	6839      	ldr	r1, [r7, #0]
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 f842 	bl	800705c <USBD_CtlError>
      break;
 8006fd8:	e000      	b.n	8006fdc <USBD_ClrFeature+0x3a>
      break;
 8006fda:	bf00      	nop
  }
}
 8006fdc:	bf00      	nop
 8006fde:	3708      	adds	r7, #8
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}

08006fe4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b083      	sub	sp, #12
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	781a      	ldrb	r2, [r3, #0]
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	785a      	ldrb	r2, [r3, #1]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	3302      	adds	r3, #2
 8007002:	781b      	ldrb	r3, [r3, #0]
 8007004:	b29a      	uxth	r2, r3
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	3303      	adds	r3, #3
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	b29b      	uxth	r3, r3
 800700e:	021b      	lsls	r3, r3, #8
 8007010:	b29b      	uxth	r3, r3
 8007012:	4413      	add	r3, r2
 8007014:	b29a      	uxth	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	3304      	adds	r3, #4
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	b29a      	uxth	r2, r3
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	3305      	adds	r3, #5
 8007026:	781b      	ldrb	r3, [r3, #0]
 8007028:	b29b      	uxth	r3, r3
 800702a:	021b      	lsls	r3, r3, #8
 800702c:	b29b      	uxth	r3, r3
 800702e:	4413      	add	r3, r2
 8007030:	b29a      	uxth	r2, r3
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	3306      	adds	r3, #6
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	b29a      	uxth	r2, r3
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	3307      	adds	r3, #7
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	b29b      	uxth	r3, r3
 8007046:	021b      	lsls	r3, r3, #8
 8007048:	b29b      	uxth	r3, r3
 800704a:	4413      	add	r3, r2
 800704c:	b29a      	uxth	r2, r3
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	80da      	strh	r2, [r3, #6]

}
 8007052:	bf00      	nop
 8007054:	370c      	adds	r7, #12
 8007056:	46bd      	mov	sp, r7
 8007058:	bc80      	pop	{r7}
 800705a:	4770      	bx	lr

0800705c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b082      	sub	sp, #8
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007066:	2180      	movs	r1, #128	; 0x80
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f007 fda5 	bl	800ebb8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800706e:	2100      	movs	r1, #0
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f007 fda1 	bl	800ebb8 <USBD_LL_StallEP>
}
 8007076:	bf00      	nop
 8007078:	3708      	adds	r7, #8
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}

0800707e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800707e:	b580      	push	{r7, lr}
 8007080:	b086      	sub	sp, #24
 8007082:	af00      	add	r7, sp, #0
 8007084:	60f8      	str	r0, [r7, #12]
 8007086:	60b9      	str	r1, [r7, #8]
 8007088:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800708a:	2300      	movs	r3, #0
 800708c:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d032      	beq.n	80070fa <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007094:	68f8      	ldr	r0, [r7, #12]
 8007096:	f000 f834 	bl	8007102 <USBD_GetLen>
 800709a:	4603      	mov	r3, r0
 800709c:	3301      	adds	r3, #1
 800709e:	b29b      	uxth	r3, r3
 80070a0:	005b      	lsls	r3, r3, #1
 80070a2:	b29a      	uxth	r2, r3
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80070a8:	7dfb      	ldrb	r3, [r7, #23]
 80070aa:	1c5a      	adds	r2, r3, #1
 80070ac:	75fa      	strb	r2, [r7, #23]
 80070ae:	461a      	mov	r2, r3
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	4413      	add	r3, r2
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	7812      	ldrb	r2, [r2, #0]
 80070b8:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80070ba:	7dfb      	ldrb	r3, [r7, #23]
 80070bc:	1c5a      	adds	r2, r3, #1
 80070be:	75fa      	strb	r2, [r7, #23]
 80070c0:	461a      	mov	r2, r3
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	4413      	add	r3, r2
 80070c6:	2203      	movs	r2, #3
 80070c8:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80070ca:	e012      	b.n	80070f2 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	1c5a      	adds	r2, r3, #1
 80070d0:	60fa      	str	r2, [r7, #12]
 80070d2:	7dfa      	ldrb	r2, [r7, #23]
 80070d4:	1c51      	adds	r1, r2, #1
 80070d6:	75f9      	strb	r1, [r7, #23]
 80070d8:	4611      	mov	r1, r2
 80070da:	68ba      	ldr	r2, [r7, #8]
 80070dc:	440a      	add	r2, r1
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80070e2:	7dfb      	ldrb	r3, [r7, #23]
 80070e4:	1c5a      	adds	r2, r3, #1
 80070e6:	75fa      	strb	r2, [r7, #23]
 80070e8:	461a      	mov	r2, r3
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	4413      	add	r3, r2
 80070ee:	2200      	movs	r2, #0
 80070f0:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d1e8      	bne.n	80070cc <USBD_GetString+0x4e>
    }
  }
}
 80070fa:	bf00      	nop
 80070fc:	3718      	adds	r7, #24
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}

08007102 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007102:	b480      	push	{r7}
 8007104:	b085      	sub	sp, #20
 8007106:	af00      	add	r7, sp, #0
 8007108:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800710a:	2300      	movs	r3, #0
 800710c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800710e:	e005      	b.n	800711c <USBD_GetLen+0x1a>
  {
    len++;
 8007110:	7bfb      	ldrb	r3, [r7, #15]
 8007112:	3301      	adds	r3, #1
 8007114:	73fb      	strb	r3, [r7, #15]
    buf++;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	3301      	adds	r3, #1
 800711a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	781b      	ldrb	r3, [r3, #0]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d1f5      	bne.n	8007110 <USBD_GetLen+0xe>
  }

  return len;
 8007124:	7bfb      	ldrb	r3, [r7, #15]
}
 8007126:	4618      	mov	r0, r3
 8007128:	3714      	adds	r7, #20
 800712a:	46bd      	mov	sp, r7
 800712c:	bc80      	pop	{r7}
 800712e:	4770      	bx	lr

08007130 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b084      	sub	sp, #16
 8007134:	af00      	add	r7, sp, #0
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	4613      	mov	r3, r2
 800713c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2202      	movs	r2, #2
 8007142:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007146:	88fa      	ldrh	r2, [r7, #6]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800714c:	88fa      	ldrh	r2, [r7, #6]
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007152:	88fb      	ldrh	r3, [r7, #6]
 8007154:	68ba      	ldr	r2, [r7, #8]
 8007156:	2100      	movs	r1, #0
 8007158:	68f8      	ldr	r0, [r7, #12]
 800715a:	f007 fdaf 	bl	800ecbc <USBD_LL_Transmit>

  return USBD_OK;
 800715e:	2300      	movs	r3, #0
}
 8007160:	4618      	mov	r0, r3
 8007162:	3710      	adds	r7, #16
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b084      	sub	sp, #16
 800716c:	af00      	add	r7, sp, #0
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	4613      	mov	r3, r2
 8007174:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007176:	88fb      	ldrh	r3, [r7, #6]
 8007178:	68ba      	ldr	r2, [r7, #8]
 800717a:	2100      	movs	r1, #0
 800717c:	68f8      	ldr	r0, [r7, #12]
 800717e:	f007 fd9d 	bl	800ecbc <USBD_LL_Transmit>

  return USBD_OK;
 8007182:	2300      	movs	r3, #0
}
 8007184:	4618      	mov	r0, r3
 8007186:	3710      	adds	r7, #16
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}

0800718c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b084      	sub	sp, #16
 8007190:	af00      	add	r7, sp, #0
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	4613      	mov	r3, r2
 8007198:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2203      	movs	r2, #3
 800719e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80071a2:	88fa      	ldrh	r2, [r7, #6]
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80071aa:	88fa      	ldrh	r2, [r7, #6]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80071b2:	88fb      	ldrh	r3, [r7, #6]
 80071b4:	68ba      	ldr	r2, [r7, #8]
 80071b6:	2100      	movs	r1, #0
 80071b8:	68f8      	ldr	r0, [r7, #12]
 80071ba:	f007 fda2 	bl	800ed02 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3710      	adds	r7, #16
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	4613      	mov	r3, r2
 80071d4:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80071d6:	88fb      	ldrh	r3, [r7, #6]
 80071d8:	68ba      	ldr	r2, [r7, #8]
 80071da:	2100      	movs	r1, #0
 80071dc:	68f8      	ldr	r0, [r7, #12]
 80071de:	f007 fd90 	bl	800ed02 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80071e2:	2300      	movs	r3, #0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3710      	adds	r7, #16
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b082      	sub	sp, #8
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2204      	movs	r2, #4
 80071f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80071fc:	2300      	movs	r3, #0
 80071fe:	2200      	movs	r2, #0
 8007200:	2100      	movs	r1, #0
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f007 fd5a 	bl	800ecbc <USBD_LL_Transmit>

  return USBD_OK;
 8007208:	2300      	movs	r3, #0
}
 800720a:	4618      	mov	r0, r3
 800720c:	3708      	adds	r7, #8
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}

08007212 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007212:	b580      	push	{r7, lr}
 8007214:	b082      	sub	sp, #8
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2205      	movs	r2, #5
 800721e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007222:	2300      	movs	r3, #0
 8007224:	2200      	movs	r2, #0
 8007226:	2100      	movs	r1, #0
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f007 fd6a 	bl	800ed02 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800722e:	2300      	movs	r3, #0
}
 8007230:	4618      	mov	r0, r3
 8007232:	3708      	adds	r7, #8
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007238:	b480      	push	{r7}
 800723a:	b085      	sub	sp, #20
 800723c:	af00      	add	r7, sp, #0
 800723e:	4603      	mov	r3, r0
 8007240:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007242:	2300      	movs	r3, #0
 8007244:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007246:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800724a:	2b84      	cmp	r3, #132	; 0x84
 800724c:	d005      	beq.n	800725a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800724e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	4413      	add	r3, r2
 8007256:	3303      	adds	r3, #3
 8007258:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800725a:	68fb      	ldr	r3, [r7, #12]
}
 800725c:	4618      	mov	r0, r3
 800725e:	3714      	adds	r7, #20
 8007260:	46bd      	mov	sp, r7
 8007262:	bc80      	pop	{r7}
 8007264:	4770      	bx	lr

08007266 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007266:	b580      	push	{r7, lr}
 8007268:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800726a:	f000 fb33 	bl	80078d4 <vTaskStartScheduler>
  
  return osOK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	bd80      	pop	{r7, pc}

08007274 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007276:	b089      	sub	sp, #36	; 0x24
 8007278:	af04      	add	r7, sp, #16
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	695b      	ldr	r3, [r3, #20]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d020      	beq.n	80072c8 <osThreadCreate+0x54>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	699b      	ldr	r3, [r3, #24]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d01c      	beq.n	80072c8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	685c      	ldr	r4, [r3, #4]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681d      	ldr	r5, [r3, #0]
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	691e      	ldr	r6, [r3, #16]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80072a0:	4618      	mov	r0, r3
 80072a2:	f7ff ffc9 	bl	8007238 <makeFreeRtosPriority>
 80072a6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	695b      	ldr	r3, [r3, #20]
 80072ac:	687a      	ldr	r2, [r7, #4]
 80072ae:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80072b0:	9202      	str	r2, [sp, #8]
 80072b2:	9301      	str	r3, [sp, #4]
 80072b4:	9100      	str	r1, [sp, #0]
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	4632      	mov	r2, r6
 80072ba:	4629      	mov	r1, r5
 80072bc:	4620      	mov	r0, r4
 80072be:	f000 f8e8 	bl	8007492 <xTaskCreateStatic>
 80072c2:	4603      	mov	r3, r0
 80072c4:	60fb      	str	r3, [r7, #12]
 80072c6:	e01c      	b.n	8007302 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	685c      	ldr	r4, [r3, #4]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80072d4:	b29e      	uxth	r6, r3
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80072dc:	4618      	mov	r0, r3
 80072de:	f7ff ffab 	bl	8007238 <makeFreeRtosPriority>
 80072e2:	4602      	mov	r2, r0
 80072e4:	f107 030c 	add.w	r3, r7, #12
 80072e8:	9301      	str	r3, [sp, #4]
 80072ea:	9200      	str	r2, [sp, #0]
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	4632      	mov	r2, r6
 80072f0:	4629      	mov	r1, r5
 80072f2:	4620      	mov	r0, r4
 80072f4:	f000 f926 	bl	8007544 <xTaskCreate>
 80072f8:	4603      	mov	r3, r0
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d001      	beq.n	8007302 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80072fe:	2300      	movs	r3, #0
 8007300:	e000      	b.n	8007304 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007302:	68fb      	ldr	r3, [r7, #12]
}
 8007304:	4618      	mov	r0, r3
 8007306:	3714      	adds	r7, #20
 8007308:	46bd      	mov	sp, r7
 800730a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800730c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b084      	sub	sp, #16
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d001      	beq.n	8007322 <osDelay+0x16>
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	e000      	b.n	8007324 <osDelay+0x18>
 8007322:	2301      	movs	r3, #1
 8007324:	4618      	mov	r0, r3
 8007326:	f000 fa49 	bl	80077bc <vTaskDelay>
  
  return osOK;
 800732a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800732c:	4618      	mov	r0, r3
 800732e:	3710      	adds	r7, #16
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f103 0208 	add.w	r2, r3, #8
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f04f 32ff 	mov.w	r2, #4294967295
 800734c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f103 0208 	add.w	r2, r3, #8
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f103 0208 	add.w	r2, r3, #8
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007368:	bf00      	nop
 800736a:	370c      	adds	r7, #12
 800736c:	46bd      	mov	sp, r7
 800736e:	bc80      	pop	{r7}
 8007370:	4770      	bx	lr

08007372 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007372:	b480      	push	{r7}
 8007374:	b083      	sub	sp, #12
 8007376:	af00      	add	r7, sp, #0
 8007378:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007380:	bf00      	nop
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	bc80      	pop	{r7}
 8007388:	4770      	bx	lr

0800738a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800738a:	b480      	push	{r7}
 800738c:	b085      	sub	sp, #20
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
 8007392:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	68fa      	ldr	r2, [r7, #12]
 800739e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	689a      	ldr	r2, [r3, #8]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	683a      	ldr	r2, [r7, #0]
 80073ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	683a      	ldr	r2, [r7, #0]
 80073b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	1c5a      	adds	r2, r3, #1
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	601a      	str	r2, [r3, #0]
}
 80073c6:	bf00      	nop
 80073c8:	3714      	adds	r7, #20
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bc80      	pop	{r7}
 80073ce:	4770      	bx	lr

080073d0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80073d0:	b480      	push	{r7}
 80073d2:	b085      	sub	sp, #20
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e6:	d103      	bne.n	80073f0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	691b      	ldr	r3, [r3, #16]
 80073ec:	60fb      	str	r3, [r7, #12]
 80073ee:	e00c      	b.n	800740a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	3308      	adds	r3, #8
 80073f4:	60fb      	str	r3, [r7, #12]
 80073f6:	e002      	b.n	80073fe <vListInsert+0x2e>
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	60fb      	str	r3, [r7, #12]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	68ba      	ldr	r2, [r7, #8]
 8007406:	429a      	cmp	r2, r3
 8007408:	d2f6      	bcs.n	80073f8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	685a      	ldr	r2, [r3, #4]
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	683a      	ldr	r2, [r7, #0]
 8007418:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	68fa      	ldr	r2, [r7, #12]
 800741e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	683a      	ldr	r2, [r7, #0]
 8007424:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	1c5a      	adds	r2, r3, #1
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	601a      	str	r2, [r3, #0]
}
 8007436:	bf00      	nop
 8007438:	3714      	adds	r7, #20
 800743a:	46bd      	mov	sp, r7
 800743c:	bc80      	pop	{r7}
 800743e:	4770      	bx	lr

08007440 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007440:	b480      	push	{r7}
 8007442:	b085      	sub	sp, #20
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	691b      	ldr	r3, [r3, #16]
 800744c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	6892      	ldr	r2, [r2, #8]
 8007456:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	6852      	ldr	r2, [r2, #4]
 8007460:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	687a      	ldr	r2, [r7, #4]
 8007468:	429a      	cmp	r2, r3
 800746a:	d103      	bne.n	8007474 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	689a      	ldr	r2, [r3, #8]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	1e5a      	subs	r2, r3, #1
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
}
 8007488:	4618      	mov	r0, r3
 800748a:	3714      	adds	r7, #20
 800748c:	46bd      	mov	sp, r7
 800748e:	bc80      	pop	{r7}
 8007490:	4770      	bx	lr

08007492 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007492:	b580      	push	{r7, lr}
 8007494:	b08e      	sub	sp, #56	; 0x38
 8007496:	af04      	add	r7, sp, #16
 8007498:	60f8      	str	r0, [r7, #12]
 800749a:	60b9      	str	r1, [r7, #8]
 800749c:	607a      	str	r2, [r7, #4]
 800749e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80074a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d109      	bne.n	80074ba <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80074a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074aa:	f383 8811 	msr	BASEPRI, r3
 80074ae:	f3bf 8f6f 	isb	sy
 80074b2:	f3bf 8f4f 	dsb	sy
 80074b6:	623b      	str	r3, [r7, #32]
 80074b8:	e7fe      	b.n	80074b8 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80074ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d109      	bne.n	80074d4 <xTaskCreateStatic+0x42>
 80074c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c4:	f383 8811 	msr	BASEPRI, r3
 80074c8:	f3bf 8f6f 	isb	sy
 80074cc:	f3bf 8f4f 	dsb	sy
 80074d0:	61fb      	str	r3, [r7, #28]
 80074d2:	e7fe      	b.n	80074d2 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80074d4:	2360      	movs	r3, #96	; 0x60
 80074d6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	2b60      	cmp	r3, #96	; 0x60
 80074dc:	d009      	beq.n	80074f2 <xTaskCreateStatic+0x60>
 80074de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074e2:	f383 8811 	msr	BASEPRI, r3
 80074e6:	f3bf 8f6f 	isb	sy
 80074ea:	f3bf 8f4f 	dsb	sy
 80074ee:	61bb      	str	r3, [r7, #24]
 80074f0:	e7fe      	b.n	80074f0 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80074f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d01e      	beq.n	8007536 <xTaskCreateStatic+0xa4>
 80074f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d01b      	beq.n	8007536 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80074fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007500:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007504:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007506:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800750a:	2202      	movs	r2, #2
 800750c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007510:	2300      	movs	r3, #0
 8007512:	9303      	str	r3, [sp, #12]
 8007514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007516:	9302      	str	r3, [sp, #8]
 8007518:	f107 0314 	add.w	r3, r7, #20
 800751c:	9301      	str	r3, [sp, #4]
 800751e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007520:	9300      	str	r3, [sp, #0]
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	68b9      	ldr	r1, [r7, #8]
 8007528:	68f8      	ldr	r0, [r7, #12]
 800752a:	f000 f850 	bl	80075ce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800752e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007530:	f000 f8d6 	bl	80076e0 <prvAddNewTaskToReadyList>
 8007534:	e001      	b.n	800753a <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8007536:	2300      	movs	r3, #0
 8007538:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800753a:	697b      	ldr	r3, [r7, #20]
	}
 800753c:	4618      	mov	r0, r3
 800753e:	3728      	adds	r7, #40	; 0x28
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007544:	b580      	push	{r7, lr}
 8007546:	b08c      	sub	sp, #48	; 0x30
 8007548:	af04      	add	r7, sp, #16
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	603b      	str	r3, [r7, #0]
 8007550:	4613      	mov	r3, r2
 8007552:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007554:	88fb      	ldrh	r3, [r7, #6]
 8007556:	009b      	lsls	r3, r3, #2
 8007558:	4618      	mov	r0, r3
 800755a:	f001 f97f 	bl	800885c <pvPortMalloc>
 800755e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d00e      	beq.n	8007584 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8007566:	2060      	movs	r0, #96	; 0x60
 8007568:	f001 f978 	bl	800885c <pvPortMalloc>
 800756c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d003      	beq.n	800757c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	697a      	ldr	r2, [r7, #20]
 8007578:	631a      	str	r2, [r3, #48]	; 0x30
 800757a:	e005      	b.n	8007588 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800757c:	6978      	ldr	r0, [r7, #20]
 800757e:	f001 fa2f 	bl	80089e0 <vPortFree>
 8007582:	e001      	b.n	8007588 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007584:	2300      	movs	r3, #0
 8007586:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d017      	beq.n	80075be <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800758e:	69fb      	ldr	r3, [r7, #28]
 8007590:	2200      	movs	r2, #0
 8007592:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007596:	88fa      	ldrh	r2, [r7, #6]
 8007598:	2300      	movs	r3, #0
 800759a:	9303      	str	r3, [sp, #12]
 800759c:	69fb      	ldr	r3, [r7, #28]
 800759e:	9302      	str	r3, [sp, #8]
 80075a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075a2:	9301      	str	r3, [sp, #4]
 80075a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a6:	9300      	str	r3, [sp, #0]
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	68b9      	ldr	r1, [r7, #8]
 80075ac:	68f8      	ldr	r0, [r7, #12]
 80075ae:	f000 f80e 	bl	80075ce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80075b2:	69f8      	ldr	r0, [r7, #28]
 80075b4:	f000 f894 	bl	80076e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80075b8:	2301      	movs	r3, #1
 80075ba:	61bb      	str	r3, [r7, #24]
 80075bc:	e002      	b.n	80075c4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80075be:	f04f 33ff 	mov.w	r3, #4294967295
 80075c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80075c4:	69bb      	ldr	r3, [r7, #24]
	}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3720      	adds	r7, #32
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}

080075ce <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80075ce:	b580      	push	{r7, lr}
 80075d0:	b088      	sub	sp, #32
 80075d2:	af00      	add	r7, sp, #0
 80075d4:	60f8      	str	r0, [r7, #12]
 80075d6:	60b9      	str	r1, [r7, #8]
 80075d8:	607a      	str	r2, [r7, #4]
 80075da:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80075dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075de:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	461a      	mov	r2, r3
 80075e6:	21a5      	movs	r1, #165	; 0xa5
 80075e8:	f007 fc2f 	bl	800ee4a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80075ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80075f6:	3b01      	subs	r3, #1
 80075f8:	009b      	lsls	r3, r3, #2
 80075fa:	4413      	add	r3, r2
 80075fc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80075fe:	69bb      	ldr	r3, [r7, #24]
 8007600:	f023 0307 	bic.w	r3, r3, #7
 8007604:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	f003 0307 	and.w	r3, r3, #7
 800760c:	2b00      	cmp	r3, #0
 800760e:	d009      	beq.n	8007624 <prvInitialiseNewTask+0x56>
 8007610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007614:	f383 8811 	msr	BASEPRI, r3
 8007618:	f3bf 8f6f 	isb	sy
 800761c:	f3bf 8f4f 	dsb	sy
 8007620:	617b      	str	r3, [r7, #20]
 8007622:	e7fe      	b.n	8007622 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007624:	2300      	movs	r3, #0
 8007626:	61fb      	str	r3, [r7, #28]
 8007628:	e012      	b.n	8007650 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800762a:	68ba      	ldr	r2, [r7, #8]
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	4413      	add	r3, r2
 8007630:	7819      	ldrb	r1, [r3, #0]
 8007632:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	4413      	add	r3, r2
 8007638:	3334      	adds	r3, #52	; 0x34
 800763a:	460a      	mov	r2, r1
 800763c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800763e:	68ba      	ldr	r2, [r7, #8]
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	4413      	add	r3, r2
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d006      	beq.n	8007658 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800764a:	69fb      	ldr	r3, [r7, #28]
 800764c:	3301      	adds	r3, #1
 800764e:	61fb      	str	r3, [r7, #28]
 8007650:	69fb      	ldr	r3, [r7, #28]
 8007652:	2b0f      	cmp	r3, #15
 8007654:	d9e9      	bls.n	800762a <prvInitialiseNewTask+0x5c>
 8007656:	e000      	b.n	800765a <prvInitialiseNewTask+0x8c>
		{
			break;
 8007658:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800765a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800765c:	2200      	movs	r2, #0
 800765e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007664:	2b06      	cmp	r3, #6
 8007666:	d901      	bls.n	800766c <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007668:	2306      	movs	r3, #6
 800766a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800766c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800766e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007670:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007674:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007676:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800767a:	2200      	movs	r2, #0
 800767c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800767e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007680:	3304      	adds	r3, #4
 8007682:	4618      	mov	r0, r3
 8007684:	f7ff fe75 	bl	8007372 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800768a:	3318      	adds	r3, #24
 800768c:	4618      	mov	r0, r3
 800768e:	f7ff fe70 	bl	8007372 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007696:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800769a:	f1c3 0207 	rsb	r2, r3, #7
 800769e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076a0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80076a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076a6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 80076a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076aa:	2200      	movs	r2, #0
 80076ac:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80076ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076b0:	2200      	movs	r2, #0
 80076b2:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80076b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076b6:	2200      	movs	r2, #0
 80076b8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80076bc:	683a      	ldr	r2, [r7, #0]
 80076be:	68f9      	ldr	r1, [r7, #12]
 80076c0:	69b8      	ldr	r0, [r7, #24]
 80076c2:	f000 ff25 	bl	8008510 <pxPortInitialiseStack>
 80076c6:	4602      	mov	r2, r0
 80076c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ca:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80076cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d002      	beq.n	80076d8 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80076d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076d6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80076d8:	bf00      	nop
 80076da:	3720      	adds	r7, #32
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80076e8:	f000 fffe 	bl	80086e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80076ec:	4b2c      	ldr	r3, [pc, #176]	; (80077a0 <prvAddNewTaskToReadyList+0xc0>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	3301      	adds	r3, #1
 80076f2:	4a2b      	ldr	r2, [pc, #172]	; (80077a0 <prvAddNewTaskToReadyList+0xc0>)
 80076f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80076f6:	4b2b      	ldr	r3, [pc, #172]	; (80077a4 <prvAddNewTaskToReadyList+0xc4>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d109      	bne.n	8007712 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80076fe:	4a29      	ldr	r2, [pc, #164]	; (80077a4 <prvAddNewTaskToReadyList+0xc4>)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007704:	4b26      	ldr	r3, [pc, #152]	; (80077a0 <prvAddNewTaskToReadyList+0xc0>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	2b01      	cmp	r3, #1
 800770a:	d110      	bne.n	800772e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800770c:	f000 fbc6 	bl	8007e9c <prvInitialiseTaskLists>
 8007710:	e00d      	b.n	800772e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007712:	4b25      	ldr	r3, [pc, #148]	; (80077a8 <prvAddNewTaskToReadyList+0xc8>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d109      	bne.n	800772e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800771a:	4b22      	ldr	r3, [pc, #136]	; (80077a4 <prvAddNewTaskToReadyList+0xc4>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007724:	429a      	cmp	r2, r3
 8007726:	d802      	bhi.n	800772e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007728:	4a1e      	ldr	r2, [pc, #120]	; (80077a4 <prvAddNewTaskToReadyList+0xc4>)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800772e:	4b1f      	ldr	r3, [pc, #124]	; (80077ac <prvAddNewTaskToReadyList+0xcc>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	3301      	adds	r3, #1
 8007734:	4a1d      	ldr	r2, [pc, #116]	; (80077ac <prvAddNewTaskToReadyList+0xcc>)
 8007736:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007738:	4b1c      	ldr	r3, [pc, #112]	; (80077ac <prvAddNewTaskToReadyList+0xcc>)
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007744:	2201      	movs	r2, #1
 8007746:	409a      	lsls	r2, r3
 8007748:	4b19      	ldr	r3, [pc, #100]	; (80077b0 <prvAddNewTaskToReadyList+0xd0>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4313      	orrs	r3, r2
 800774e:	4a18      	ldr	r2, [pc, #96]	; (80077b0 <prvAddNewTaskToReadyList+0xd0>)
 8007750:	6013      	str	r3, [r2, #0]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007756:	4613      	mov	r3, r2
 8007758:	009b      	lsls	r3, r3, #2
 800775a:	4413      	add	r3, r2
 800775c:	009b      	lsls	r3, r3, #2
 800775e:	4a15      	ldr	r2, [pc, #84]	; (80077b4 <prvAddNewTaskToReadyList+0xd4>)
 8007760:	441a      	add	r2, r3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	3304      	adds	r3, #4
 8007766:	4619      	mov	r1, r3
 8007768:	4610      	mov	r0, r2
 800776a:	f7ff fe0e 	bl	800738a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800776e:	f000 ffe9 	bl	8008744 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007772:	4b0d      	ldr	r3, [pc, #52]	; (80077a8 <prvAddNewTaskToReadyList+0xc8>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d00e      	beq.n	8007798 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800777a:	4b0a      	ldr	r3, [pc, #40]	; (80077a4 <prvAddNewTaskToReadyList+0xc4>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007784:	429a      	cmp	r2, r3
 8007786:	d207      	bcs.n	8007798 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007788:	4b0b      	ldr	r3, [pc, #44]	; (80077b8 <prvAddNewTaskToReadyList+0xd8>)
 800778a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800778e:	601a      	str	r2, [r3, #0]
 8007790:	f3bf 8f4f 	dsb	sy
 8007794:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007798:	bf00      	nop
 800779a:	3708      	adds	r7, #8
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}
 80077a0:	2000063c 	.word	0x2000063c
 80077a4:	2000053c 	.word	0x2000053c
 80077a8:	20000648 	.word	0x20000648
 80077ac:	20000658 	.word	0x20000658
 80077b0:	20000644 	.word	0x20000644
 80077b4:	20000540 	.word	0x20000540
 80077b8:	e000ed04 	.word	0xe000ed04

080077bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80077c4:	2300      	movs	r3, #0
 80077c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d016      	beq.n	80077fc <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80077ce:	4b13      	ldr	r3, [pc, #76]	; (800781c <vTaskDelay+0x60>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d009      	beq.n	80077ea <vTaskDelay+0x2e>
 80077d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077da:	f383 8811 	msr	BASEPRI, r3
 80077de:	f3bf 8f6f 	isb	sy
 80077e2:	f3bf 8f4f 	dsb	sy
 80077e6:	60bb      	str	r3, [r7, #8]
 80077e8:	e7fe      	b.n	80077e8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80077ea:	f000 f8d3 	bl	8007994 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80077ee:	2100      	movs	r1, #0
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f000 fe27 	bl	8008444 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80077f6:	f000 f8db 	bl	80079b0 <xTaskResumeAll>
 80077fa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d107      	bne.n	8007812 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8007802:	4b07      	ldr	r3, [pc, #28]	; (8007820 <vTaskDelay+0x64>)
 8007804:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	f3bf 8f4f 	dsb	sy
 800780e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007812:	bf00      	nop
 8007814:	3710      	adds	r7, #16
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}
 800781a:	bf00      	nop
 800781c:	20000664 	.word	0x20000664
 8007820:	e000ed04 	.word	0xe000ed04

08007824 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8007824:	b580      	push	{r7, lr}
 8007826:	b086      	sub	sp, #24
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t *pxStateList;
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	613b      	str	r3, [r7, #16]

		configASSERT( pxTCB );
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d109      	bne.n	800784a <eTaskGetState+0x26>
 8007836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800783a:	f383 8811 	msr	BASEPRI, r3
 800783e:	f3bf 8f6f 	isb	sy
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	60bb      	str	r3, [r7, #8]
 8007848:	e7fe      	b.n	8007848 <eTaskGetState+0x24>

		if( pxTCB == pxCurrentTCB )
 800784a:	4b1d      	ldr	r3, [pc, #116]	; (80078c0 <eTaskGetState+0x9c>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	693a      	ldr	r2, [r7, #16]
 8007850:	429a      	cmp	r2, r3
 8007852:	d102      	bne.n	800785a <eTaskGetState+0x36>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8007854:	2300      	movs	r3, #0
 8007856:	75fb      	strb	r3, [r7, #23]
 8007858:	e02d      	b.n	80078b6 <eTaskGetState+0x92>
		}
		else
		{
			taskENTER_CRITICAL();
 800785a:	f000 ff45 	bl	80086e8 <vPortEnterCritical>
			{
				pxStateList = ( List_t * ) listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	695b      	ldr	r3, [r3, #20]
 8007862:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8007864:	f000 ff6e 	bl	8008744 <vPortExitCritical>

			if( ( pxStateList == pxDelayedTaskList ) || ( pxStateList == pxOverflowDelayedTaskList ) )
 8007868:	4b16      	ldr	r3, [pc, #88]	; (80078c4 <eTaskGetState+0xa0>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	68fa      	ldr	r2, [r7, #12]
 800786e:	429a      	cmp	r2, r3
 8007870:	d004      	beq.n	800787c <eTaskGetState+0x58>
 8007872:	4b15      	ldr	r3, [pc, #84]	; (80078c8 <eTaskGetState+0xa4>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	68fa      	ldr	r2, [r7, #12]
 8007878:	429a      	cmp	r2, r3
 800787a:	d102      	bne.n	8007882 <eTaskGetState+0x5e>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800787c:	2302      	movs	r3, #2
 800787e:	75fb      	strb	r3, [r7, #23]
 8007880:	e019      	b.n	80078b6 <eTaskGetState+0x92>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	4a11      	ldr	r2, [pc, #68]	; (80078cc <eTaskGetState+0xa8>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d109      	bne.n	800789e <eTaskGetState+0x7a>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it block
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800788e:	2b00      	cmp	r3, #0
 8007890:	d102      	bne.n	8007898 <eTaskGetState+0x74>
					{
						eReturn = eSuspended;
 8007892:	2303      	movs	r3, #3
 8007894:	75fb      	strb	r3, [r7, #23]
 8007896:	e00e      	b.n	80078b6 <eTaskGetState+0x92>
					}
					else
					{
						eReturn = eBlocked;
 8007898:	2302      	movs	r3, #2
 800789a:	75fb      	strb	r3, [r7, #23]
 800789c:	e00b      	b.n	80078b6 <eTaskGetState+0x92>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	4a0b      	ldr	r2, [pc, #44]	; (80078d0 <eTaskGetState+0xac>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d002      	beq.n	80078ac <eTaskGetState+0x88>
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d102      	bne.n	80078b2 <eTaskGetState+0x8e>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 80078ac:	2304      	movs	r3, #4
 80078ae:	75fb      	strb	r3, [r7, #23]
 80078b0:	e001      	b.n	80078b6 <eTaskGetState+0x92>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 80078b2:	2301      	movs	r3, #1
 80078b4:	75fb      	strb	r3, [r7, #23]
			}
		}

		return eReturn;
 80078b6:	7dfb      	ldrb	r3, [r7, #23]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80078b8:	4618      	mov	r0, r3
 80078ba:	3718      	adds	r7, #24
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}
 80078c0:	2000053c 	.word	0x2000053c
 80078c4:	200005f4 	.word	0x200005f4
 80078c8:	200005f8 	.word	0x200005f8
 80078cc:	20000628 	.word	0x20000628
 80078d0:	20000610 	.word	0x20000610

080078d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b08a      	sub	sp, #40	; 0x28
 80078d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80078da:	2300      	movs	r3, #0
 80078dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80078de:	2300      	movs	r3, #0
 80078e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80078e2:	463a      	mov	r2, r7
 80078e4:	1d39      	adds	r1, r7, #4
 80078e6:	f107 0308 	add.w	r3, r7, #8
 80078ea:	4618      	mov	r0, r3
 80078ec:	f7f9 f952 	bl	8000b94 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80078f0:	6839      	ldr	r1, [r7, #0]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	68ba      	ldr	r2, [r7, #8]
 80078f6:	9202      	str	r2, [sp, #8]
 80078f8:	9301      	str	r3, [sp, #4]
 80078fa:	2300      	movs	r3, #0
 80078fc:	9300      	str	r3, [sp, #0]
 80078fe:	2300      	movs	r3, #0
 8007900:	460a      	mov	r2, r1
 8007902:	491e      	ldr	r1, [pc, #120]	; (800797c <vTaskStartScheduler+0xa8>)
 8007904:	481e      	ldr	r0, [pc, #120]	; (8007980 <vTaskStartScheduler+0xac>)
 8007906:	f7ff fdc4 	bl	8007492 <xTaskCreateStatic>
 800790a:	4602      	mov	r2, r0
 800790c:	4b1d      	ldr	r3, [pc, #116]	; (8007984 <vTaskStartScheduler+0xb0>)
 800790e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007910:	4b1c      	ldr	r3, [pc, #112]	; (8007984 <vTaskStartScheduler+0xb0>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d002      	beq.n	800791e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007918:	2301      	movs	r3, #1
 800791a:	617b      	str	r3, [r7, #20]
 800791c:	e001      	b.n	8007922 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800791e:	2300      	movs	r3, #0
 8007920:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	2b01      	cmp	r3, #1
 8007926:	d117      	bne.n	8007958 <vTaskStartScheduler+0x84>
 8007928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800792c:	f383 8811 	msr	BASEPRI, r3
 8007930:	f3bf 8f6f 	isb	sy
 8007934:	f3bf 8f4f 	dsb	sy
 8007938:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800793a:	4b13      	ldr	r3, [pc, #76]	; (8007988 <vTaskStartScheduler+0xb4>)
 800793c:	f04f 32ff 	mov.w	r2, #4294967295
 8007940:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007942:	4b12      	ldr	r3, [pc, #72]	; (800798c <vTaskStartScheduler+0xb8>)
 8007944:	2201      	movs	r2, #1
 8007946:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007948:	4b11      	ldr	r3, [pc, #68]	; (8007990 <vTaskStartScheduler+0xbc>)
 800794a:	2200      	movs	r2, #0
 800794c:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800794e:	f7f9 f90b 	bl	8000b68 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007952:	f000 fe59 	bl	8008608 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007956:	e00d      	b.n	8007974 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800795e:	d109      	bne.n	8007974 <vTaskStartScheduler+0xa0>
 8007960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007964:	f383 8811 	msr	BASEPRI, r3
 8007968:	f3bf 8f6f 	isb	sy
 800796c:	f3bf 8f4f 	dsb	sy
 8007970:	60fb      	str	r3, [r7, #12]
 8007972:	e7fe      	b.n	8007972 <vTaskStartScheduler+0x9e>
}
 8007974:	bf00      	nop
 8007976:	3718      	adds	r7, #24
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}
 800797c:	080122ac 	.word	0x080122ac
 8007980:	08007e6d 	.word	0x08007e6d
 8007984:	20000660 	.word	0x20000660
 8007988:	2000065c 	.word	0x2000065c
 800798c:	20000648 	.word	0x20000648
 8007990:	20000640 	.word	0x20000640

08007994 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007994:	b480      	push	{r7}
 8007996:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007998:	4b04      	ldr	r3, [pc, #16]	; (80079ac <vTaskSuspendAll+0x18>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	3301      	adds	r3, #1
 800799e:	4a03      	ldr	r2, [pc, #12]	; (80079ac <vTaskSuspendAll+0x18>)
 80079a0:	6013      	str	r3, [r2, #0]
}
 80079a2:	bf00      	nop
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bc80      	pop	{r7}
 80079a8:	4770      	bx	lr
 80079aa:	bf00      	nop
 80079ac:	20000664 	.word	0x20000664

080079b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b084      	sub	sp, #16
 80079b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80079b6:	2300      	movs	r3, #0
 80079b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80079ba:	2300      	movs	r3, #0
 80079bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80079be:	4b41      	ldr	r3, [pc, #260]	; (8007ac4 <xTaskResumeAll+0x114>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d109      	bne.n	80079da <xTaskResumeAll+0x2a>
 80079c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ca:	f383 8811 	msr	BASEPRI, r3
 80079ce:	f3bf 8f6f 	isb	sy
 80079d2:	f3bf 8f4f 	dsb	sy
 80079d6:	603b      	str	r3, [r7, #0]
 80079d8:	e7fe      	b.n	80079d8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80079da:	f000 fe85 	bl	80086e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80079de:	4b39      	ldr	r3, [pc, #228]	; (8007ac4 <xTaskResumeAll+0x114>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	3b01      	subs	r3, #1
 80079e4:	4a37      	ldr	r2, [pc, #220]	; (8007ac4 <xTaskResumeAll+0x114>)
 80079e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079e8:	4b36      	ldr	r3, [pc, #216]	; (8007ac4 <xTaskResumeAll+0x114>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d161      	bne.n	8007ab4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80079f0:	4b35      	ldr	r3, [pc, #212]	; (8007ac8 <xTaskResumeAll+0x118>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d05d      	beq.n	8007ab4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80079f8:	e02e      	b.n	8007a58 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80079fa:	4b34      	ldr	r3, [pc, #208]	; (8007acc <xTaskResumeAll+0x11c>)
 80079fc:	68db      	ldr	r3, [r3, #12]
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	3318      	adds	r3, #24
 8007a06:	4618      	mov	r0, r3
 8007a08:	f7ff fd1a 	bl	8007440 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	3304      	adds	r3, #4
 8007a10:	4618      	mov	r0, r3
 8007a12:	f7ff fd15 	bl	8007440 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	409a      	lsls	r2, r3
 8007a1e:	4b2c      	ldr	r3, [pc, #176]	; (8007ad0 <xTaskResumeAll+0x120>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	4a2a      	ldr	r2, [pc, #168]	; (8007ad0 <xTaskResumeAll+0x120>)
 8007a26:	6013      	str	r3, [r2, #0]
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a2c:	4613      	mov	r3, r2
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	4413      	add	r3, r2
 8007a32:	009b      	lsls	r3, r3, #2
 8007a34:	4a27      	ldr	r2, [pc, #156]	; (8007ad4 <xTaskResumeAll+0x124>)
 8007a36:	441a      	add	r2, r3
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	3304      	adds	r3, #4
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	4610      	mov	r0, r2
 8007a40:	f7ff fca3 	bl	800738a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a48:	4b23      	ldr	r3, [pc, #140]	; (8007ad8 <xTaskResumeAll+0x128>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d302      	bcc.n	8007a58 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8007a52:	4b22      	ldr	r3, [pc, #136]	; (8007adc <xTaskResumeAll+0x12c>)
 8007a54:	2201      	movs	r2, #1
 8007a56:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a58:	4b1c      	ldr	r3, [pc, #112]	; (8007acc <xTaskResumeAll+0x11c>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d1cc      	bne.n	80079fa <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d001      	beq.n	8007a6a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007a66:	f000 fb87 	bl	8008178 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007a6a:	4b1d      	ldr	r3, [pc, #116]	; (8007ae0 <xTaskResumeAll+0x130>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d010      	beq.n	8007a98 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007a76:	f000 f8c7 	bl	8007c08 <xTaskIncrementTick>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d002      	beq.n	8007a86 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8007a80:	4b16      	ldr	r3, [pc, #88]	; (8007adc <xTaskResumeAll+0x12c>)
 8007a82:	2201      	movs	r2, #1
 8007a84:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	3b01      	subs	r3, #1
 8007a8a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d1f1      	bne.n	8007a76 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8007a92:	4b13      	ldr	r3, [pc, #76]	; (8007ae0 <xTaskResumeAll+0x130>)
 8007a94:	2200      	movs	r2, #0
 8007a96:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007a98:	4b10      	ldr	r3, [pc, #64]	; (8007adc <xTaskResumeAll+0x12c>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d009      	beq.n	8007ab4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007aa4:	4b0f      	ldr	r3, [pc, #60]	; (8007ae4 <xTaskResumeAll+0x134>)
 8007aa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007aaa:	601a      	str	r2, [r3, #0]
 8007aac:	f3bf 8f4f 	dsb	sy
 8007ab0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007ab4:	f000 fe46 	bl	8008744 <vPortExitCritical>

	return xAlreadyYielded;
 8007ab8:	68bb      	ldr	r3, [r7, #8]
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3710      	adds	r7, #16
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	20000664 	.word	0x20000664
 8007ac8:	2000063c 	.word	0x2000063c
 8007acc:	200005fc 	.word	0x200005fc
 8007ad0:	20000644 	.word	0x20000644
 8007ad4:	20000540 	.word	0x20000540
 8007ad8:	2000053c 	.word	0x2000053c
 8007adc:	20000650 	.word	0x20000650
 8007ae0:	2000064c 	.word	0x2000064c
 8007ae4:	e000ed04 	.word	0xe000ed04

08007ae8 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b086      	sub	sp, #24
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	60b9      	str	r1, [r7, #8]
 8007af2:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 8007af4:	2300      	movs	r3, #0
 8007af6:	617b      	str	r3, [r7, #20]
 8007af8:	2307      	movs	r3, #7
 8007afa:	613b      	str	r3, [r7, #16]

		vTaskSuspendAll();
 8007afc:	f7ff ff4a 	bl	8007994 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
 8007b00:	4b3b      	ldr	r3, [pc, #236]	; (8007bf0 <uxTaskGetSystemState+0x108>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68ba      	ldr	r2, [r7, #8]
 8007b06:	429a      	cmp	r2, r3
 8007b08:	d36a      	bcc.n	8007be0 <uxTaskGetSystemState+0xf8>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	613b      	str	r3, [r7, #16]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 8007b10:	697a      	ldr	r2, [r7, #20]
 8007b12:	4613      	mov	r3, r2
 8007b14:	00db      	lsls	r3, r3, #3
 8007b16:	4413      	add	r3, r2
 8007b18:	009b      	lsls	r3, r3, #2
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	1898      	adds	r0, r3, r2
 8007b20:	693a      	ldr	r2, [r7, #16]
 8007b22:	4613      	mov	r3, r2
 8007b24:	009b      	lsls	r3, r3, #2
 8007b26:	4413      	add	r3, r2
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	4a32      	ldr	r2, [pc, #200]	; (8007bf4 <uxTaskGetSystemState+0x10c>)
 8007b2c:	4413      	add	r3, r2
 8007b2e:	2201      	movs	r2, #1
 8007b30:	4619      	mov	r1, r3
 8007b32:	f000 fa85 	bl	8008040 <prvListTasksWithinSingleList>
 8007b36:	4602      	mov	r2, r0
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	4413      	add	r3, r2
 8007b3c:	617b      	str	r3, [r7, #20]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b3e:	693b      	ldr	r3, [r7, #16]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d1e2      	bne.n	8007b0a <uxTaskGetSystemState+0x22>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8007b44:	697a      	ldr	r2, [r7, #20]
 8007b46:	4613      	mov	r3, r2
 8007b48:	00db      	lsls	r3, r3, #3
 8007b4a:	4413      	add	r3, r2
 8007b4c:	009b      	lsls	r3, r3, #2
 8007b4e:	461a      	mov	r2, r3
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	1898      	adds	r0, r3, r2
 8007b54:	4b28      	ldr	r3, [pc, #160]	; (8007bf8 <uxTaskGetSystemState+0x110>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	2202      	movs	r2, #2
 8007b5a:	4619      	mov	r1, r3
 8007b5c:	f000 fa70 	bl	8008040 <prvListTasksWithinSingleList>
 8007b60:	4602      	mov	r2, r0
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	4413      	add	r3, r2
 8007b66:	617b      	str	r3, [r7, #20]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8007b68:	697a      	ldr	r2, [r7, #20]
 8007b6a:	4613      	mov	r3, r2
 8007b6c:	00db      	lsls	r3, r3, #3
 8007b6e:	4413      	add	r3, r2
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	461a      	mov	r2, r3
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	1898      	adds	r0, r3, r2
 8007b78:	4b20      	ldr	r3, [pc, #128]	; (8007bfc <uxTaskGetSystemState+0x114>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	2202      	movs	r2, #2
 8007b7e:	4619      	mov	r1, r3
 8007b80:	f000 fa5e 	bl	8008040 <prvListTasksWithinSingleList>
 8007b84:	4602      	mov	r2, r0
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	4413      	add	r3, r2
 8007b8a:	617b      	str	r3, [r7, #20]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8007b8c:	697a      	ldr	r2, [r7, #20]
 8007b8e:	4613      	mov	r3, r2
 8007b90:	00db      	lsls	r3, r3, #3
 8007b92:	4413      	add	r3, r2
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	461a      	mov	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	4413      	add	r3, r2
 8007b9c:	2204      	movs	r2, #4
 8007b9e:	4918      	ldr	r1, [pc, #96]	; (8007c00 <uxTaskGetSystemState+0x118>)
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f000 fa4d 	bl	8008040 <prvListTasksWithinSingleList>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	4413      	add	r3, r2
 8007bac:	617b      	str	r3, [r7, #20]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 8007bae:	697a      	ldr	r2, [r7, #20]
 8007bb0:	4613      	mov	r3, r2
 8007bb2:	00db      	lsls	r3, r3, #3
 8007bb4:	4413      	add	r3, r2
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	461a      	mov	r2, r3
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	4413      	add	r3, r2
 8007bbe:	2203      	movs	r2, #3
 8007bc0:	4910      	ldr	r1, [pc, #64]	; (8007c04 <uxTaskGetSystemState+0x11c>)
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f000 fa3c 	bl	8008040 <prvListTasksWithinSingleList>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	4413      	add	r3, r2
 8007bce:	617b      	str	r3, [r7, #20]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d004      	beq.n	8007be0 <uxTaskGetSystemState+0xf8>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8007bd6:	f7f8 ffd3 	bl	8000b80 <getRunTimeCounterValue>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
 8007be0:	f7ff fee6 	bl	80079b0 <xTaskResumeAll>

		return uxTask;
 8007be4:	697b      	ldr	r3, [r7, #20]
	}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3718      	adds	r7, #24
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	2000063c 	.word	0x2000063c
 8007bf4:	20000540 	.word	0x20000540
 8007bf8:	200005f4 	.word	0x200005f4
 8007bfc:	200005f8 	.word	0x200005f8
 8007c00:	20000610 	.word	0x20000610
 8007c04:	20000628 	.word	0x20000628

08007c08 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b086      	sub	sp, #24
 8007c0c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c12:	4b50      	ldr	r3, [pc, #320]	; (8007d54 <xTaskIncrementTick+0x14c>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	f040 808c 	bne.w	8007d34 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007c1c:	4b4e      	ldr	r3, [pc, #312]	; (8007d58 <xTaskIncrementTick+0x150>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	3301      	adds	r3, #1
 8007c22:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007c24:	4a4c      	ldr	r2, [pc, #304]	; (8007d58 <xTaskIncrementTick+0x150>)
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d11f      	bne.n	8007c70 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8007c30:	4b4a      	ldr	r3, [pc, #296]	; (8007d5c <xTaskIncrementTick+0x154>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d009      	beq.n	8007c4e <xTaskIncrementTick+0x46>
 8007c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c3e:	f383 8811 	msr	BASEPRI, r3
 8007c42:	f3bf 8f6f 	isb	sy
 8007c46:	f3bf 8f4f 	dsb	sy
 8007c4a:	603b      	str	r3, [r7, #0]
 8007c4c:	e7fe      	b.n	8007c4c <xTaskIncrementTick+0x44>
 8007c4e:	4b43      	ldr	r3, [pc, #268]	; (8007d5c <xTaskIncrementTick+0x154>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	60fb      	str	r3, [r7, #12]
 8007c54:	4b42      	ldr	r3, [pc, #264]	; (8007d60 <xTaskIncrementTick+0x158>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a40      	ldr	r2, [pc, #256]	; (8007d5c <xTaskIncrementTick+0x154>)
 8007c5a:	6013      	str	r3, [r2, #0]
 8007c5c:	4a40      	ldr	r2, [pc, #256]	; (8007d60 <xTaskIncrementTick+0x158>)
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	6013      	str	r3, [r2, #0]
 8007c62:	4b40      	ldr	r3, [pc, #256]	; (8007d64 <xTaskIncrementTick+0x15c>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	3301      	adds	r3, #1
 8007c68:	4a3e      	ldr	r2, [pc, #248]	; (8007d64 <xTaskIncrementTick+0x15c>)
 8007c6a:	6013      	str	r3, [r2, #0]
 8007c6c:	f000 fa84 	bl	8008178 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007c70:	4b3d      	ldr	r3, [pc, #244]	; (8007d68 <xTaskIncrementTick+0x160>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	693a      	ldr	r2, [r7, #16]
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d34d      	bcc.n	8007d16 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c7a:	4b38      	ldr	r3, [pc, #224]	; (8007d5c <xTaskIncrementTick+0x154>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d101      	bne.n	8007c88 <xTaskIncrementTick+0x80>
 8007c84:	2301      	movs	r3, #1
 8007c86:	e000      	b.n	8007c8a <xTaskIncrementTick+0x82>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d004      	beq.n	8007c98 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c8e:	4b36      	ldr	r3, [pc, #216]	; (8007d68 <xTaskIncrementTick+0x160>)
 8007c90:	f04f 32ff 	mov.w	r2, #4294967295
 8007c94:	601a      	str	r2, [r3, #0]
					break;
 8007c96:	e03e      	b.n	8007d16 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007c98:	4b30      	ldr	r3, [pc, #192]	; (8007d5c <xTaskIncrementTick+0x154>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68db      	ldr	r3, [r3, #12]
 8007c9e:	68db      	ldr	r3, [r3, #12]
 8007ca0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	429a      	cmp	r2, r3
 8007cae:	d203      	bcs.n	8007cb8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007cb0:	4a2d      	ldr	r2, [pc, #180]	; (8007d68 <xTaskIncrementTick+0x160>)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6013      	str	r3, [r2, #0]
						break;
 8007cb6:	e02e      	b.n	8007d16 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	3304      	adds	r3, #4
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f7ff fbbf 	bl	8007440 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d004      	beq.n	8007cd4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	3318      	adds	r3, #24
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f7ff fbb6 	bl	8007440 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cd8:	2201      	movs	r2, #1
 8007cda:	409a      	lsls	r2, r3
 8007cdc:	4b23      	ldr	r3, [pc, #140]	; (8007d6c <xTaskIncrementTick+0x164>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	4a22      	ldr	r2, [pc, #136]	; (8007d6c <xTaskIncrementTick+0x164>)
 8007ce4:	6013      	str	r3, [r2, #0]
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cea:	4613      	mov	r3, r2
 8007cec:	009b      	lsls	r3, r3, #2
 8007cee:	4413      	add	r3, r2
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	4a1f      	ldr	r2, [pc, #124]	; (8007d70 <xTaskIncrementTick+0x168>)
 8007cf4:	441a      	add	r2, r3
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	3304      	adds	r3, #4
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	4610      	mov	r0, r2
 8007cfe:	f7ff fb44 	bl	800738a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d06:	4b1b      	ldr	r3, [pc, #108]	; (8007d74 <xTaskIncrementTick+0x16c>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d3b4      	bcc.n	8007c7a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8007d10:	2301      	movs	r3, #1
 8007d12:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d14:	e7b1      	b.n	8007c7a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007d16:	4b17      	ldr	r3, [pc, #92]	; (8007d74 <xTaskIncrementTick+0x16c>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d1c:	4914      	ldr	r1, [pc, #80]	; (8007d70 <xTaskIncrementTick+0x168>)
 8007d1e:	4613      	mov	r3, r2
 8007d20:	009b      	lsls	r3, r3, #2
 8007d22:	4413      	add	r3, r2
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	440b      	add	r3, r1
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d907      	bls.n	8007d3e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	617b      	str	r3, [r7, #20]
 8007d32:	e004      	b.n	8007d3e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007d34:	4b10      	ldr	r3, [pc, #64]	; (8007d78 <xTaskIncrementTick+0x170>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	3301      	adds	r3, #1
 8007d3a:	4a0f      	ldr	r2, [pc, #60]	; (8007d78 <xTaskIncrementTick+0x170>)
 8007d3c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007d3e:	4b0f      	ldr	r3, [pc, #60]	; (8007d7c <xTaskIncrementTick+0x174>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d001      	beq.n	8007d4a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8007d46:	2301      	movs	r3, #1
 8007d48:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007d4a:	697b      	ldr	r3, [r7, #20]
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3718      	adds	r7, #24
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}
 8007d54:	20000664 	.word	0x20000664
 8007d58:	20000640 	.word	0x20000640
 8007d5c:	200005f4 	.word	0x200005f4
 8007d60:	200005f8 	.word	0x200005f8
 8007d64:	20000654 	.word	0x20000654
 8007d68:	2000065c 	.word	0x2000065c
 8007d6c:	20000644 	.word	0x20000644
 8007d70:	20000540 	.word	0x20000540
 8007d74:	2000053c 	.word	0x2000053c
 8007d78:	2000064c 	.word	0x2000064c
 8007d7c:	20000650 	.word	0x20000650

08007d80 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b086      	sub	sp, #24
 8007d84:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007d86:	4b32      	ldr	r3, [pc, #200]	; (8007e50 <vTaskSwitchContext+0xd0>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d003      	beq.n	8007d96 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007d8e:	4b31      	ldr	r3, [pc, #196]	; (8007e54 <vTaskSwitchContext+0xd4>)
 8007d90:	2201      	movs	r2, #1
 8007d92:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007d94:	e057      	b.n	8007e46 <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 8007d96:	4b2f      	ldr	r3, [pc, #188]	; (8007e54 <vTaskSwitchContext+0xd4>)
 8007d98:	2200      	movs	r2, #0
 8007d9a:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8007d9c:	f7f8 fef0 	bl	8000b80 <getRunTimeCounterValue>
 8007da0:	4602      	mov	r2, r0
 8007da2:	4b2d      	ldr	r3, [pc, #180]	; (8007e58 <vTaskSwitchContext+0xd8>)
 8007da4:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8007da6:	4b2c      	ldr	r3, [pc, #176]	; (8007e58 <vTaskSwitchContext+0xd8>)
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	4b2c      	ldr	r3, [pc, #176]	; (8007e5c <vTaskSwitchContext+0xdc>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	429a      	cmp	r2, r3
 8007db0:	d909      	bls.n	8007dc6 <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8007db2:	4b2b      	ldr	r3, [pc, #172]	; (8007e60 <vTaskSwitchContext+0xe0>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007db8:	4a27      	ldr	r2, [pc, #156]	; (8007e58 <vTaskSwitchContext+0xd8>)
 8007dba:	6810      	ldr	r0, [r2, #0]
 8007dbc:	4a27      	ldr	r2, [pc, #156]	; (8007e5c <vTaskSwitchContext+0xdc>)
 8007dbe:	6812      	ldr	r2, [r2, #0]
 8007dc0:	1a82      	subs	r2, r0, r2
 8007dc2:	440a      	add	r2, r1
 8007dc4:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 8007dc6:	4b24      	ldr	r3, [pc, #144]	; (8007e58 <vTaskSwitchContext+0xd8>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a24      	ldr	r2, [pc, #144]	; (8007e5c <vTaskSwitchContext+0xdc>)
 8007dcc:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007dce:	4b25      	ldr	r3, [pc, #148]	; (8007e64 <vTaskSwitchContext+0xe4>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	fab3 f383 	clz	r3, r3
 8007dda:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007ddc:	7afb      	ldrb	r3, [r7, #11]
 8007dde:	f1c3 031f 	rsb	r3, r3, #31
 8007de2:	617b      	str	r3, [r7, #20]
 8007de4:	4920      	ldr	r1, [pc, #128]	; (8007e68 <vTaskSwitchContext+0xe8>)
 8007de6:	697a      	ldr	r2, [r7, #20]
 8007de8:	4613      	mov	r3, r2
 8007dea:	009b      	lsls	r3, r3, #2
 8007dec:	4413      	add	r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	440b      	add	r3, r1
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d109      	bne.n	8007e0c <vTaskSwitchContext+0x8c>
	__asm volatile
 8007df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dfc:	f383 8811 	msr	BASEPRI, r3
 8007e00:	f3bf 8f6f 	isb	sy
 8007e04:	f3bf 8f4f 	dsb	sy
 8007e08:	607b      	str	r3, [r7, #4]
 8007e0a:	e7fe      	b.n	8007e0a <vTaskSwitchContext+0x8a>
 8007e0c:	697a      	ldr	r2, [r7, #20]
 8007e0e:	4613      	mov	r3, r2
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4413      	add	r3, r2
 8007e14:	009b      	lsls	r3, r3, #2
 8007e16:	4a14      	ldr	r2, [pc, #80]	; (8007e68 <vTaskSwitchContext+0xe8>)
 8007e18:	4413      	add	r3, r2
 8007e1a:	613b      	str	r3, [r7, #16]
 8007e1c:	693b      	ldr	r3, [r7, #16]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	685a      	ldr	r2, [r3, #4]
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	605a      	str	r2, [r3, #4]
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	685a      	ldr	r2, [r3, #4]
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	3308      	adds	r3, #8
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d104      	bne.n	8007e3c <vTaskSwitchContext+0xbc>
 8007e32:	693b      	ldr	r3, [r7, #16]
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	685a      	ldr	r2, [r3, #4]
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	605a      	str	r2, [r3, #4]
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	4a07      	ldr	r2, [pc, #28]	; (8007e60 <vTaskSwitchContext+0xe0>)
 8007e44:	6013      	str	r3, [r2, #0]
}
 8007e46:	bf00      	nop
 8007e48:	3718      	adds	r7, #24
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	20000664 	.word	0x20000664
 8007e54:	20000650 	.word	0x20000650
 8007e58:	2000066c 	.word	0x2000066c
 8007e5c:	20000668 	.word	0x20000668
 8007e60:	2000053c 	.word	0x2000053c
 8007e64:	20000644 	.word	0x20000644
 8007e68:	20000540 	.word	0x20000540

08007e6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b082      	sub	sp, #8
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007e74:	f000 f852 	bl	8007f1c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007e78:	4b06      	ldr	r3, [pc, #24]	; (8007e94 <prvIdleTask+0x28>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d9f9      	bls.n	8007e74 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007e80:	4b05      	ldr	r3, [pc, #20]	; (8007e98 <prvIdleTask+0x2c>)
 8007e82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e86:	601a      	str	r2, [r3, #0]
 8007e88:	f3bf 8f4f 	dsb	sy
 8007e8c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007e90:	e7f0      	b.n	8007e74 <prvIdleTask+0x8>
 8007e92:	bf00      	nop
 8007e94:	20000540 	.word	0x20000540
 8007e98:	e000ed04 	.word	0xe000ed04

08007e9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b082      	sub	sp, #8
 8007ea0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	607b      	str	r3, [r7, #4]
 8007ea6:	e00c      	b.n	8007ec2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	009b      	lsls	r3, r3, #2
 8007eae:	4413      	add	r3, r2
 8007eb0:	009b      	lsls	r3, r3, #2
 8007eb2:	4a12      	ldr	r2, [pc, #72]	; (8007efc <prvInitialiseTaskLists+0x60>)
 8007eb4:	4413      	add	r3, r2
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f7ff fa3c 	bl	8007334 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	3301      	adds	r3, #1
 8007ec0:	607b      	str	r3, [r7, #4]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2b06      	cmp	r3, #6
 8007ec6:	d9ef      	bls.n	8007ea8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007ec8:	480d      	ldr	r0, [pc, #52]	; (8007f00 <prvInitialiseTaskLists+0x64>)
 8007eca:	f7ff fa33 	bl	8007334 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007ece:	480d      	ldr	r0, [pc, #52]	; (8007f04 <prvInitialiseTaskLists+0x68>)
 8007ed0:	f7ff fa30 	bl	8007334 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007ed4:	480c      	ldr	r0, [pc, #48]	; (8007f08 <prvInitialiseTaskLists+0x6c>)
 8007ed6:	f7ff fa2d 	bl	8007334 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007eda:	480c      	ldr	r0, [pc, #48]	; (8007f0c <prvInitialiseTaskLists+0x70>)
 8007edc:	f7ff fa2a 	bl	8007334 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007ee0:	480b      	ldr	r0, [pc, #44]	; (8007f10 <prvInitialiseTaskLists+0x74>)
 8007ee2:	f7ff fa27 	bl	8007334 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007ee6:	4b0b      	ldr	r3, [pc, #44]	; (8007f14 <prvInitialiseTaskLists+0x78>)
 8007ee8:	4a05      	ldr	r2, [pc, #20]	; (8007f00 <prvInitialiseTaskLists+0x64>)
 8007eea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007eec:	4b0a      	ldr	r3, [pc, #40]	; (8007f18 <prvInitialiseTaskLists+0x7c>)
 8007eee:	4a05      	ldr	r2, [pc, #20]	; (8007f04 <prvInitialiseTaskLists+0x68>)
 8007ef0:	601a      	str	r2, [r3, #0]
}
 8007ef2:	bf00      	nop
 8007ef4:	3708      	adds	r7, #8
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}
 8007efa:	bf00      	nop
 8007efc:	20000540 	.word	0x20000540
 8007f00:	200005cc 	.word	0x200005cc
 8007f04:	200005e0 	.word	0x200005e0
 8007f08:	200005fc 	.word	0x200005fc
 8007f0c:	20000610 	.word	0x20000610
 8007f10:	20000628 	.word	0x20000628
 8007f14:	200005f4 	.word	0x200005f4
 8007f18:	200005f8 	.word	0x200005f8

08007f1c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b082      	sub	sp, #8
 8007f20:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f22:	e019      	b.n	8007f58 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007f24:	f000 fbe0 	bl	80086e8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007f28:	4b0f      	ldr	r3, [pc, #60]	; (8007f68 <prvCheckTasksWaitingTermination+0x4c>)
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	3304      	adds	r3, #4
 8007f34:	4618      	mov	r0, r3
 8007f36:	f7ff fa83 	bl	8007440 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007f3a:	4b0c      	ldr	r3, [pc, #48]	; (8007f6c <prvCheckTasksWaitingTermination+0x50>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	3b01      	subs	r3, #1
 8007f40:	4a0a      	ldr	r2, [pc, #40]	; (8007f6c <prvCheckTasksWaitingTermination+0x50>)
 8007f42:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007f44:	4b0a      	ldr	r3, [pc, #40]	; (8007f70 <prvCheckTasksWaitingTermination+0x54>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	3b01      	subs	r3, #1
 8007f4a:	4a09      	ldr	r2, [pc, #36]	; (8007f70 <prvCheckTasksWaitingTermination+0x54>)
 8007f4c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007f4e:	f000 fbf9 	bl	8008744 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 f8e1 	bl	800811a <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f58:	4b05      	ldr	r3, [pc, #20]	; (8007f70 <prvCheckTasksWaitingTermination+0x54>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d1e1      	bne.n	8007f24 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007f60:	bf00      	nop
 8007f62:	3708      	adds	r7, #8
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}
 8007f68:	20000610 	.word	0x20000610
 8007f6c:	2000063c 	.word	0x2000063c
 8007f70:	20000624 	.word	0x20000624

08007f74 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b086      	sub	sp, #24
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	607a      	str	r2, [r7, #4]
 8007f80:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d102      	bne.n	8007f8e <vTaskGetInfo+0x1a>
 8007f88:	4b2c      	ldr	r3, [pc, #176]	; (800803c <vTaskGetInfo+0xc8>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	e000      	b.n	8007f90 <vTaskGetInfo+0x1c>
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	697a      	ldr	r2, [r7, #20]
 8007f96:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
 8007fca:	78fb      	ldrb	r3, [r7, #3]
 8007fcc:	2b05      	cmp	r3, #5
 8007fce:	d01a      	beq.n	8008006 <vTaskGetInfo+0x92>
		{
			if( pxTCB == pxCurrentTCB )
 8007fd0:	4b1a      	ldr	r3, [pc, #104]	; (800803c <vTaskGetInfo+0xc8>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	697a      	ldr	r2, [r7, #20]
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d103      	bne.n	8007fe2 <vTaskGetInfo+0x6e>
			{
				pxTaskStatus->eCurrentState = eRunning;
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	731a      	strb	r2, [r3, #12]
 8007fe0:	e018      	b.n	8008014 <vTaskGetInfo+0xa0>
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	78fa      	ldrb	r2, [r7, #3]
 8007fe6:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
 8007fe8:	78fb      	ldrb	r3, [r7, #3]
 8007fea:	2b03      	cmp	r3, #3
 8007fec:	d112      	bne.n	8008014 <vTaskGetInfo+0xa0>
					{
						vTaskSuspendAll();
 8007fee:	f7ff fcd1 	bl	8007994 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d002      	beq.n	8008000 <vTaskGetInfo+0x8c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	2202      	movs	r2, #2
 8007ffe:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
 8008000:	f7ff fcd6 	bl	80079b0 <xTaskResumeAll>
 8008004:	e006      	b.n	8008014 <vTaskGetInfo+0xa0>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 8008006:	6978      	ldr	r0, [r7, #20]
 8008008:	f7ff fc0c 	bl	8007824 <eTaskGetState>
 800800c:	4603      	mov	r3, r0
 800800e:	461a      	mov	r2, r3
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	731a      	strb	r2, [r3, #12]
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d009      	beq.n	800802e <vTaskGetInfo+0xba>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800801e:	4618      	mov	r0, r3
 8008020:	f000 f860 	bl	80080e4 <prvTaskCheckFreeStackSpace>
 8008024:	4603      	mov	r3, r0
 8008026:	461a      	mov	r2, r3
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	841a      	strh	r2, [r3, #32]
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
		}
	}
 800802c:	e002      	b.n	8008034 <vTaskGetInfo+0xc0>
			pxTaskStatus->usStackHighWaterMark = 0;
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	2200      	movs	r2, #0
 8008032:	841a      	strh	r2, [r3, #32]
	}
 8008034:	bf00      	nop
 8008036:	3718      	adds	r7, #24
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}
 800803c:	2000053c 	.word	0x2000053c

08008040 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
 8008040:	b580      	push	{r7, lr}
 8008042:	b08a      	sub	sp, #40	; 0x28
 8008044:	af00      	add	r7, sp, #0
 8008046:	60f8      	str	r0, [r7, #12]
 8008048:	60b9      	str	r1, [r7, #8]
 800804a:	4613      	mov	r3, r2
 800804c:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
 800804e:	2300      	movs	r3, #0
 8008050:	627b      	str	r3, [r7, #36]	; 0x24

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d03f      	beq.n	80080da <prvListTasksWithinSingleList+0x9a>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	623b      	str	r3, [r7, #32]
 800805e:	6a3b      	ldr	r3, [r7, #32]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	685a      	ldr	r2, [r3, #4]
 8008064:	6a3b      	ldr	r3, [r7, #32]
 8008066:	605a      	str	r2, [r3, #4]
 8008068:	6a3b      	ldr	r3, [r7, #32]
 800806a:	685a      	ldr	r2, [r3, #4]
 800806c:	6a3b      	ldr	r3, [r7, #32]
 800806e:	3308      	adds	r3, #8
 8008070:	429a      	cmp	r2, r3
 8008072:	d104      	bne.n	800807e <prvListTasksWithinSingleList+0x3e>
 8008074:	6a3b      	ldr	r3, [r7, #32]
 8008076:	685b      	ldr	r3, [r3, #4]
 8008078:	685a      	ldr	r2, [r3, #4]
 800807a:	6a3b      	ldr	r3, [r7, #32]
 800807c:	605a      	str	r2, [r3, #4]
 800807e:	6a3b      	ldr	r3, [r7, #32]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	68db      	ldr	r3, [r3, #12]
 8008084:	61fb      	str	r3, [r7, #28]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	61bb      	str	r3, [r7, #24]
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	685a      	ldr	r2, [r3, #4]
 8008090:	69bb      	ldr	r3, [r7, #24]
 8008092:	605a      	str	r2, [r3, #4]
 8008094:	69bb      	ldr	r3, [r7, #24]
 8008096:	685a      	ldr	r2, [r3, #4]
 8008098:	69bb      	ldr	r3, [r7, #24]
 800809a:	3308      	adds	r3, #8
 800809c:	429a      	cmp	r2, r3
 800809e:	d104      	bne.n	80080aa <prvListTasksWithinSingleList+0x6a>
 80080a0:	69bb      	ldr	r3, [r7, #24]
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	685a      	ldr	r2, [r3, #4]
 80080a6:	69bb      	ldr	r3, [r7, #24]
 80080a8:	605a      	str	r2, [r3, #4]
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	68db      	ldr	r3, [r3, #12]
 80080b0:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 80080b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080b4:	4613      	mov	r3, r2
 80080b6:	00db      	lsls	r3, r3, #3
 80080b8:	4413      	add	r3, r2
 80080ba:	009b      	lsls	r3, r3, #2
 80080bc:	461a      	mov	r2, r3
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	1899      	adds	r1, r3, r2
 80080c2:	79fb      	ldrb	r3, [r7, #7]
 80080c4:	2201      	movs	r2, #1
 80080c6:	6978      	ldr	r0, [r7, #20]
 80080c8:	f7ff ff54 	bl	8007f74 <vTaskGetInfo>
				uxTask++;
 80080cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ce:	3301      	adds	r3, #1
 80080d0:	627b      	str	r3, [r7, #36]	; 0x24
			} while( pxNextTCB != pxFirstTCB );
 80080d2:	697a      	ldr	r2, [r7, #20]
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d1d5      	bne.n	8008086 <prvListTasksWithinSingleList+0x46>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
 80080da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80080dc:	4618      	mov	r0, r3
 80080de:	3728      	adds	r7, #40	; 0x28
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}

080080e4 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 80080e4:	b480      	push	{r7}
 80080e6:	b085      	sub	sp, #20
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 80080ec:	2300      	movs	r3, #0
 80080ee:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80080f0:	e005      	b.n	80080fe <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	3301      	adds	r3, #1
 80080f6:	607b      	str	r3, [r7, #4]
			ulCount++;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	3301      	adds	r3, #1
 80080fc:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	2ba5      	cmp	r3, #165	; 0xa5
 8008104:	d0f5      	beq.n	80080f2 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	089b      	lsrs	r3, r3, #2
 800810a:	60fb      	str	r3, [r7, #12]

		return ( uint16_t ) ulCount;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	b29b      	uxth	r3, r3
	}
 8008110:	4618      	mov	r0, r3
 8008112:	3714      	adds	r7, #20
 8008114:	46bd      	mov	sp, r7
 8008116:	bc80      	pop	{r7}
 8008118:	4770      	bx	lr

0800811a <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800811a:	b580      	push	{r7, lr}
 800811c:	b084      	sub	sp, #16
 800811e:	af00      	add	r7, sp, #0
 8008120:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008128:	2b00      	cmp	r3, #0
 800812a:	d108      	bne.n	800813e <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008130:	4618      	mov	r0, r3
 8008132:	f000 fc55 	bl	80089e0 <vPortFree>
				vPortFree( pxTCB );
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f000 fc52 	bl	80089e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800813c:	e017      	b.n	800816e <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008144:	2b01      	cmp	r3, #1
 8008146:	d103      	bne.n	8008150 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f000 fc49 	bl	80089e0 <vPortFree>
	}
 800814e:	e00e      	b.n	800816e <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008156:	2b02      	cmp	r3, #2
 8008158:	d009      	beq.n	800816e <prvDeleteTCB+0x54>
 800815a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800815e:	f383 8811 	msr	BASEPRI, r3
 8008162:	f3bf 8f6f 	isb	sy
 8008166:	f3bf 8f4f 	dsb	sy
 800816a:	60fb      	str	r3, [r7, #12]
 800816c:	e7fe      	b.n	800816c <prvDeleteTCB+0x52>
	}
 800816e:	bf00      	nop
 8008170:	3710      	adds	r7, #16
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
	...

08008178 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800817e:	4b0e      	ldr	r3, [pc, #56]	; (80081b8 <prvResetNextTaskUnblockTime+0x40>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d101      	bne.n	800818c <prvResetNextTaskUnblockTime+0x14>
 8008188:	2301      	movs	r3, #1
 800818a:	e000      	b.n	800818e <prvResetNextTaskUnblockTime+0x16>
 800818c:	2300      	movs	r3, #0
 800818e:	2b00      	cmp	r3, #0
 8008190:	d004      	beq.n	800819c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008192:	4b0a      	ldr	r3, [pc, #40]	; (80081bc <prvResetNextTaskUnblockTime+0x44>)
 8008194:	f04f 32ff 	mov.w	r2, #4294967295
 8008198:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800819a:	e008      	b.n	80081ae <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800819c:	4b06      	ldr	r3, [pc, #24]	; (80081b8 <prvResetNextTaskUnblockTime+0x40>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	68db      	ldr	r3, [r3, #12]
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	4a04      	ldr	r2, [pc, #16]	; (80081bc <prvResetNextTaskUnblockTime+0x44>)
 80081ac:	6013      	str	r3, [r2, #0]
}
 80081ae:	bf00      	nop
 80081b0:	370c      	adds	r7, #12
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bc80      	pop	{r7}
 80081b6:	4770      	bx	lr
 80081b8:	200005f4 	.word	0x200005f4
 80081bc:	2000065c 	.word	0x2000065c

080081c0 <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b084      	sub	sp, #16
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
 80081ca:	6839      	ldr	r1, [r7, #0]
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f006 fee1 	bl	800ef94 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f7f8 f82c 	bl	8000230 <strlen>
 80081d8:	60f8      	str	r0, [r7, #12]
 80081da:	e007      	b.n	80081ec <prvWriteNameToBuffer+0x2c>
		{
			pcBuffer[ x ] = ' ';
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	4413      	add	r3, r2
 80081e2:	2220      	movs	r2, #32
 80081e4:	701a      	strb	r2, [r3, #0]
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	3301      	adds	r3, #1
 80081ea:	60fb      	str	r3, [r7, #12]
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2b0e      	cmp	r3, #14
 80081f0:	d9f4      	bls.n	80081dc <prvWriteNameToBuffer+0x1c>
		}

		/* Terminate. */
		pcBuffer[ x ] = 0x00;
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	4413      	add	r3, r2
 80081f8:	2200      	movs	r2, #0
 80081fa:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
 80081fc:	687a      	ldr	r2, [r7, #4]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	4413      	add	r3, r2
	}
 8008202:	4618      	mov	r0, r3
 8008204:	3710      	adds	r7, #16
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
	...

0800820c <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
 800820c:	b590      	push	{r4, r7, lr}
 800820e:	b089      	sub	sp, #36	; 0x24
 8008210:	af02      	add	r7, sp, #8
 8008212:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = 0x00;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800821a:	4b46      	ldr	r3, [pc, #280]	; (8008334 <vTaskList+0x128>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) );
 8008220:	4b44      	ldr	r3, [pc, #272]	; (8008334 <vTaskList+0x128>)
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	4613      	mov	r3, r2
 8008226:	00db      	lsls	r3, r3, #3
 8008228:	4413      	add	r3, r2
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	4618      	mov	r0, r3
 800822e:	f000 fb15 	bl	800885c <pvPortMalloc>
 8008232:	6138      	str	r0, [r7, #16]

		if( pxTaskStatusArray != NULL )
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d078      	beq.n	800832c <vTaskList+0x120>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	2200      	movs	r2, #0
 800823e:	4619      	mov	r1, r3
 8008240:	6938      	ldr	r0, [r7, #16]
 8008242:	f7ff fc51 	bl	8007ae8 <uxTaskGetSystemState>
 8008246:	4603      	mov	r3, r0
 8008248:	60fb      	str	r3, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
 800824a:	2300      	movs	r3, #0
 800824c:	60bb      	str	r3, [r7, #8]
 800824e:	e066      	b.n	800831e <vTaskList+0x112>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
 8008250:	68ba      	ldr	r2, [r7, #8]
 8008252:	4613      	mov	r3, r2
 8008254:	00db      	lsls	r3, r3, #3
 8008256:	4413      	add	r3, r2
 8008258:	009b      	lsls	r3, r3, #2
 800825a:	461a      	mov	r2, r3
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	4413      	add	r3, r2
 8008260:	7b1b      	ldrb	r3, [r3, #12]
 8008262:	2b04      	cmp	r3, #4
 8008264:	d81b      	bhi.n	800829e <vTaskList+0x92>
 8008266:	a201      	add	r2, pc, #4	; (adr r2, 800826c <vTaskList+0x60>)
 8008268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800826c:	08008281 	.word	0x08008281
 8008270:	08008287 	.word	0x08008287
 8008274:	0800828d 	.word	0x0800828d
 8008278:	08008293 	.word	0x08008293
 800827c:	08008299 	.word	0x08008299
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
 8008280:	2358      	movs	r3, #88	; 0x58
 8008282:	75fb      	strb	r3, [r7, #23]
										break;
 8008284:	e00e      	b.n	80082a4 <vTaskList+0x98>

					case eReady:		cStatus = tskREADY_CHAR;
 8008286:	2352      	movs	r3, #82	; 0x52
 8008288:	75fb      	strb	r3, [r7, #23]
										break;
 800828a:	e00b      	b.n	80082a4 <vTaskList+0x98>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
 800828c:	2342      	movs	r3, #66	; 0x42
 800828e:	75fb      	strb	r3, [r7, #23]
										break;
 8008290:	e008      	b.n	80082a4 <vTaskList+0x98>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
 8008292:	2353      	movs	r3, #83	; 0x53
 8008294:	75fb      	strb	r3, [r7, #23]
										break;
 8008296:	e005      	b.n	80082a4 <vTaskList+0x98>

					case eDeleted:		cStatus = tskDELETED_CHAR;
 8008298:	2344      	movs	r3, #68	; 0x44
 800829a:	75fb      	strb	r3, [r7, #23]
										break;
 800829c:	e002      	b.n	80082a4 <vTaskList+0x98>

					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = 0x00;
 800829e:	2300      	movs	r3, #0
 80082a0:	75fb      	strb	r3, [r7, #23]
										break;
 80082a2:	bf00      	nop
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 80082a4:	68ba      	ldr	r2, [r7, #8]
 80082a6:	4613      	mov	r3, r2
 80082a8:	00db      	lsls	r3, r3, #3
 80082aa:	4413      	add	r3, r2
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	461a      	mov	r2, r3
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	4413      	add	r3, r2
 80082b4:	685b      	ldr	r3, [r3, #4]
 80082b6:	4619      	mov	r1, r3
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f7ff ff81 	bl	80081c0 <prvWriteNameToBuffer>
 80082be:	6078      	str	r0, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber );
 80082c0:	7df9      	ldrb	r1, [r7, #23]
 80082c2:	68ba      	ldr	r2, [r7, #8]
 80082c4:	4613      	mov	r3, r2
 80082c6:	00db      	lsls	r3, r3, #3
 80082c8:	4413      	add	r3, r2
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	461a      	mov	r2, r3
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	4413      	add	r3, r2
 80082d2:	6918      	ldr	r0, [r3, #16]
 80082d4:	68ba      	ldr	r2, [r7, #8]
 80082d6:	4613      	mov	r3, r2
 80082d8:	00db      	lsls	r3, r3, #3
 80082da:	4413      	add	r3, r2
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	461a      	mov	r2, r3
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	4413      	add	r3, r2
 80082e4:	8c1b      	ldrh	r3, [r3, #32]
 80082e6:	461c      	mov	r4, r3
 80082e8:	68ba      	ldr	r2, [r7, #8]
 80082ea:	4613      	mov	r3, r2
 80082ec:	00db      	lsls	r3, r3, #3
 80082ee:	4413      	add	r3, r2
 80082f0:	009b      	lsls	r3, r3, #2
 80082f2:	461a      	mov	r2, r3
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	4413      	add	r3, r2
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	9301      	str	r3, [sp, #4]
 80082fc:	9400      	str	r4, [sp, #0]
 80082fe:	4603      	mov	r3, r0
 8008300:	460a      	mov	r2, r1
 8008302:	490d      	ldr	r1, [pc, #52]	; (8008338 <vTaskList+0x12c>)
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f006 fe25 	bl	800ef54 <siprintf>
				pcWriteBuffer += strlen( pcWriteBuffer );
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f7f7 ff90 	bl	8000230 <strlen>
 8008310:	4602      	mov	r2, r0
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	4413      	add	r3, r2
 8008316:	607b      	str	r3, [r7, #4]
			for( x = 0; x < uxArraySize; x++ )
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	3301      	adds	r3, #1
 800831c:	60bb      	str	r3, [r7, #8]
 800831e:	68ba      	ldr	r2, [r7, #8]
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	429a      	cmp	r2, r3
 8008324:	d394      	bcc.n	8008250 <vTaskList+0x44>
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8008326:	6938      	ldr	r0, [r7, #16]
 8008328:	f000 fb5a 	bl	80089e0 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800832c:	bf00      	nop
 800832e:	371c      	adds	r7, #28
 8008330:	46bd      	mov	sp, r7
 8008332:	bd90      	pop	{r4, r7, pc}
 8008334:	2000063c 	.word	0x2000063c
 8008338:	080122b4 	.word	0x080122b4

0800833c <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
 800833c:	b580      	push	{r7, lr}
 800833e:	b088      	sub	sp, #32
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = 0x00;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2200      	movs	r2, #0
 8008348:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
 800834a:	4b3a      	ldr	r3, [pc, #232]	; (8008434 <vTaskGetRunTimeStats+0xf8>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	617b      	str	r3, [r7, #20]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) );
 8008350:	4b38      	ldr	r3, [pc, #224]	; (8008434 <vTaskGetRunTimeStats+0xf8>)
 8008352:	681a      	ldr	r2, [r3, #0]
 8008354:	4613      	mov	r3, r2
 8008356:	00db      	lsls	r3, r3, #3
 8008358:	4413      	add	r3, r2
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	4618      	mov	r0, r3
 800835e:	f000 fa7d 	bl	800885c <pvPortMalloc>
 8008362:	61f8      	str	r0, [r7, #28]

		if( pxTaskStatusArray != NULL )
 8008364:	69fb      	ldr	r3, [r7, #28]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d060      	beq.n	800842c <vTaskGetRunTimeStats+0xf0>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	f107 020c 	add.w	r2, r7, #12
 8008370:	4619      	mov	r1, r3
 8008372:	69f8      	ldr	r0, [r7, #28]
 8008374:	f7ff fbb8 	bl	8007ae8 <uxTaskGetSystemState>
 8008378:	4603      	mov	r3, r0
 800837a:	617b      	str	r3, [r7, #20]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	4a2e      	ldr	r2, [pc, #184]	; (8008438 <vTaskGetRunTimeStats+0xfc>)
 8008380:	fba2 2303 	umull	r2, r3, r2, r3
 8008384:	095b      	lsrs	r3, r3, #5
 8008386:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0 )
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d04b      	beq.n	8008426 <vTaskGetRunTimeStats+0xea>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
 800838e:	2300      	movs	r3, #0
 8008390:	613b      	str	r3, [r7, #16]
 8008392:	e044      	b.n	800841e <vTaskGetRunTimeStats+0xe2>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
 8008394:	693a      	ldr	r2, [r7, #16]
 8008396:	4613      	mov	r3, r2
 8008398:	00db      	lsls	r3, r3, #3
 800839a:	4413      	add	r3, r2
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	461a      	mov	r2, r3
 80083a0:	69fb      	ldr	r3, [r7, #28]
 80083a2:	4413      	add	r3, r2
 80083a4:	699a      	ldr	r2, [r3, #24]
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80083ac:	61bb      	str	r3, [r7, #24]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
 80083ae:	693a      	ldr	r2, [r7, #16]
 80083b0:	4613      	mov	r3, r2
 80083b2:	00db      	lsls	r3, r3, #3
 80083b4:	4413      	add	r3, r2
 80083b6:	009b      	lsls	r3, r3, #2
 80083b8:	461a      	mov	r2, r3
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	4413      	add	r3, r2
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	4619      	mov	r1, r3
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f7ff fefc 	bl	80081c0 <prvWriteNameToBuffer>
 80083c8:	6078      	str	r0, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
 80083ca:	69bb      	ldr	r3, [r7, #24]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d00e      	beq.n	80083ee <vTaskGetRunTimeStats+0xb2>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage );
 80083d0:	693a      	ldr	r2, [r7, #16]
 80083d2:	4613      	mov	r3, r2
 80083d4:	00db      	lsls	r3, r3, #3
 80083d6:	4413      	add	r3, r2
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	461a      	mov	r2, r3
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	4413      	add	r3, r2
 80083e0:	699a      	ldr	r2, [r3, #24]
 80083e2:	69bb      	ldr	r3, [r7, #24]
 80083e4:	4915      	ldr	r1, [pc, #84]	; (800843c <vTaskGetRunTimeStats+0x100>)
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f006 fdb4 	bl	800ef54 <siprintf>
 80083ec:	e00d      	b.n	800840a <vTaskGetRunTimeStats+0xce>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter );
 80083ee:	693a      	ldr	r2, [r7, #16]
 80083f0:	4613      	mov	r3, r2
 80083f2:	00db      	lsls	r3, r3, #3
 80083f4:	4413      	add	r3, r2
 80083f6:	009b      	lsls	r3, r3, #2
 80083f8:	461a      	mov	r2, r3
 80083fa:	69fb      	ldr	r3, [r7, #28]
 80083fc:	4413      	add	r3, r2
 80083fe:	699b      	ldr	r3, [r3, #24]
 8008400:	461a      	mov	r2, r3
 8008402:	490f      	ldr	r1, [pc, #60]	; (8008440 <vTaskGetRunTimeStats+0x104>)
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f006 fda5 	bl	800ef54 <siprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer );
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f7f7 ff10 	bl	8000230 <strlen>
 8008410:	4602      	mov	r2, r0
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	4413      	add	r3, r2
 8008416:	607b      	str	r3, [r7, #4]
				for( x = 0; x < uxArraySize; x++ )
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	3301      	adds	r3, #1
 800841c:	613b      	str	r3, [r7, #16]
 800841e:	693a      	ldr	r2, [r7, #16]
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	429a      	cmp	r2, r3
 8008424:	d3b6      	bcc.n	8008394 <vTaskGetRunTimeStats+0x58>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
 8008426:	69f8      	ldr	r0, [r7, #28]
 8008428:	f000 fada 	bl	80089e0 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800842c:	bf00      	nop
 800842e:	3720      	adds	r7, #32
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}
 8008434:	2000063c 	.word	0x2000063c
 8008438:	51eb851f 	.word	0x51eb851f
 800843c:	080122c4 	.word	0x080122c4
 8008440:	080122d0 	.word	0x080122d0

08008444 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800844e:	4b29      	ldr	r3, [pc, #164]	; (80084f4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008454:	4b28      	ldr	r3, [pc, #160]	; (80084f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	3304      	adds	r3, #4
 800845a:	4618      	mov	r0, r3
 800845c:	f7fe fff0 	bl	8007440 <uxListRemove>
 8008460:	4603      	mov	r3, r0
 8008462:	2b00      	cmp	r3, #0
 8008464:	d10b      	bne.n	800847e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8008466:	4b24      	ldr	r3, [pc, #144]	; (80084f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800846c:	2201      	movs	r2, #1
 800846e:	fa02 f303 	lsl.w	r3, r2, r3
 8008472:	43da      	mvns	r2, r3
 8008474:	4b21      	ldr	r3, [pc, #132]	; (80084fc <prvAddCurrentTaskToDelayedList+0xb8>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4013      	ands	r3, r2
 800847a:	4a20      	ldr	r2, [pc, #128]	; (80084fc <prvAddCurrentTaskToDelayedList+0xb8>)
 800847c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008484:	d10a      	bne.n	800849c <prvAddCurrentTaskToDelayedList+0x58>
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d007      	beq.n	800849c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800848c:	4b1a      	ldr	r3, [pc, #104]	; (80084f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	3304      	adds	r3, #4
 8008492:	4619      	mov	r1, r3
 8008494:	481a      	ldr	r0, [pc, #104]	; (8008500 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008496:	f7fe ff78 	bl	800738a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800849a:	e026      	b.n	80084ea <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800849c:	68fa      	ldr	r2, [r7, #12]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	4413      	add	r3, r2
 80084a2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80084a4:	4b14      	ldr	r3, [pc, #80]	; (80084f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	68ba      	ldr	r2, [r7, #8]
 80084aa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80084ac:	68ba      	ldr	r2, [r7, #8]
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d209      	bcs.n	80084c8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084b4:	4b13      	ldr	r3, [pc, #76]	; (8008504 <prvAddCurrentTaskToDelayedList+0xc0>)
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	4b0f      	ldr	r3, [pc, #60]	; (80084f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	3304      	adds	r3, #4
 80084be:	4619      	mov	r1, r3
 80084c0:	4610      	mov	r0, r2
 80084c2:	f7fe ff85 	bl	80073d0 <vListInsert>
}
 80084c6:	e010      	b.n	80084ea <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084c8:	4b0f      	ldr	r3, [pc, #60]	; (8008508 <prvAddCurrentTaskToDelayedList+0xc4>)
 80084ca:	681a      	ldr	r2, [r3, #0]
 80084cc:	4b0a      	ldr	r3, [pc, #40]	; (80084f8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	3304      	adds	r3, #4
 80084d2:	4619      	mov	r1, r3
 80084d4:	4610      	mov	r0, r2
 80084d6:	f7fe ff7b 	bl	80073d0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80084da:	4b0c      	ldr	r3, [pc, #48]	; (800850c <prvAddCurrentTaskToDelayedList+0xc8>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	68ba      	ldr	r2, [r7, #8]
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d202      	bcs.n	80084ea <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80084e4:	4a09      	ldr	r2, [pc, #36]	; (800850c <prvAddCurrentTaskToDelayedList+0xc8>)
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	6013      	str	r3, [r2, #0]
}
 80084ea:	bf00      	nop
 80084ec:	3710      	adds	r7, #16
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	20000640 	.word	0x20000640
 80084f8:	2000053c 	.word	0x2000053c
 80084fc:	20000644 	.word	0x20000644
 8008500:	20000628 	.word	0x20000628
 8008504:	200005f8 	.word	0x200005f8
 8008508:	200005f4 	.word	0x200005f4
 800850c:	2000065c 	.word	0x2000065c

08008510 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008510:	b480      	push	{r7}
 8008512:	b085      	sub	sp, #20
 8008514:	af00      	add	r7, sp, #0
 8008516:	60f8      	str	r0, [r7, #12]
 8008518:	60b9      	str	r1, [r7, #8]
 800851a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	3b04      	subs	r3, #4
 8008520:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008528:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	3b04      	subs	r3, #4
 800852e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	f023 0201 	bic.w	r2, r3, #1
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	3b04      	subs	r3, #4
 800853e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008540:	4a08      	ldr	r2, [pc, #32]	; (8008564 <pxPortInitialiseStack+0x54>)
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	3b14      	subs	r3, #20
 800854a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800854c:	687a      	ldr	r2, [r7, #4]
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	3b20      	subs	r3, #32
 8008556:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008558:	68fb      	ldr	r3, [r7, #12]
}
 800855a:	4618      	mov	r0, r3
 800855c:	3714      	adds	r7, #20
 800855e:	46bd      	mov	sp, r7
 8008560:	bc80      	pop	{r7}
 8008562:	4770      	bx	lr
 8008564:	08008569 	.word	0x08008569

08008568 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008568:	b480      	push	{r7}
 800856a:	b085      	sub	sp, #20
 800856c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800856e:	2300      	movs	r3, #0
 8008570:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008572:	4b10      	ldr	r3, [pc, #64]	; (80085b4 <prvTaskExitError+0x4c>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800857a:	d009      	beq.n	8008590 <prvTaskExitError+0x28>
 800857c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008580:	f383 8811 	msr	BASEPRI, r3
 8008584:	f3bf 8f6f 	isb	sy
 8008588:	f3bf 8f4f 	dsb	sy
 800858c:	60fb      	str	r3, [r7, #12]
 800858e:	e7fe      	b.n	800858e <prvTaskExitError+0x26>
 8008590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008594:	f383 8811 	msr	BASEPRI, r3
 8008598:	f3bf 8f6f 	isb	sy
 800859c:	f3bf 8f4f 	dsb	sy
 80085a0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80085a2:	bf00      	nop
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d0fc      	beq.n	80085a4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80085aa:	bf00      	nop
 80085ac:	3714      	adds	r7, #20
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bc80      	pop	{r7}
 80085b2:	4770      	bx	lr
 80085b4:	200000e0 	.word	0x200000e0
	...

080085c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80085c0:	4b07      	ldr	r3, [pc, #28]	; (80085e0 <pxCurrentTCBConst2>)
 80085c2:	6819      	ldr	r1, [r3, #0]
 80085c4:	6808      	ldr	r0, [r1, #0]
 80085c6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80085ca:	f380 8809 	msr	PSP, r0
 80085ce:	f3bf 8f6f 	isb	sy
 80085d2:	f04f 0000 	mov.w	r0, #0
 80085d6:	f380 8811 	msr	BASEPRI, r0
 80085da:	f04e 0e0d 	orr.w	lr, lr, #13
 80085de:	4770      	bx	lr

080085e0 <pxCurrentTCBConst2>:
 80085e0:	2000053c 	.word	0x2000053c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80085e4:	bf00      	nop
 80085e6:	bf00      	nop

080085e8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80085e8:	4806      	ldr	r0, [pc, #24]	; (8008604 <prvPortStartFirstTask+0x1c>)
 80085ea:	6800      	ldr	r0, [r0, #0]
 80085ec:	6800      	ldr	r0, [r0, #0]
 80085ee:	f380 8808 	msr	MSP, r0
 80085f2:	b662      	cpsie	i
 80085f4:	b661      	cpsie	f
 80085f6:	f3bf 8f4f 	dsb	sy
 80085fa:	f3bf 8f6f 	isb	sy
 80085fe:	df00      	svc	0
 8008600:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008602:	bf00      	nop
 8008604:	e000ed08 	.word	0xe000ed08

08008608 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b084      	sub	sp, #16
 800860c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800860e:	4b31      	ldr	r3, [pc, #196]	; (80086d4 <xPortStartScheduler+0xcc>)
 8008610:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	781b      	ldrb	r3, [r3, #0]
 8008616:	b2db      	uxtb	r3, r3
 8008618:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	22ff      	movs	r2, #255	; 0xff
 800861e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	b2db      	uxtb	r3, r3
 8008626:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008628:	78fb      	ldrb	r3, [r7, #3]
 800862a:	b2db      	uxtb	r3, r3
 800862c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008630:	b2da      	uxtb	r2, r3
 8008632:	4b29      	ldr	r3, [pc, #164]	; (80086d8 <xPortStartScheduler+0xd0>)
 8008634:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008636:	4b29      	ldr	r3, [pc, #164]	; (80086dc <xPortStartScheduler+0xd4>)
 8008638:	2207      	movs	r2, #7
 800863a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800863c:	e009      	b.n	8008652 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800863e:	4b27      	ldr	r3, [pc, #156]	; (80086dc <xPortStartScheduler+0xd4>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	3b01      	subs	r3, #1
 8008644:	4a25      	ldr	r2, [pc, #148]	; (80086dc <xPortStartScheduler+0xd4>)
 8008646:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008648:	78fb      	ldrb	r3, [r7, #3]
 800864a:	b2db      	uxtb	r3, r3
 800864c:	005b      	lsls	r3, r3, #1
 800864e:	b2db      	uxtb	r3, r3
 8008650:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008652:	78fb      	ldrb	r3, [r7, #3]
 8008654:	b2db      	uxtb	r3, r3
 8008656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800865a:	2b80      	cmp	r3, #128	; 0x80
 800865c:	d0ef      	beq.n	800863e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800865e:	4b1f      	ldr	r3, [pc, #124]	; (80086dc <xPortStartScheduler+0xd4>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f1c3 0307 	rsb	r3, r3, #7
 8008666:	2b04      	cmp	r3, #4
 8008668:	d009      	beq.n	800867e <xPortStartScheduler+0x76>
 800866a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800866e:	f383 8811 	msr	BASEPRI, r3
 8008672:	f3bf 8f6f 	isb	sy
 8008676:	f3bf 8f4f 	dsb	sy
 800867a:	60bb      	str	r3, [r7, #8]
 800867c:	e7fe      	b.n	800867c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800867e:	4b17      	ldr	r3, [pc, #92]	; (80086dc <xPortStartScheduler+0xd4>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	021b      	lsls	r3, r3, #8
 8008684:	4a15      	ldr	r2, [pc, #84]	; (80086dc <xPortStartScheduler+0xd4>)
 8008686:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008688:	4b14      	ldr	r3, [pc, #80]	; (80086dc <xPortStartScheduler+0xd4>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008690:	4a12      	ldr	r2, [pc, #72]	; (80086dc <xPortStartScheduler+0xd4>)
 8008692:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	b2da      	uxtb	r2, r3
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800869c:	4b10      	ldr	r3, [pc, #64]	; (80086e0 <xPortStartScheduler+0xd8>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a0f      	ldr	r2, [pc, #60]	; (80086e0 <xPortStartScheduler+0xd8>)
 80086a2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80086a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80086a8:	4b0d      	ldr	r3, [pc, #52]	; (80086e0 <xPortStartScheduler+0xd8>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a0c      	ldr	r2, [pc, #48]	; (80086e0 <xPortStartScheduler+0xd8>)
 80086ae:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80086b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80086b4:	f000 f8b0 	bl	8008818 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80086b8:	4b0a      	ldr	r3, [pc, #40]	; (80086e4 <xPortStartScheduler+0xdc>)
 80086ba:	2200      	movs	r2, #0
 80086bc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80086be:	f7ff ff93 	bl	80085e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80086c2:	f7ff fb5d 	bl	8007d80 <vTaskSwitchContext>
	prvTaskExitError();
 80086c6:	f7ff ff4f 	bl	8008568 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80086ca:	2300      	movs	r3, #0
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3710      	adds	r7, #16
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}
 80086d4:	e000e400 	.word	0xe000e400
 80086d8:	20000670 	.word	0x20000670
 80086dc:	20000674 	.word	0x20000674
 80086e0:	e000ed20 	.word	0xe000ed20
 80086e4:	200000e0 	.word	0x200000e0

080086e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f2:	f383 8811 	msr	BASEPRI, r3
 80086f6:	f3bf 8f6f 	isb	sy
 80086fa:	f3bf 8f4f 	dsb	sy
 80086fe:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008700:	4b0e      	ldr	r3, [pc, #56]	; (800873c <vPortEnterCritical+0x54>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	3301      	adds	r3, #1
 8008706:	4a0d      	ldr	r2, [pc, #52]	; (800873c <vPortEnterCritical+0x54>)
 8008708:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800870a:	4b0c      	ldr	r3, [pc, #48]	; (800873c <vPortEnterCritical+0x54>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	2b01      	cmp	r3, #1
 8008710:	d10e      	bne.n	8008730 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008712:	4b0b      	ldr	r3, [pc, #44]	; (8008740 <vPortEnterCritical+0x58>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	b2db      	uxtb	r3, r3
 8008718:	2b00      	cmp	r3, #0
 800871a:	d009      	beq.n	8008730 <vPortEnterCritical+0x48>
 800871c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008720:	f383 8811 	msr	BASEPRI, r3
 8008724:	f3bf 8f6f 	isb	sy
 8008728:	f3bf 8f4f 	dsb	sy
 800872c:	603b      	str	r3, [r7, #0]
 800872e:	e7fe      	b.n	800872e <vPortEnterCritical+0x46>
	}
}
 8008730:	bf00      	nop
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	bc80      	pop	{r7}
 8008738:	4770      	bx	lr
 800873a:	bf00      	nop
 800873c:	200000e0 	.word	0x200000e0
 8008740:	e000ed04 	.word	0xe000ed04

08008744 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800874a:	4b10      	ldr	r3, [pc, #64]	; (800878c <vPortExitCritical+0x48>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d109      	bne.n	8008766 <vPortExitCritical+0x22>
 8008752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008756:	f383 8811 	msr	BASEPRI, r3
 800875a:	f3bf 8f6f 	isb	sy
 800875e:	f3bf 8f4f 	dsb	sy
 8008762:	607b      	str	r3, [r7, #4]
 8008764:	e7fe      	b.n	8008764 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8008766:	4b09      	ldr	r3, [pc, #36]	; (800878c <vPortExitCritical+0x48>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	3b01      	subs	r3, #1
 800876c:	4a07      	ldr	r2, [pc, #28]	; (800878c <vPortExitCritical+0x48>)
 800876e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008770:	4b06      	ldr	r3, [pc, #24]	; (800878c <vPortExitCritical+0x48>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d104      	bne.n	8008782 <vPortExitCritical+0x3e>
 8008778:	2300      	movs	r3, #0
 800877a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008782:	bf00      	nop
 8008784:	370c      	adds	r7, #12
 8008786:	46bd      	mov	sp, r7
 8008788:	bc80      	pop	{r7}
 800878a:	4770      	bx	lr
 800878c:	200000e0 	.word	0x200000e0

08008790 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008790:	f3ef 8009 	mrs	r0, PSP
 8008794:	f3bf 8f6f 	isb	sy
 8008798:	4b0d      	ldr	r3, [pc, #52]	; (80087d0 <pxCurrentTCBConst>)
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80087a0:	6010      	str	r0, [r2, #0]
 80087a2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80087a6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80087aa:	f380 8811 	msr	BASEPRI, r0
 80087ae:	f7ff fae7 	bl	8007d80 <vTaskSwitchContext>
 80087b2:	f04f 0000 	mov.w	r0, #0
 80087b6:	f380 8811 	msr	BASEPRI, r0
 80087ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80087be:	6819      	ldr	r1, [r3, #0]
 80087c0:	6808      	ldr	r0, [r1, #0]
 80087c2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80087c6:	f380 8809 	msr	PSP, r0
 80087ca:	f3bf 8f6f 	isb	sy
 80087ce:	4770      	bx	lr

080087d0 <pxCurrentTCBConst>:
 80087d0:	2000053c 	.word	0x2000053c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80087d4:	bf00      	nop
 80087d6:	bf00      	nop

080087d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b082      	sub	sp, #8
 80087dc:	af00      	add	r7, sp, #0
	__asm volatile
 80087de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e2:	f383 8811 	msr	BASEPRI, r3
 80087e6:	f3bf 8f6f 	isb	sy
 80087ea:	f3bf 8f4f 	dsb	sy
 80087ee:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80087f0:	f7ff fa0a 	bl	8007c08 <xTaskIncrementTick>
 80087f4:	4603      	mov	r3, r0
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d003      	beq.n	8008802 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80087fa:	4b06      	ldr	r3, [pc, #24]	; (8008814 <SysTick_Handler+0x3c>)
 80087fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008800:	601a      	str	r2, [r3, #0]
 8008802:	2300      	movs	r3, #0
 8008804:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800880c:	bf00      	nop
 800880e:	3708      	adds	r7, #8
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}
 8008814:	e000ed04 	.word	0xe000ed04

08008818 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008818:	b480      	push	{r7}
 800881a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800881c:	4b0a      	ldr	r3, [pc, #40]	; (8008848 <vPortSetupTimerInterrupt+0x30>)
 800881e:	2200      	movs	r2, #0
 8008820:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008822:	4b0a      	ldr	r3, [pc, #40]	; (800884c <vPortSetupTimerInterrupt+0x34>)
 8008824:	2200      	movs	r2, #0
 8008826:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008828:	4b09      	ldr	r3, [pc, #36]	; (8008850 <vPortSetupTimerInterrupt+0x38>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a09      	ldr	r2, [pc, #36]	; (8008854 <vPortSetupTimerInterrupt+0x3c>)
 800882e:	fba2 2303 	umull	r2, r3, r2, r3
 8008832:	099b      	lsrs	r3, r3, #6
 8008834:	4a08      	ldr	r2, [pc, #32]	; (8008858 <vPortSetupTimerInterrupt+0x40>)
 8008836:	3b01      	subs	r3, #1
 8008838:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800883a:	4b03      	ldr	r3, [pc, #12]	; (8008848 <vPortSetupTimerInterrupt+0x30>)
 800883c:	2207      	movs	r2, #7
 800883e:	601a      	str	r2, [r3, #0]
}
 8008840:	bf00      	nop
 8008842:	46bd      	mov	sp, r7
 8008844:	bc80      	pop	{r7}
 8008846:	4770      	bx	lr
 8008848:	e000e010 	.word	0xe000e010
 800884c:	e000e018 	.word	0xe000e018
 8008850:	20000000 	.word	0x20000000
 8008854:	10624dd3 	.word	0x10624dd3
 8008858:	e000e014 	.word	0xe000e014

0800885c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b08a      	sub	sp, #40	; 0x28
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008864:	2300      	movs	r3, #0
 8008866:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008868:	f7ff f894 	bl	8007994 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800886c:	4b57      	ldr	r3, [pc, #348]	; (80089cc <pvPortMalloc+0x170>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d101      	bne.n	8008878 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008874:	f000 f90c 	bl	8008a90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008878:	4b55      	ldr	r3, [pc, #340]	; (80089d0 <pvPortMalloc+0x174>)
 800887a:	681a      	ldr	r2, [r3, #0]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	4013      	ands	r3, r2
 8008880:	2b00      	cmp	r3, #0
 8008882:	f040 808c 	bne.w	800899e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d01c      	beq.n	80088c6 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800888c:	2208      	movs	r2, #8
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	4413      	add	r3, r2
 8008892:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f003 0307 	and.w	r3, r3, #7
 800889a:	2b00      	cmp	r3, #0
 800889c:	d013      	beq.n	80088c6 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f023 0307 	bic.w	r3, r3, #7
 80088a4:	3308      	adds	r3, #8
 80088a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f003 0307 	and.w	r3, r3, #7
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d009      	beq.n	80088c6 <pvPortMalloc+0x6a>
	__asm volatile
 80088b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b6:	f383 8811 	msr	BASEPRI, r3
 80088ba:	f3bf 8f6f 	isb	sy
 80088be:	f3bf 8f4f 	dsb	sy
 80088c2:	617b      	str	r3, [r7, #20]
 80088c4:	e7fe      	b.n	80088c4 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d068      	beq.n	800899e <pvPortMalloc+0x142>
 80088cc:	4b41      	ldr	r3, [pc, #260]	; (80089d4 <pvPortMalloc+0x178>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	687a      	ldr	r2, [r7, #4]
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d863      	bhi.n	800899e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80088d6:	4b40      	ldr	r3, [pc, #256]	; (80089d8 <pvPortMalloc+0x17c>)
 80088d8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80088da:	4b3f      	ldr	r3, [pc, #252]	; (80089d8 <pvPortMalloc+0x17c>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088e0:	e004      	b.n	80088ec <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80088e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80088e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80088ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d903      	bls.n	80088fe <pvPortMalloc+0xa2>
 80088f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d1f1      	bne.n	80088e2 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80088fe:	4b33      	ldr	r3, [pc, #204]	; (80089cc <pvPortMalloc+0x170>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008904:	429a      	cmp	r2, r3
 8008906:	d04a      	beq.n	800899e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008908:	6a3b      	ldr	r3, [r7, #32]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	2208      	movs	r2, #8
 800890e:	4413      	add	r3, r2
 8008910:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008914:	681a      	ldr	r2, [r3, #0]
 8008916:	6a3b      	ldr	r3, [r7, #32]
 8008918:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800891a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891c:	685a      	ldr	r2, [r3, #4]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	1ad2      	subs	r2, r2, r3
 8008922:	2308      	movs	r3, #8
 8008924:	005b      	lsls	r3, r3, #1
 8008926:	429a      	cmp	r2, r3
 8008928:	d91e      	bls.n	8008968 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800892a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	4413      	add	r3, r2
 8008930:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008932:	69bb      	ldr	r3, [r7, #24]
 8008934:	f003 0307 	and.w	r3, r3, #7
 8008938:	2b00      	cmp	r3, #0
 800893a:	d009      	beq.n	8008950 <pvPortMalloc+0xf4>
 800893c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008940:	f383 8811 	msr	BASEPRI, r3
 8008944:	f3bf 8f6f 	isb	sy
 8008948:	f3bf 8f4f 	dsb	sy
 800894c:	613b      	str	r3, [r7, #16]
 800894e:	e7fe      	b.n	800894e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008952:	685a      	ldr	r2, [r3, #4]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	1ad2      	subs	r2, r2, r3
 8008958:	69bb      	ldr	r3, [r7, #24]
 800895a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800895c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800895e:	687a      	ldr	r2, [r7, #4]
 8008960:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008962:	69b8      	ldr	r0, [r7, #24]
 8008964:	f000 f8f6 	bl	8008b54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008968:	4b1a      	ldr	r3, [pc, #104]	; (80089d4 <pvPortMalloc+0x178>)
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	1ad3      	subs	r3, r2, r3
 8008972:	4a18      	ldr	r2, [pc, #96]	; (80089d4 <pvPortMalloc+0x178>)
 8008974:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008976:	4b17      	ldr	r3, [pc, #92]	; (80089d4 <pvPortMalloc+0x178>)
 8008978:	681a      	ldr	r2, [r3, #0]
 800897a:	4b18      	ldr	r3, [pc, #96]	; (80089dc <pvPortMalloc+0x180>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	429a      	cmp	r2, r3
 8008980:	d203      	bcs.n	800898a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008982:	4b14      	ldr	r3, [pc, #80]	; (80089d4 <pvPortMalloc+0x178>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a15      	ldr	r2, [pc, #84]	; (80089dc <pvPortMalloc+0x180>)
 8008988:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800898a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800898c:	685a      	ldr	r2, [r3, #4]
 800898e:	4b10      	ldr	r3, [pc, #64]	; (80089d0 <pvPortMalloc+0x174>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	431a      	orrs	r2, r3
 8008994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008996:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899a:	2200      	movs	r2, #0
 800899c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800899e:	f7ff f807 	bl	80079b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80089a2:	69fb      	ldr	r3, [r7, #28]
 80089a4:	f003 0307 	and.w	r3, r3, #7
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d009      	beq.n	80089c0 <pvPortMalloc+0x164>
 80089ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b0:	f383 8811 	msr	BASEPRI, r3
 80089b4:	f3bf 8f6f 	isb	sy
 80089b8:	f3bf 8f4f 	dsb	sy
 80089bc:	60fb      	str	r3, [r7, #12]
 80089be:	e7fe      	b.n	80089be <pvPortMalloc+0x162>
	return pvReturn;
 80089c0:	69fb      	ldr	r3, [r7, #28]
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3728      	adds	r7, #40	; 0x28
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
 80089ca:	bf00      	nop
 80089cc:	20002860 	.word	0x20002860
 80089d0:	2000286c 	.word	0x2000286c
 80089d4:	20002864 	.word	0x20002864
 80089d8:	20002858 	.word	0x20002858
 80089dc:	20002868 	.word	0x20002868

080089e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b086      	sub	sp, #24
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d046      	beq.n	8008a80 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80089f2:	2308      	movs	r3, #8
 80089f4:	425b      	negs	r3, r3
 80089f6:	697a      	ldr	r2, [r7, #20]
 80089f8:	4413      	add	r3, r2
 80089fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	685a      	ldr	r2, [r3, #4]
 8008a04:	4b20      	ldr	r3, [pc, #128]	; (8008a88 <vPortFree+0xa8>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4013      	ands	r3, r2
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d109      	bne.n	8008a22 <vPortFree+0x42>
 8008a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a12:	f383 8811 	msr	BASEPRI, r3
 8008a16:	f3bf 8f6f 	isb	sy
 8008a1a:	f3bf 8f4f 	dsb	sy
 8008a1e:	60fb      	str	r3, [r7, #12]
 8008a20:	e7fe      	b.n	8008a20 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d009      	beq.n	8008a3e <vPortFree+0x5e>
 8008a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a2e:	f383 8811 	msr	BASEPRI, r3
 8008a32:	f3bf 8f6f 	isb	sy
 8008a36:	f3bf 8f4f 	dsb	sy
 8008a3a:	60bb      	str	r3, [r7, #8]
 8008a3c:	e7fe      	b.n	8008a3c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	685a      	ldr	r2, [r3, #4]
 8008a42:	4b11      	ldr	r3, [pc, #68]	; (8008a88 <vPortFree+0xa8>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	4013      	ands	r3, r2
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d019      	beq.n	8008a80 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d115      	bne.n	8008a80 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	685a      	ldr	r2, [r3, #4]
 8008a58:	4b0b      	ldr	r3, [pc, #44]	; (8008a88 <vPortFree+0xa8>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	43db      	mvns	r3, r3
 8008a5e:	401a      	ands	r2, r3
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008a64:	f7fe ff96 	bl	8007994 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008a68:	693b      	ldr	r3, [r7, #16]
 8008a6a:	685a      	ldr	r2, [r3, #4]
 8008a6c:	4b07      	ldr	r3, [pc, #28]	; (8008a8c <vPortFree+0xac>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4413      	add	r3, r2
 8008a72:	4a06      	ldr	r2, [pc, #24]	; (8008a8c <vPortFree+0xac>)
 8008a74:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008a76:	6938      	ldr	r0, [r7, #16]
 8008a78:	f000 f86c 	bl	8008b54 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008a7c:	f7fe ff98 	bl	80079b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008a80:	bf00      	nop
 8008a82:	3718      	adds	r7, #24
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}
 8008a88:	2000286c 	.word	0x2000286c
 8008a8c:	20002864 	.word	0x20002864

08008a90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a90:	b480      	push	{r7}
 8008a92:	b085      	sub	sp, #20
 8008a94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a96:	f242 13e0 	movw	r3, #8672	; 0x21e0
 8008a9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008a9c:	4b27      	ldr	r3, [pc, #156]	; (8008b3c <prvHeapInit+0xac>)
 8008a9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f003 0307 	and.w	r3, r3, #7
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d00c      	beq.n	8008ac4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	3307      	adds	r3, #7
 8008aae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f023 0307 	bic.w	r3, r3, #7
 8008ab6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008ab8:	68ba      	ldr	r2, [r7, #8]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	1ad3      	subs	r3, r2, r3
 8008abe:	4a1f      	ldr	r2, [pc, #124]	; (8008b3c <prvHeapInit+0xac>)
 8008ac0:	4413      	add	r3, r2
 8008ac2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008ac8:	4a1d      	ldr	r2, [pc, #116]	; (8008b40 <prvHeapInit+0xb0>)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008ace:	4b1c      	ldr	r3, [pc, #112]	; (8008b40 <prvHeapInit+0xb0>)
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	68ba      	ldr	r2, [r7, #8]
 8008ad8:	4413      	add	r3, r2
 8008ada:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008adc:	2208      	movs	r2, #8
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	1a9b      	subs	r3, r3, r2
 8008ae2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f023 0307 	bic.w	r3, r3, #7
 8008aea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	4a15      	ldr	r2, [pc, #84]	; (8008b44 <prvHeapInit+0xb4>)
 8008af0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008af2:	4b14      	ldr	r3, [pc, #80]	; (8008b44 <prvHeapInit+0xb4>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	2200      	movs	r2, #0
 8008af8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008afa:	4b12      	ldr	r3, [pc, #72]	; (8008b44 <prvHeapInit+0xb4>)
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	2200      	movs	r2, #0
 8008b00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	68fa      	ldr	r2, [r7, #12]
 8008b0a:	1ad2      	subs	r2, r2, r3
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008b10:	4b0c      	ldr	r3, [pc, #48]	; (8008b44 <prvHeapInit+0xb4>)
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	685b      	ldr	r3, [r3, #4]
 8008b1c:	4a0a      	ldr	r2, [pc, #40]	; (8008b48 <prvHeapInit+0xb8>)
 8008b1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	4a09      	ldr	r2, [pc, #36]	; (8008b4c <prvHeapInit+0xbc>)
 8008b26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008b28:	4b09      	ldr	r3, [pc, #36]	; (8008b50 <prvHeapInit+0xc0>)
 8008b2a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008b2e:	601a      	str	r2, [r3, #0]
}
 8008b30:	bf00      	nop
 8008b32:	3714      	adds	r7, #20
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bc80      	pop	{r7}
 8008b38:	4770      	bx	lr
 8008b3a:	bf00      	nop
 8008b3c:	20000678 	.word	0x20000678
 8008b40:	20002858 	.word	0x20002858
 8008b44:	20002860 	.word	0x20002860
 8008b48:	20002868 	.word	0x20002868
 8008b4c:	20002864 	.word	0x20002864
 8008b50:	2000286c 	.word	0x2000286c

08008b54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008b54:	b480      	push	{r7}
 8008b56:	b085      	sub	sp, #20
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008b5c:	4b27      	ldr	r3, [pc, #156]	; (8008bfc <prvInsertBlockIntoFreeList+0xa8>)
 8008b5e:	60fb      	str	r3, [r7, #12]
 8008b60:	e002      	b.n	8008b68 <prvInsertBlockIntoFreeList+0x14>
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	60fb      	str	r3, [r7, #12]
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	687a      	ldr	r2, [r7, #4]
 8008b6e:	429a      	cmp	r2, r3
 8008b70:	d8f7      	bhi.n	8008b62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	685b      	ldr	r3, [r3, #4]
 8008b7a:	68ba      	ldr	r2, [r7, #8]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	429a      	cmp	r2, r3
 8008b82:	d108      	bne.n	8008b96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	685a      	ldr	r2, [r3, #4]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	441a      	add	r2, r3
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	68ba      	ldr	r2, [r7, #8]
 8008ba0:	441a      	add	r2, r3
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	d118      	bne.n	8008bdc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681a      	ldr	r2, [r3, #0]
 8008bae:	4b14      	ldr	r3, [pc, #80]	; (8008c00 <prvInsertBlockIntoFreeList+0xac>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d00d      	beq.n	8008bd2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	685a      	ldr	r2, [r3, #4]
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	685b      	ldr	r3, [r3, #4]
 8008bc0:	441a      	add	r2, r3
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	681a      	ldr	r2, [r3, #0]
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	601a      	str	r2, [r3, #0]
 8008bd0:	e008      	b.n	8008be4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008bd2:	4b0b      	ldr	r3, [pc, #44]	; (8008c00 <prvInsertBlockIntoFreeList+0xac>)
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	601a      	str	r2, [r3, #0]
 8008bda:	e003      	b.n	8008be4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008be4:	68fa      	ldr	r2, [r7, #12]
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d002      	beq.n	8008bf2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bf2:	bf00      	nop
 8008bf4:	3714      	adds	r7, #20
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bc80      	pop	{r7}
 8008bfa:	4770      	bx	lr
 8008bfc:	20002858 	.word	0x20002858
 8008c00:	20002860 	.word	0x20002860

08008c04 <AD1938_IO_Init>:
**  Created on	: 20190401
**  Description	:
**  Return		: 
********************************************************************************/
void AD1938_IO_Init(void)
{///===
 8008c04:	b480      	push	{r7}
 8008c06:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AD1938_RESET_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AD1978_RESET_CTL, GPIO_PinOutput);
}
 8008c08:	bf00      	nop
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bc80      	pop	{r7}
 8008c0e:	4770      	bx	lr

08008c10 <AmpMute>:
	Amp8541_DLL_Loader,
	Amp8541_DLL_Loader,
	Amp8541_DLL_Loader
};
void AmpMute(SCH_BOOL OnOff)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b082      	sub	sp, #8
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	4603      	mov	r3, r0
 8008c18:	71fb      	strb	r3, [r7, #7]
	if(App_Amp.AmpState==AMP_NORMAL)
 8008c1a:	4b08      	ldr	r3, [pc, #32]	; (8008c3c <AmpMute+0x2c>)
 8008c1c:	781b      	ldrb	r3, [r3, #0]
 8008c1e:	2b03      	cmp	r3, #3
 8008c20:	d108      	bne.n	8008c34 <AmpMute+0x24>
	{
		if(App_Amp.pAmpMute)
 8008c22:	4b06      	ldr	r3, [pc, #24]	; (8008c3c <AmpMute+0x2c>)
 8008c24:	68db      	ldr	r3, [r3, #12]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d004      	beq.n	8008c34 <AmpMute+0x24>
			App_Amp.pAmpMute(OnOff);
 8008c2a:	4b04      	ldr	r3, [pc, #16]	; (8008c3c <AmpMute+0x2c>)
 8008c2c:	68db      	ldr	r3, [r3, #12]
 8008c2e:	79fa      	ldrb	r2, [r7, #7]
 8008c30:	4610      	mov	r0, r2
 8008c32:	4798      	blx	r3
	}
}
 8008c34:	bf00      	nop
 8008c36:	3708      	adds	r7, #8
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}
 8008c3c:	20002bcc 	.word	0x20002bcc

08008c40 <TASK_Amp_Pro>:
**  Created on    : 
**  Description   : 16MS执锟斤拷一锟斤拷
**  Return        : 
********************************************************************************/
void TASK_Amp_Pro(void)
{
 8008c40:	b480      	push	{r7}
 8008c42:	af00      	add	r7, sp, #0
		case AMP_CLOSE:
			break;
		default:break;
	}
#endif
}
 8008c44:	bf00      	nop
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bc80      	pop	{r7}
 8008c4a:	4770      	bx	lr

08008c4c <TASK_Bt_Pro>:
**  Created on	: 20190402
**  Description	:
**  Return		: 
********************************************************************************/
void TASK_Bt_Pro(void)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	af00      	add	r7, sp, #0
	else if(!BtTxModuel.Check_Busy)
	{
		M2B_TxService();
	}
 #endif
}
 8008c50:	bf00      	nop
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bc80      	pop	{r7}
 8008c56:	4770      	bx	lr

08008c58 <default_download_IC_1>:
 * Default Download
 */
#define DEFAULT_DOWNLOAD_SIZE_IC_1 64

void default_download_IC_1(void) 
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	af00      	add	r7, sp, #0
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R0_SOFT_RESET_IC_1_Default );
 8008c5c:	4bdd      	ldr	r3, [pc, #884]	; (8008fd4 <default_download_IC_1+0x37c>)
 8008c5e:	2202      	movs	r2, #2
 8008c60:	f64f 0190 	movw	r1, #63632	; 0xf890
 8008c64:	2000      	movs	r0, #0
 8008c66:	f000 fe55 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R1_SOFT_RESET_IC_1_Default );
 8008c6a:	4bdb      	ldr	r3, [pc, #876]	; (8008fd8 <default_download_IC_1+0x380>)
 8008c6c:	2202      	movs	r2, #2
 8008c6e:	f64f 0190 	movw	r1, #63632	; 0xf890
 8008c72:	2000      	movs	r0, #0
 8008c74:	f000 fe4e 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R2_RESET_DELAY_IC_1_SIZE, R2_RESET_DELAY_IC_1_Default );
 8008c78:	4ad8      	ldr	r2, [pc, #864]	; (8008fdc <default_download_IC_1+0x384>)
 8008c7a:	2102      	movs	r1, #2
 8008c7c:	2000      	movs	r0, #0
 8008c7e:	f000 fe7c 	bl	800997a <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R3_HIBERNATE_IC_1_Default );
 8008c82:	4bd7      	ldr	r3, [pc, #860]	; (8008fe0 <default_download_IC_1+0x388>)
 8008c84:	2202      	movs	r2, #2
 8008c86:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 8008c8a:	2000      	movs	r0, #0
 8008c8c:	f000 fe42 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R4_HIBERNATE_IC_1_Default );
 8008c90:	4bd4      	ldr	r3, [pc, #848]	; (8008fe4 <default_download_IC_1+0x38c>)
 8008c92:	2202      	movs	r2, #2
 8008c94:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 8008c98:	2000      	movs	r0, #0
 8008c9a:	f000 fe3b 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R5_HIBERNATE_DELAY_IC_1_SIZE, R5_HIBERNATE_DELAY_IC_1_Default );
 8008c9e:	4ad2      	ldr	r2, [pc, #840]	; (8008fe8 <default_download_IC_1+0x390>)
 8008ca0:	2102      	movs	r1, #2
 8008ca2:	2000      	movs	r0, #0
 8008ca4:	f000 fe69 	bl	800997a <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R6_KILL_CORE_IC_1_Default );
 8008ca8:	4bd0      	ldr	r3, [pc, #832]	; (8008fec <default_download_IC_1+0x394>)
 8008caa:	2202      	movs	r2, #2
 8008cac:	f24f 4103 	movw	r1, #62467	; 0xf403
 8008cb0:	2000      	movs	r0, #0
 8008cb2:	f000 fe2f 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R7_KILL_CORE_IC_1_Default );
 8008cb6:	4bce      	ldr	r3, [pc, #824]	; (8008ff0 <default_download_IC_1+0x398>)
 8008cb8:	2202      	movs	r2, #2
 8008cba:	f24f 4103 	movw	r1, #62467	; 0xf403
 8008cbe:	2000      	movs	r0, #0
 8008cc0:	f000 fe28 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R8_PLL_ENABLE_IC_1_Default );
 8008cc4:	4bcb      	ldr	r3, [pc, #812]	; (8008ff4 <default_download_IC_1+0x39c>)
 8008cc6:	2202      	movs	r2, #2
 8008cc8:	f24f 0103 	movw	r1, #61443	; 0xf003
 8008ccc:	2000      	movs	r0, #0
 8008cce:	f000 fe21 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL0_IC_1_ADDR, REG_PLL_CTRL0_IC_1_BYTE, R9_PLL_CTRL0_IC_1_Default );
 8008cd2:	4bc9      	ldr	r3, [pc, #804]	; (8008ff8 <default_download_IC_1+0x3a0>)
 8008cd4:	2202      	movs	r2, #2
 8008cd6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8008cda:	2000      	movs	r0, #0
 8008cdc:	f000 fe1a 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL1_IC_1_ADDR, REG_PLL_CTRL1_IC_1_BYTE, R10_PLL_CTRL1_IC_1_Default );
 8008ce0:	4bc6      	ldr	r3, [pc, #792]	; (8008ffc <default_download_IC_1+0x3a4>)
 8008ce2:	2202      	movs	r2, #2
 8008ce4:	f24f 0101 	movw	r1, #61441	; 0xf001
 8008ce8:	2000      	movs	r0, #0
 8008cea:	f000 fe13 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CLK_SRC_IC_1_ADDR, REG_PLL_CLK_SRC_IC_1_BYTE, R11_PLL_CLK_SRC_IC_1_Default );
 8008cee:	4bc4      	ldr	r3, [pc, #784]	; (8009000 <default_download_IC_1+0x3a8>)
 8008cf0:	2202      	movs	r2, #2
 8008cf2:	f24f 0102 	movw	r1, #61442	; 0xf002
 8008cf6:	2000      	movs	r0, #0
 8008cf8:	f000 fe0c 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MCLK_OUT_IC_1_ADDR, REG_MCLK_OUT_IC_1_BYTE, R12_MCLK_OUT_IC_1_Default );
 8008cfc:	4bc1      	ldr	r3, [pc, #772]	; (8009004 <default_download_IC_1+0x3ac>)
 8008cfe:	2202      	movs	r2, #2
 8008d00:	f24f 0105 	movw	r1, #61445	; 0xf005
 8008d04:	2000      	movs	r0, #0
 8008d06:	f000 fe05 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R13_PLL_ENABLE_IC_1_Default );
 8008d0a:	4bbf      	ldr	r3, [pc, #764]	; (8009008 <default_download_IC_1+0x3b0>)
 8008d0c:	2202      	movs	r2, #2
 8008d0e:	f24f 0103 	movw	r1, #61443	; 0xf003
 8008d12:	2000      	movs	r0, #0
 8008d14:	f000 fdfe 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R14_PLL_LOCK_DELAY_IC_1_SIZE, R14_PLL_LOCK_DELAY_IC_1_Default );
 8008d18:	4abc      	ldr	r2, [pc, #752]	; (800900c <default_download_IC_1+0x3b4>)
 8008d1a:	2102      	movs	r1, #2
 8008d1c:	2000      	movs	r0, #0
 8008d1e:	f000 fe2c 	bl	800997a <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE0_IC_1_ADDR, REG_POWER_ENABLE0_IC_1_BYTE, R15_POWER_ENABLE0_IC_1_Default );
 8008d22:	4bbb      	ldr	r3, [pc, #748]	; (8009010 <default_download_IC_1+0x3b8>)
 8008d24:	2202      	movs	r2, #2
 8008d26:	f24f 0150 	movw	r1, #61520	; 0xf050
 8008d2a:	2000      	movs	r0, #0
 8008d2c:	f000 fdf2 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE1_IC_1_ADDR, REG_POWER_ENABLE1_IC_1_BYTE, R16_POWER_ENABLE1_IC_1_Default );
 8008d30:	4bb8      	ldr	r3, [pc, #736]	; (8009014 <default_download_IC_1+0x3bc>)
 8008d32:	2202      	movs	r2, #2
 8008d34:	f24f 0151 	movw	r1, #61521	; 0xf051
 8008d38:	2000      	movs	r0, #0
 8008d3a:	f000 fdeb 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_INPUT0_IC_1_ADDR, REG_ASRC_INPUT0_IC_1_BYTE, R17_ASRC_INPUT0_IC_1_Default );
 8008d3e:	4bb6      	ldr	r3, [pc, #728]	; (8009018 <default_download_IC_1+0x3c0>)
 8008d40:	2202      	movs	r2, #2
 8008d42:	f44f 4171 	mov.w	r1, #61696	; 0xf100
 8008d46:	2000      	movs	r0, #0
 8008d48:	f000 fde4 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_OUT_RATE0_IC_1_ADDR, REG_ASRC_OUT_RATE0_IC_1_BYTE, R18_ASRC_OUT_RATE0_IC_1_Default );
 8008d4c:	4bb3      	ldr	r3, [pc, #716]	; (800901c <default_download_IC_1+0x3c4>)
 8008d4e:	2202      	movs	r2, #2
 8008d50:	f24f 1140 	movw	r1, #61760	; 0xf140
 8008d54:	2000      	movs	r0, #0
 8008d56:	f000 fddd 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE0_IC_1_ADDR, REG_SOUT_SOURCE0_IC_1_BYTE, R19_SOUT_SOURCE0_IC_1_Default );
 8008d5a:	4bb1      	ldr	r3, [pc, #708]	; (8009020 <default_download_IC_1+0x3c8>)
 8008d5c:	2202      	movs	r2, #2
 8008d5e:	f24f 1180 	movw	r1, #61824	; 0xf180
 8008d62:	2000      	movs	r0, #0
 8008d64:	f000 fdd6 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE1_IC_1_ADDR, REG_SOUT_SOURCE1_IC_1_BYTE, R20_SOUT_SOURCE1_IC_1_Default );
 8008d68:	4bae      	ldr	r3, [pc, #696]	; (8009024 <default_download_IC_1+0x3cc>)
 8008d6a:	2202      	movs	r2, #2
 8008d6c:	f24f 1181 	movw	r1, #61825	; 0xf181
 8008d70:	2000      	movs	r0, #0
 8008d72:	f000 fdcf 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE2_IC_1_ADDR, REG_SOUT_SOURCE2_IC_1_BYTE, R21_SOUT_SOURCE2_IC_1_Default );
 8008d76:	4bac      	ldr	r3, [pc, #688]	; (8009028 <default_download_IC_1+0x3d0>)
 8008d78:	2202      	movs	r2, #2
 8008d7a:	f24f 1182 	movw	r1, #61826	; 0xf182
 8008d7e:	2000      	movs	r0, #0
 8008d80:	f000 fdc8 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE3_IC_1_ADDR, REG_SOUT_SOURCE3_IC_1_BYTE, R22_SOUT_SOURCE3_IC_1_Default );
 8008d84:	4ba9      	ldr	r3, [pc, #676]	; (800902c <default_download_IC_1+0x3d4>)
 8008d86:	2202      	movs	r2, #2
 8008d88:	f24f 1183 	movw	r1, #61827	; 0xf183
 8008d8c:	2000      	movs	r0, #0
 8008d8e:	f000 fdc1 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE4_IC_1_ADDR, REG_SOUT_SOURCE4_IC_1_BYTE, R23_SOUT_SOURCE4_IC_1_Default );
 8008d92:	4ba7      	ldr	r3, [pc, #668]	; (8009030 <default_download_IC_1+0x3d8>)
 8008d94:	2202      	movs	r2, #2
 8008d96:	f24f 1184 	movw	r1, #61828	; 0xf184
 8008d9a:	2000      	movs	r0, #0
 8008d9c:	f000 fdba 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE5_IC_1_ADDR, REG_SOUT_SOURCE5_IC_1_BYTE, R24_SOUT_SOURCE5_IC_1_Default );
 8008da0:	4ba4      	ldr	r3, [pc, #656]	; (8009034 <default_download_IC_1+0x3dc>)
 8008da2:	2202      	movs	r2, #2
 8008da4:	f24f 1185 	movw	r1, #61829	; 0xf185
 8008da8:	2000      	movs	r0, #0
 8008daa:	f000 fdb3 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE6_IC_1_ADDR, REG_SOUT_SOURCE6_IC_1_BYTE, R25_SOUT_SOURCE6_IC_1_Default );
 8008dae:	4ba2      	ldr	r3, [pc, #648]	; (8009038 <default_download_IC_1+0x3e0>)
 8008db0:	2202      	movs	r2, #2
 8008db2:	f24f 1186 	movw	r1, #61830	; 0xf186
 8008db6:	2000      	movs	r0, #0
 8008db8:	f000 fdac 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE7_IC_1_ADDR, REG_SOUT_SOURCE7_IC_1_BYTE, R26_SOUT_SOURCE7_IC_1_Default );
 8008dbc:	4b9f      	ldr	r3, [pc, #636]	; (800903c <default_download_IC_1+0x3e4>)
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	f24f 1187 	movw	r1, #61831	; 0xf187
 8008dc4:	2000      	movs	r0, #0
 8008dc6:	f000 fda5 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE8_IC_1_ADDR, REG_SOUT_SOURCE8_IC_1_BYTE, R27_SOUT_SOURCE8_IC_1_Default );
 8008dca:	4b9d      	ldr	r3, [pc, #628]	; (8009040 <default_download_IC_1+0x3e8>)
 8008dcc:	2202      	movs	r2, #2
 8008dce:	f24f 1188 	movw	r1, #61832	; 0xf188
 8008dd2:	2000      	movs	r0, #0
 8008dd4:	f000 fd9e 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE9_IC_1_ADDR, REG_SOUT_SOURCE9_IC_1_BYTE, R28_SOUT_SOURCE9_IC_1_Default );
 8008dd8:	4b9a      	ldr	r3, [pc, #616]	; (8009044 <default_download_IC_1+0x3ec>)
 8008dda:	2202      	movs	r2, #2
 8008ddc:	f24f 1189 	movw	r1, #61833	; 0xf189
 8008de0:	2000      	movs	r0, #0
 8008de2:	f000 fd97 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE10_IC_1_ADDR, REG_SOUT_SOURCE10_IC_1_BYTE, R29_SOUT_SOURCE10_IC_1_Default );
 8008de6:	4b98      	ldr	r3, [pc, #608]	; (8009048 <default_download_IC_1+0x3f0>)
 8008de8:	2202      	movs	r2, #2
 8008dea:	f24f 118a 	movw	r1, #61834	; 0xf18a
 8008dee:	2000      	movs	r0, #0
 8008df0:	f000 fd90 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE11_IC_1_ADDR, REG_SOUT_SOURCE11_IC_1_BYTE, R30_SOUT_SOURCE11_IC_1_Default );
 8008df4:	4b95      	ldr	r3, [pc, #596]	; (800904c <default_download_IC_1+0x3f4>)
 8008df6:	2202      	movs	r2, #2
 8008df8:	f24f 118b 	movw	r1, #61835	; 0xf18b
 8008dfc:	2000      	movs	r0, #0
 8008dfe:	f000 fd89 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE12_IC_1_ADDR, REG_SOUT_SOURCE12_IC_1_BYTE, R31_SOUT_SOURCE12_IC_1_Default );
 8008e02:	4b93      	ldr	r3, [pc, #588]	; (8009050 <default_download_IC_1+0x3f8>)
 8008e04:	2202      	movs	r2, #2
 8008e06:	f24f 118c 	movw	r1, #61836	; 0xf18c
 8008e0a:	2000      	movs	r0, #0
 8008e0c:	f000 fd82 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE13_IC_1_ADDR, REG_SOUT_SOURCE13_IC_1_BYTE, R32_SOUT_SOURCE13_IC_1_Default );
 8008e10:	4b90      	ldr	r3, [pc, #576]	; (8009054 <default_download_IC_1+0x3fc>)
 8008e12:	2202      	movs	r2, #2
 8008e14:	f24f 118d 	movw	r1, #61837	; 0xf18d
 8008e18:	2000      	movs	r0, #0
 8008e1a:	f000 fd7b 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE14_IC_1_ADDR, REG_SOUT_SOURCE14_IC_1_BYTE, R33_SOUT_SOURCE14_IC_1_Default );
 8008e1e:	4b8e      	ldr	r3, [pc, #568]	; (8009058 <default_download_IC_1+0x400>)
 8008e20:	2202      	movs	r2, #2
 8008e22:	f24f 118e 	movw	r1, #61838	; 0xf18e
 8008e26:	2000      	movs	r0, #0
 8008e28:	f000 fd74 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE15_IC_1_ADDR, REG_SOUT_SOURCE15_IC_1_BYTE, R34_SOUT_SOURCE15_IC_1_Default );
 8008e2c:	4b8b      	ldr	r3, [pc, #556]	; (800905c <default_download_IC_1+0x404>)
 8008e2e:	2202      	movs	r2, #2
 8008e30:	f24f 118f 	movw	r1, #61839	; 0xf18f
 8008e34:	2000      	movs	r0, #0
 8008e36:	f000 fd6d 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE16_IC_1_ADDR, REG_SOUT_SOURCE16_IC_1_BYTE, R35_SOUT_SOURCE16_IC_1_Default );
 8008e3a:	4b89      	ldr	r3, [pc, #548]	; (8009060 <default_download_IC_1+0x408>)
 8008e3c:	2202      	movs	r2, #2
 8008e3e:	f24f 1190 	movw	r1, #61840	; 0xf190
 8008e42:	2000      	movs	r0, #0
 8008e44:	f000 fd66 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE17_IC_1_ADDR, REG_SOUT_SOURCE17_IC_1_BYTE, R36_SOUT_SOURCE17_IC_1_Default );
 8008e48:	4b86      	ldr	r3, [pc, #536]	; (8009064 <default_download_IC_1+0x40c>)
 8008e4a:	2202      	movs	r2, #2
 8008e4c:	f24f 1191 	movw	r1, #61841	; 0xf191
 8008e50:	2000      	movs	r0, #0
 8008e52:	f000 fd5f 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE18_IC_1_ADDR, REG_SOUT_SOURCE18_IC_1_BYTE, R37_SOUT_SOURCE18_IC_1_Default );
 8008e56:	4b84      	ldr	r3, [pc, #528]	; (8009068 <default_download_IC_1+0x410>)
 8008e58:	2202      	movs	r2, #2
 8008e5a:	f24f 1192 	movw	r1, #61842	; 0xf192
 8008e5e:	2000      	movs	r0, #0
 8008e60:	f000 fd58 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE19_IC_1_ADDR, REG_SOUT_SOURCE19_IC_1_BYTE, R38_SOUT_SOURCE19_IC_1_Default );
 8008e64:	4b81      	ldr	r3, [pc, #516]	; (800906c <default_download_IC_1+0x414>)
 8008e66:	2202      	movs	r2, #2
 8008e68:	f24f 1193 	movw	r1, #61843	; 0xf193
 8008e6c:	2000      	movs	r0, #0
 8008e6e:	f000 fd51 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE20_IC_1_ADDR, REG_SOUT_SOURCE20_IC_1_BYTE, R39_SOUT_SOURCE20_IC_1_Default );
 8008e72:	4b7f      	ldr	r3, [pc, #508]	; (8009070 <default_download_IC_1+0x418>)
 8008e74:	2202      	movs	r2, #2
 8008e76:	f24f 1194 	movw	r1, #61844	; 0xf194
 8008e7a:	2000      	movs	r0, #0
 8008e7c:	f000 fd4a 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE21_IC_1_ADDR, REG_SOUT_SOURCE21_IC_1_BYTE, R40_SOUT_SOURCE21_IC_1_Default );
 8008e80:	4b7c      	ldr	r3, [pc, #496]	; (8009074 <default_download_IC_1+0x41c>)
 8008e82:	2202      	movs	r2, #2
 8008e84:	f24f 1195 	movw	r1, #61845	; 0xf195
 8008e88:	2000      	movs	r0, #0
 8008e8a:	f000 fd43 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE22_IC_1_ADDR, REG_SOUT_SOURCE22_IC_1_BYTE, R41_SOUT_SOURCE22_IC_1_Default );
 8008e8e:	4b7a      	ldr	r3, [pc, #488]	; (8009078 <default_download_IC_1+0x420>)
 8008e90:	2202      	movs	r2, #2
 8008e92:	f24f 1196 	movw	r1, #61846	; 0xf196
 8008e96:	2000      	movs	r0, #0
 8008e98:	f000 fd3c 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE23_IC_1_ADDR, REG_SOUT_SOURCE23_IC_1_BYTE, R42_SOUT_SOURCE23_IC_1_Default );
 8008e9c:	4b77      	ldr	r3, [pc, #476]	; (800907c <default_download_IC_1+0x424>)
 8008e9e:	2202      	movs	r2, #2
 8008ea0:	f24f 1197 	movw	r1, #61847	; 0xf197
 8008ea4:	2000      	movs	r0, #0
 8008ea6:	f000 fd35 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIFTX_INPUT_IC_1_ADDR, REG_SPDIFTX_INPUT_IC_1_BYTE, R43_SPDIFTX_INPUT_IC_1_Default );
 8008eaa:	4b75      	ldr	r3, [pc, #468]	; (8009080 <default_download_IC_1+0x428>)
 8008eac:	2202      	movs	r2, #2
 8008eae:	f24f 11c0 	movw	r1, #61888	; 0xf1c0
 8008eb2:	2000      	movs	r0, #0
 8008eb4:	f000 fd2e 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_0_0_IC_1_ADDR, REG_SERIAL_BYTE_0_0_IC_1_BYTE, R44_SERIAL_BYTE_0_0_IC_1_Default );
 8008eb8:	4b72      	ldr	r3, [pc, #456]	; (8009084 <default_download_IC_1+0x42c>)
 8008eba:	2202      	movs	r2, #2
 8008ebc:	f44f 4172 	mov.w	r1, #61952	; 0xf200
 8008ec0:	2000      	movs	r0, #0
 8008ec2:	f000 fd27 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_1_0_IC_1_ADDR, REG_SERIAL_BYTE_1_0_IC_1_BYTE, R45_SERIAL_BYTE_1_0_IC_1_Default );
 8008ec6:	4b70      	ldr	r3, [pc, #448]	; (8009088 <default_download_IC_1+0x430>)
 8008ec8:	2202      	movs	r2, #2
 8008eca:	f24f 2104 	movw	r1, #61956	; 0xf204
 8008ece:	2000      	movs	r0, #0
 8008ed0:	f000 fd20 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_2_0_IC_1_ADDR, REG_SERIAL_BYTE_2_0_IC_1_BYTE, R46_SERIAL_BYTE_2_0_IC_1_Default );
 8008ed4:	4b6d      	ldr	r3, [pc, #436]	; (800908c <default_download_IC_1+0x434>)
 8008ed6:	2202      	movs	r2, #2
 8008ed8:	f24f 2108 	movw	r1, #61960	; 0xf208
 8008edc:	2000      	movs	r0, #0
 8008ede:	f000 fd19 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_3_0_IC_1_ADDR, REG_SERIAL_BYTE_3_0_IC_1_BYTE, R47_SERIAL_BYTE_3_0_IC_1_Default );
 8008ee2:	4b6b      	ldr	r3, [pc, #428]	; (8009090 <default_download_IC_1+0x438>)
 8008ee4:	2202      	movs	r2, #2
 8008ee6:	f24f 210c 	movw	r1, #61964	; 0xf20c
 8008eea:	2000      	movs	r0, #0
 8008eec:	f000 fd12 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_4_0_IC_1_ADDR, REG_SERIAL_BYTE_4_0_IC_1_BYTE, R48_SERIAL_BYTE_4_0_IC_1_Default );
 8008ef0:	4b68      	ldr	r3, [pc, #416]	; (8009094 <default_download_IC_1+0x43c>)
 8008ef2:	2202      	movs	r2, #2
 8008ef4:	f24f 2110 	movw	r1, #61968	; 0xf210
 8008ef8:	2000      	movs	r0, #0
 8008efa:	f000 fd0b 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_5_0_IC_1_ADDR, REG_SERIAL_BYTE_5_0_IC_1_BYTE, R49_SERIAL_BYTE_5_0_IC_1_Default );
 8008efe:	4b66      	ldr	r3, [pc, #408]	; (8009098 <default_download_IC_1+0x440>)
 8008f00:	2202      	movs	r2, #2
 8008f02:	f24f 2114 	movw	r1, #61972	; 0xf214
 8008f06:	2000      	movs	r0, #0
 8008f08:	f000 fd04 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_6_0_IC_1_ADDR, REG_SERIAL_BYTE_6_0_IC_1_BYTE, R50_SERIAL_BYTE_6_0_IC_1_Default );
 8008f0c:	4b63      	ldr	r3, [pc, #396]	; (800909c <default_download_IC_1+0x444>)
 8008f0e:	2202      	movs	r2, #2
 8008f10:	f24f 2118 	movw	r1, #61976	; 0xf218
 8008f14:	2000      	movs	r0, #0
 8008f16:	f000 fcfd 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_7_0_IC_1_ADDR, REG_SERIAL_BYTE_7_0_IC_1_BYTE, R51_SERIAL_BYTE_7_0_IC_1_Default );
 8008f1a:	4b61      	ldr	r3, [pc, #388]	; (80090a0 <default_download_IC_1+0x448>)
 8008f1c:	2202      	movs	r2, #2
 8008f1e:	f24f 211c 	movw	r1, #61980	; 0xf21c
 8008f22:	2000      	movs	r0, #0
 8008f24:	f000 fcf6 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIF_RESTART_IC_1_ADDR, REG_SPDIF_RESTART_IC_1_BYTE, R52_SPDIF_RESTART_IC_1_Default );
 8008f28:	4b5e      	ldr	r3, [pc, #376]	; (80090a4 <default_download_IC_1+0x44c>)
 8008f2a:	2202      	movs	r2, #2
 8008f2c:	f24f 6104 	movw	r1, #62980	; 0xf604
 8008f30:	2000      	movs	r0, #0
 8008f32:	f000 fcef 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIF_TX_EN_IC_1_ADDR, REG_SPDIF_TX_EN_IC_1_BYTE, R53_SPDIF_TX_EN_IC_1_Default );
 8008f36:	4b5c      	ldr	r3, [pc, #368]	; (80090a8 <default_download_IC_1+0x450>)
 8008f38:	2202      	movs	r2, #2
 8008f3a:	f24f 6190 	movw	r1, #63120	; 0xf690
 8008f3e:	2000      	movs	r0, #0
 8008f40:	f000 fce8 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PROGRAM_ADDR_IC_1, PROGRAM_SIZE_IC_1, Program_Data_IC_1 );
 8008f44:	4b59      	ldr	r3, [pc, #356]	; (80090ac <default_download_IC_1+0x454>)
 8008f46:	f242 62bc 	movw	r2, #9916	; 0x26bc
 8008f4a:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8008f4e:	2000      	movs	r0, #0
 8008f50:	f000 fce0 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PARAM_ADDR_IC_1, PARAM_SIZE_IC_1, Param_Data_IC_1 );
 8008f54:	4b56      	ldr	r3, [pc, #344]	; (80090b0 <default_download_IC_1+0x458>)
 8008f56:	f642 4234 	movw	r2, #11316	; 0x2c34
 8008f5a:	2100      	movs	r1, #0
 8008f5c:	2000      	movs	r0, #0
 8008f5e:	f000 fcd9 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, DM1_DATA_ADDR_IC_1, DM1_DATA_SIZE_IC_1, DM1_DATA_Data_IC_1 );
 8008f62:	4b54      	ldr	r3, [pc, #336]	; (80090b4 <default_download_IC_1+0x45c>)
 8008f64:	f248 12a0 	movw	r2, #33184	; 0x81a0
 8008f68:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8008f6c:	2000      	movs	r0, #0
 8008f6e:	f000 fcd1 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R57_KILL_CORE_IC_1_Default );
 8008f72:	4b51      	ldr	r3, [pc, #324]	; (80090b8 <default_download_IC_1+0x460>)
 8008f74:	2202      	movs	r2, #2
 8008f76:	f24f 4103 	movw	r1, #62467	; 0xf403
 8008f7a:	2000      	movs	r0, #0
 8008f7c:	f000 fcca 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_ADDRESS_IC_1_ADDR, REG_START_ADDRESS_IC_1_BYTE, R58_START_ADDRESS_IC_1_Default );
 8008f80:	4b4e      	ldr	r3, [pc, #312]	; (80090bc <default_download_IC_1+0x464>)
 8008f82:	2202      	movs	r2, #2
 8008f84:	f24f 4104 	movw	r1, #62468	; 0xf404
 8008f88:	2000      	movs	r0, #0
 8008f8a:	f000 fcc3 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_PULSE_IC_1_ADDR, REG_START_PULSE_IC_1_BYTE, R59_START_PULSE_IC_1_Default );
 8008f8e:	4b4c      	ldr	r3, [pc, #304]	; (80090c0 <default_download_IC_1+0x468>)
 8008f90:	2202      	movs	r2, #2
 8008f92:	f24f 4101 	movw	r1, #62465	; 0xf401
 8008f96:	2000      	movs	r0, #0
 8008f98:	f000 fcbc 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R60_START_CORE_IC_1_Default );
 8008f9c:	4b49      	ldr	r3, [pc, #292]	; (80090c4 <default_download_IC_1+0x46c>)
 8008f9e:	2202      	movs	r2, #2
 8008fa0:	f24f 4102 	movw	r1, #62466	; 0xf402
 8008fa4:	2000      	movs	r0, #0
 8008fa6:	f000 fcb5 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R61_START_CORE_IC_1_Default );
 8008faa:	4b47      	ldr	r3, [pc, #284]	; (80090c8 <default_download_IC_1+0x470>)
 8008fac:	2202      	movs	r2, #2
 8008fae:	f24f 4102 	movw	r1, #62466	; 0xf402
 8008fb2:	2000      	movs	r0, #0
 8008fb4:	f000 fcae 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R62_START_DELAY_IC_1_SIZE, R62_START_DELAY_IC_1_Default );
 8008fb8:	4a44      	ldr	r2, [pc, #272]	; (80090cc <default_download_IC_1+0x474>)
 8008fba:	2102      	movs	r1, #2
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	f000 fcdc 	bl	800997a <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R63_HIBERNATE_IC_1_Default );
 8008fc2:	4b43      	ldr	r3, [pc, #268]	; (80090d0 <default_download_IC_1+0x478>)
 8008fc4:	2202      	movs	r2, #2
 8008fc6:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 8008fca:	2000      	movs	r0, #0
 8008fcc:	f000 fca2 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
}
 8008fd0:	bf00      	nop
 8008fd2:	bd80      	pop	{r7, pc}
 8008fd4:	0801f804 	.word	0x0801f804
 8008fd8:	0801f808 	.word	0x0801f808
 8008fdc:	0801f80c 	.word	0x0801f80c
 8008fe0:	0801f810 	.word	0x0801f810
 8008fe4:	0801f814 	.word	0x0801f814
 8008fe8:	0801f818 	.word	0x0801f818
 8008fec:	0801f81c 	.word	0x0801f81c
 8008ff0:	0801f820 	.word	0x0801f820
 8008ff4:	0801f824 	.word	0x0801f824
 8008ff8:	0801f828 	.word	0x0801f828
 8008ffc:	0801f82c 	.word	0x0801f82c
 8009000:	0801f830 	.word	0x0801f830
 8009004:	0801f834 	.word	0x0801f834
 8009008:	0801f838 	.word	0x0801f838
 800900c:	0801f83c 	.word	0x0801f83c
 8009010:	0801f840 	.word	0x0801f840
 8009014:	0801f844 	.word	0x0801f844
 8009018:	0801f848 	.word	0x0801f848
 800901c:	0801f84c 	.word	0x0801f84c
 8009020:	0801f850 	.word	0x0801f850
 8009024:	0801f854 	.word	0x0801f854
 8009028:	0801f858 	.word	0x0801f858
 800902c:	0801f85c 	.word	0x0801f85c
 8009030:	0801f860 	.word	0x0801f860
 8009034:	0801f864 	.word	0x0801f864
 8009038:	0801f868 	.word	0x0801f868
 800903c:	0801f86c 	.word	0x0801f86c
 8009040:	0801f870 	.word	0x0801f870
 8009044:	0801f874 	.word	0x0801f874
 8009048:	0801f878 	.word	0x0801f878
 800904c:	0801f87c 	.word	0x0801f87c
 8009050:	0801f880 	.word	0x0801f880
 8009054:	0801f884 	.word	0x0801f884
 8009058:	0801f888 	.word	0x0801f888
 800905c:	0801f88c 	.word	0x0801f88c
 8009060:	0801f890 	.word	0x0801f890
 8009064:	0801f894 	.word	0x0801f894
 8009068:	0801f898 	.word	0x0801f898
 800906c:	0801f89c 	.word	0x0801f89c
 8009070:	0801f8a0 	.word	0x0801f8a0
 8009074:	0801f8a4 	.word	0x0801f8a4
 8009078:	0801f8a8 	.word	0x0801f8a8
 800907c:	0801f8ac 	.word	0x0801f8ac
 8009080:	0801f8b0 	.word	0x0801f8b0
 8009084:	0801f8b4 	.word	0x0801f8b4
 8009088:	0801f8b8 	.word	0x0801f8b8
 800908c:	0801f8bc 	.word	0x0801f8bc
 8009090:	0801f8c0 	.word	0x0801f8c0
 8009094:	0801f8c4 	.word	0x0801f8c4
 8009098:	0801f8c8 	.word	0x0801f8c8
 800909c:	0801f8cc 	.word	0x0801f8cc
 80090a0:	0801f8d0 	.word	0x0801f8d0
 80090a4:	0801f8d4 	.word	0x0801f8d4
 80090a8:	0801f8d8 	.word	0x0801f8d8
 80090ac:	0801a514 	.word	0x0801a514
 80090b0:	0801cbd0 	.word	0x0801cbd0
 80090b4:	08012374 	.word	0x08012374
 80090b8:	0801f8dc 	.word	0x0801f8dc
 80090bc:	0801f8e0 	.word	0x0801f8e0
 80090c0:	0801f8e4 	.word	0x0801f8e4
 80090c4:	0801f8e8 	.word	0x0801f8e8
 80090c8:	0801f8ec 	.word	0x0801f8ec
 80090cc:	0801f8f0 	.word	0x0801f8f0
 80090d0:	0801f8f4 	.word	0x0801f8f4

080090d4 <Flash_Get_DspNum>:

const double Fs = 48000;///48K采样率
const double pi = 3.1415926535898;
///===============================================
void Flash_Get_DspNum(void)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b082      	sub	sp, #8
 80090d8:	af00      	add	r7, sp, #0
	SCH_U32 Dsp_Num;
	Flash_Quick_RD(FLASH_DATA_DSPNUM, &Dsp_Num);
 80090da:	1d3b      	adds	r3, r7, #4
 80090dc:	4619      	mov	r1, r3
 80090de:	2003      	movs	r0, #3
 80090e0:	f004 ff0e 	bl	800df00 <Flash_Quick_RD>
	App_Dsp.DspNum = (Dsp_Num <= DSP_MODE_CNT) ? Dsp_Num : 0x00;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2b08      	cmp	r3, #8
 80090e8:	d802      	bhi.n	80090f0 <Flash_Get_DspNum+0x1c>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	b2db      	uxtb	r3, r3
 80090ee:	e000      	b.n	80090f2 <Flash_Get_DspNum+0x1e>
 80090f0:	2300      	movs	r3, #0
 80090f2:	4a03      	ldr	r2, [pc, #12]	; (8009100 <Flash_Get_DspNum+0x2c>)
 80090f4:	f882 3df1 	strb.w	r3, [r2, #3569]	; 0xdf1
}
 80090f8:	bf00      	nop
 80090fa:	3708      	adds	r7, #8
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}
 8009100:	20002c34 	.word	0x20002c34

08009104 <Flash_Set_DspNum>:
void Flash_Set_DspNum(void)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	af00      	add	r7, sp, #0
	Flash_Quick_WR(FLASH_DATA_DSPNUM, (SCH_U32)App_Dsp.DspNum);
 8009108:	4b04      	ldr	r3, [pc, #16]	; (800911c <Flash_Set_DspNum+0x18>)
 800910a:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800910e:	4619      	mov	r1, r3
 8009110:	2003      	movs	r0, #3
 8009112:	f004 ff09 	bl	800df28 <Flash_Quick_WR>
}
 8009116:	bf00      	nop
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	20002c34 	.word	0x20002c34

08009120 <SIGMASTUDIOTYPE>:
{
	
}
///=======================================================================================================
void SIGMASTUDIOTYPE(double data,SCH_U8 *buff)
{
 8009120:	b590      	push	{r4, r7, lr}
 8009122:	b089      	sub	sp, #36	; 0x24
 8009124:	af00      	add	r7, sp, #0
 8009126:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800912a:	607a      	str	r2, [r7, #4]
	SCH_S32 Data_S32;
	double Data_dbe;
	Data_dbe = data*0x1000000;
 800912c:	f04f 0200 	mov.w	r2, #0
 8009130:	4b16      	ldr	r3, [pc, #88]	; (800918c <SIGMASTUDIOTYPE+0x6c>)
 8009132:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009136:	f7f7 fa3f 	bl	80005b8 <__aeabi_dmul>
 800913a:	4603      	mov	r3, r0
 800913c:	460c      	mov	r4, r1
 800913e:	e9c7 3406 	strd	r3, r4, [r7, #24]
	Data_S32 = Data_dbe;
 8009142:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8009146:	f7f7 fce7 	bl	8000b18 <__aeabi_d2iz>
 800914a:	4603      	mov	r3, r0
 800914c:	617b      	str	r3, [r7, #20]
	*buff++ = Data_S32>>24;
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	1619      	asrs	r1, r3, #24
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	1c5a      	adds	r2, r3, #1
 8009156:	607a      	str	r2, [r7, #4]
 8009158:	b2ca      	uxtb	r2, r1
 800915a:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32>>16;
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	1419      	asrs	r1, r3, #16
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	1c5a      	adds	r2, r3, #1
 8009164:	607a      	str	r2, [r7, #4]
 8009166:	b2ca      	uxtb	r2, r1
 8009168:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32>>8;
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	1219      	asrs	r1, r3, #8
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	1c5a      	adds	r2, r3, #1
 8009172:	607a      	str	r2, [r7, #4]
 8009174:	b2ca      	uxtb	r2, r1
 8009176:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	1c5a      	adds	r2, r3, #1
 800917c:	607a      	str	r2, [r7, #4]
 800917e:	697a      	ldr	r2, [r7, #20]
 8009180:	b2d2      	uxtb	r2, r2
 8009182:	701a      	strb	r2, [r3, #0]
}
 8009184:	bf00      	nop
 8009186:	3724      	adds	r7, #36	; 0x24
 8009188:	46bd      	mov	sp, r7
 800918a:	bd90      	pop	{r4, r7, pc}
 800918c:	41700000 	.word	0x41700000

08009190 <Dsp_Delay_Init>:
	MOD_DELAY_6_DELAY1_ALG0_DELAYAMT_ADDR,
	MOD_DELAY_7_DELAY1_ALG0_DELAYAMT_ADDR,
	MOD_DELAY_8_DELAY1_ALG0_DELAYAMT_ADDR
};
void Dsp_Delay_Init(void)
{
 8009190:	b480      	push	{r7}
 8009192:	b083      	sub	sp, #12
 8009194:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8009196:	2300      	movs	r3, #0
 8009198:	80fb      	strh	r3, [r7, #6]
 800919a:	e009      	b.n	80091b0 <Dsp_Delay_Init+0x20>
	{
		App_Dsp.Dsp_Data.DelayData[index] = 0x00;
 800919c:	88fb      	ldrh	r3, [r7, #6]
 800919e:	4a08      	ldr	r2, [pc, #32]	; (80091c0 <Dsp_Delay_Init+0x30>)
 80091a0:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 80091a4:	2100      	movs	r1, #0
 80091a6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 80091aa:	88fb      	ldrh	r3, [r7, #6]
 80091ac:	3301      	adds	r3, #1
 80091ae:	80fb      	strh	r3, [r7, #6]
 80091b0:	88fb      	ldrh	r3, [r7, #6]
 80091b2:	2b08      	cmp	r3, #8
 80091b4:	d9f2      	bls.n	800919c <Dsp_Delay_Init+0xc>
	}
}
 80091b6:	bf00      	nop
 80091b8:	370c      	adds	r7, #12
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bc80      	pop	{r7}
 80091be:	4770      	bx	lr
 80091c0:	20002c34 	.word	0x20002c34

080091c4 <Dsp_Delay>:
void Dsp_Delay(SCH_U8 Channel,SCH_U32 data)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b084      	sub	sp, #16
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	4603      	mov	r3, r0
 80091cc:	6039      	str	r1, [r7, #0]
 80091ce:	71fb      	strb	r3, [r7, #7]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 80091d0:	2300      	movs	r3, #0
 80091d2:	60fb      	str	r3, [r7, #12]
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 80091d4:	79fb      	ldrb	r3, [r7, #7]
 80091d6:	2b08      	cmp	r3, #8
 80091d8:	d824      	bhi.n	8009224 <Dsp_Delay+0x60>
 80091da:	79fb      	ldrb	r3, [r7, #7]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d021      	beq.n	8009224 <Dsp_Delay+0x60>
		return;
	buff[0]=data>>24;
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	0e1b      	lsrs	r3, r3, #24
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	733b      	strb	r3, [r7, #12]
	buff[1]=data>>16;
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	0c1b      	lsrs	r3, r3, #16
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	737b      	strb	r3, [r7, #13]
	buff[2]=data>>8;
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	0a1b      	lsrs	r3, r3, #8
 80091f4:	b2db      	uxtb	r3, r3
 80091f6:	73bb      	strb	r3, [r7, #14]
	buff[3]=data;
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	73fb      	strb	r3, [r7, #15]
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Delay_addr[Channel],   4, buff);
 80091fe:	79fb      	ldrb	r3, [r7, #7]
 8009200:	4a0a      	ldr	r2, [pc, #40]	; (800922c <Dsp_Delay+0x68>)
 8009202:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8009206:	f107 030c 	add.w	r3, r7, #12
 800920a:	2204      	movs	r2, #4
 800920c:	2000      	movs	r0, #0
 800920e:	f000 fb81 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	App_Dsp.Dsp_Data.DelayData[Channel] = data;
 8009212:	79fb      	ldrb	r3, [r7, #7]
 8009214:	683a      	ldr	r2, [r7, #0]
 8009216:	b291      	uxth	r1, r2
 8009218:	4a05      	ldr	r2, [pc, #20]	; (8009230 <Dsp_Delay+0x6c>)
 800921a:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800921e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8009222:	e000      	b.n	8009226 <Dsp_Delay+0x62>
		return;
 8009224:	bf00      	nop
}
 8009226:	3710      	adds	r7, #16
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}
 800922c:	0801f908 	.word	0x0801f908
 8009230:	20002c34 	.word	0x20002c34

08009234 <Dsp_OutPutChl_Init>:
	MOD_BOARD1_NX1_1_6_MONOMUXSIGMA300NS6INDEX_ADDR,
	MOD_BOARD1_NX1_1_7_MONOMUXSIGMA300NS7INDEX_ADDR,
	MOD_BOARD1_NX1_1_8_MONOMUXSIGMA300NS8INDEX_ADDR
};
void Dsp_OutPutChl_Init(void)
{
 8009234:	b480      	push	{r7}
 8009236:	b083      	sub	sp, #12
 8009238:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=1;index<(DSP_OUTPUT_CNT+1);index++)
 800923a:	2301      	movs	r3, #1
 800923c:	80fb      	strh	r3, [r7, #6]
 800923e:	e00a      	b.n	8009256 <Dsp_OutPutChl_Init+0x22>
	{
		App_Dsp.Dsp_Data.OutPutChl[index] = (DSP_CHANNEL_T)index;
 8009240:	88fb      	ldrh	r3, [r7, #6]
 8009242:	88fa      	ldrh	r2, [r7, #6]
 8009244:	b2d1      	uxtb	r1, r2
 8009246:	4a08      	ldr	r2, [pc, #32]	; (8009268 <Dsp_OutPutChl_Init+0x34>)
 8009248:	4413      	add	r3, r2
 800924a:	460a      	mov	r2, r1
 800924c:	f883 2da1 	strb.w	r2, [r3, #3489]	; 0xda1
	for(index=1;index<(DSP_OUTPUT_CNT+1);index++)
 8009250:	88fb      	ldrh	r3, [r7, #6]
 8009252:	3301      	adds	r3, #1
 8009254:	80fb      	strh	r3, [r7, #6]
 8009256:	88fb      	ldrh	r3, [r7, #6]
 8009258:	2b08      	cmp	r3, #8
 800925a:	d9f1      	bls.n	8009240 <Dsp_OutPutChl_Init+0xc>
	}
}
 800925c:	bf00      	nop
 800925e:	370c      	adds	r7, #12
 8009260:	46bd      	mov	sp, r7
 8009262:	bc80      	pop	{r7}
 8009264:	4770      	bx	lr
 8009266:	bf00      	nop
 8009268:	20002c34 	.word	0x20002c34

0800926c <Dsp_OutPutChl>:
void Dsp_OutPutChl(SCH_U8 OutPut,SCH_U8 data)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	4603      	mov	r3, r0
 8009274:	460a      	mov	r2, r1
 8009276:	71fb      	strb	r3, [r7, #7]
 8009278:	4613      	mov	r3, r2
 800927a:	71bb      	strb	r3, [r7, #6]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800927c:	2300      	movs	r3, #0
 800927e:	60fb      	str	r3, [r7, #12]
	if(OutPut > DSP_OUTPUT_CNT || OutPut == 0x00)
 8009280:	79fb      	ldrb	r3, [r7, #7]
 8009282:	2b08      	cmp	r3, #8
 8009284:	d825      	bhi.n	80092d2 <Dsp_OutPutChl+0x66>
 8009286:	79fb      	ldrb	r3, [r7, #7]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d022      	beq.n	80092d2 <Dsp_OutPutChl+0x66>
		return;
	buff[3] = LimitMaxMin(0 , data, DSP_CHANNEL_CNT);
 800928c:	79bb      	ldrb	r3, [r7, #6]
 800928e:	2208      	movs	r2, #8
 8009290:	4619      	mov	r1, r3
 8009292:	2000      	movs	r0, #0
 8009294:	f005 f826 	bl	800e2e4 <LimitMaxMin>
 8009298:	4603      	mov	r3, r0
 800929a:	b2db      	uxtb	r3, r3
 800929c:	73fb      	strb	r3, [r7, #15]
	if(Sys.Dsp_Hardware_Mode == 1)///1708布线模式
 800929e:	4b0f      	ldr	r3, [pc, #60]	; (80092dc <Dsp_OutPutChl+0x70>)
 80092a0:	785b      	ldrb	r3, [r3, #1]
 80092a2:	2b01      	cmp	r3, #1
 80092a4:	d104      	bne.n	80092b0 <Dsp_OutPutChl+0x44>
		buff[3] = OutPut_Hardware_1708[buff[3]];
 80092a6:	7bfb      	ldrb	r3, [r7, #15]
 80092a8:	461a      	mov	r2, r3
 80092aa:	4b0d      	ldr	r3, [pc, #52]	; (80092e0 <Dsp_OutPutChl+0x74>)
 80092ac:	5c9b      	ldrb	r3, [r3, r2]
 80092ae:	73fb      	strb	r3, [r7, #15]
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, OutPutChl_addr[OutPut],  4, buff);
 80092b0:	79fb      	ldrb	r3, [r7, #7]
 80092b2:	4a0c      	ldr	r2, [pc, #48]	; (80092e4 <Dsp_OutPutChl+0x78>)
 80092b4:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80092b8:	f107 030c 	add.w	r3, r7, #12
 80092bc:	2204      	movs	r2, #4
 80092be:	2000      	movs	r0, #0
 80092c0:	f000 fb28 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	App_Dsp.Dsp_Data.OutPutChl[OutPut] = (DSP_CHANNEL_T)data;
 80092c4:	79fb      	ldrb	r3, [r7, #7]
 80092c6:	4a08      	ldr	r2, [pc, #32]	; (80092e8 <Dsp_OutPutChl+0x7c>)
 80092c8:	4413      	add	r3, r2
 80092ca:	79ba      	ldrb	r2, [r7, #6]
 80092cc:	f883 2da1 	strb.w	r2, [r3, #3489]	; 0xda1
 80092d0:	e000      	b.n	80092d4 <Dsp_OutPutChl+0x68>
		return;
 80092d2:	bf00      	nop
}
 80092d4:	3710      	adds	r7, #16
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}
 80092da:	bf00      	nop
 80092dc:	200041ac 	.word	0x200041ac
 80092e0:	0801f91c 	.word	0x0801f91c
 80092e4:	0801f928 	.word	0x0801f928
 80092e8:	20002c34 	.word	0x20002c34

080092ec <DspModeNameInit>:
	0x43,0x00,0x48,0x00,0x36,0x00,0x00,0x20,///CH6
	0x43,0x00,0x48,0x00,0x37,0x00,0x00,0x20,///CH7
	0x43,0x00,0x48,0x00,0x38,0x00,0x00,0x20,///CH8
};
void DspModeNameInit(void)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b082      	sub	sp, #8
 80092f0:	af00      	add	r7, sp, #0
	SCH_U8 index;
	for(index=0x00; index<DSP_MODE_CNT; index++)
 80092f2:	2300      	movs	r3, #0
 80092f4:	71fb      	strb	r3, [r7, #7]
 80092f6:	e00e      	b.n	8009316 <DspModeNameInit+0x2a>
	{
		sch_memcpy(App_Dsp.Dsp_ModeName.Name[index],Default_ReName[0],DSP_NAME_SIZE);
 80092f8:	79fb      	ldrb	r3, [r7, #7]
 80092fa:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 80092fe:	00db      	lsls	r3, r3, #3
 8009300:	4a08      	ldr	r2, [pc, #32]	; (8009324 <DspModeNameInit+0x38>)
 8009302:	4413      	add	r3, r2
 8009304:	3308      	adds	r3, #8
 8009306:	2208      	movs	r2, #8
 8009308:	4907      	ldr	r1, [pc, #28]	; (8009328 <DspModeNameInit+0x3c>)
 800930a:	4618      	mov	r0, r3
 800930c:	f005 f819 	bl	800e342 <sch_memcpy>
	for(index=0x00; index<DSP_MODE_CNT; index++)
 8009310:	79fb      	ldrb	r3, [r7, #7]
 8009312:	3301      	adds	r3, #1
 8009314:	71fb      	strb	r3, [r7, #7]
 8009316:	79fb      	ldrb	r3, [r7, #7]
 8009318:	2b07      	cmp	r3, #7
 800931a:	d9ed      	bls.n	80092f8 <DspModeNameInit+0xc>
	}	
}
 800931c:	bf00      	nop
 800931e:	3708      	adds	r7, #8
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}
 8009324:	20002c34 	.word	0x20002c34
 8009328:	0801f93c 	.word	0x0801f93c

0800932c <Dsp_ReName_Init>:
void Dsp_ReName_Init(void)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b082      	sub	sp, #8
 8009330:	af00      	add	r7, sp, #0
	SCH_U16 index;	
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8009332:	2300      	movs	r3, #0
 8009334:	80fb      	strh	r3, [r7, #6]
 8009336:	e00f      	b.n	8009358 <Dsp_ReName_Init+0x2c>
	{
		sch_memcpy(App_Dsp.Dsp_Data.ReName[index],Default_ReName[index],DSP_NAME_SIZE);
 8009338:	88fb      	ldrh	r3, [r7, #6]
 800933a:	00db      	lsls	r3, r3, #3
 800933c:	4a0a      	ldr	r2, [pc, #40]	; (8009368 <Dsp_ReName_Init+0x3c>)
 800933e:	4413      	add	r3, r2
 8009340:	1d18      	adds	r0, r3, #4
 8009342:	88fb      	ldrh	r3, [r7, #6]
 8009344:	00db      	lsls	r3, r3, #3
 8009346:	4a09      	ldr	r2, [pc, #36]	; (800936c <Dsp_ReName_Init+0x40>)
 8009348:	4413      	add	r3, r2
 800934a:	2208      	movs	r2, #8
 800934c:	4619      	mov	r1, r3
 800934e:	f004 fff8 	bl	800e342 <sch_memcpy>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8009352:	88fb      	ldrh	r3, [r7, #6]
 8009354:	3301      	adds	r3, #1
 8009356:	80fb      	strh	r3, [r7, #6]
 8009358:	88fb      	ldrh	r3, [r7, #6]
 800935a:	2b08      	cmp	r3, #8
 800935c:	d9ec      	bls.n	8009338 <Dsp_ReName_Init+0xc>
	}
}
 800935e:	bf00      	nop
 8009360:	3708      	adds	r7, #8
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}
 8009366:	bf00      	nop
 8009368:	20002c34 	.word	0x20002c34
 800936c:	0801f93c 	.word	0x0801f93c

08009370 <DspDataInit>:
}
///==========================================================================================Unite END============

///=======================================================================================Dsp=======
void DspDataInit(SCH_BOOL MixEnable,SCH_BOOL SingleEnable)
{	
 8009370:	b580      	push	{r7, lr}
 8009372:	b082      	sub	sp, #8
 8009374:	af00      	add	r7, sp, #0
 8009376:	4603      	mov	r3, r0
 8009378:	460a      	mov	r2, r1
 800937a:	71fb      	strb	r3, [r7, #7]
 800937c:	4613      	mov	r3, r2
 800937e:	71bb      	strb	r3, [r7, #6]
	Dsp_ReName_Init();
 8009380:	f7ff ffd4 	bl	800932c <Dsp_ReName_Init>
	if(MixEnable)
 8009384:	79fb      	ldrb	r3, [r7, #7]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d001      	beq.n	800938e <DspDataInit+0x1e>
	{
		Dsp_Mix_Init();
 800938a:	f002 faff 	bl	800b98c <Dsp_Mix_Init>
	}
	Dsp_Filter_Init();
 800938e:	f001 f835 	bl	800a3fc <Dsp_Filter_Init>
	Dsp_EQ_Init();
 8009392:	f000 fb15 	bl	80099c0 <Dsp_EQ_Init>
	Dsp_Delay_Init();
 8009396:	f7ff fefb 	bl	8009190 <Dsp_Delay_Init>
	if(MixEnable)
 800939a:	79fb      	ldrb	r3, [r7, #7]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d001      	beq.n	80093a4 <DspDataInit+0x34>
	{
		Dsp_Single_Init();
 80093a0:	f002 fd92 	bl	800bec8 <Dsp_Single_Init>
	}
	Dsp_Mute_Init();
 80093a4:	f002 fdb6 	bl	800bf14 <Dsp_Mute_Init>
	Dsp_OutPutChl_Init();
 80093a8:	f7ff ff44 	bl	8009234 <Dsp_OutPutChl_Init>
}
 80093ac:	bf00      	nop
 80093ae:	3708      	adds	r7, #8
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}

080093b4 <Dsp_Updata>:
void Dsp_Updata(SCH_BOOL MixEnable,SCH_BOOL SingleEnable)
{
 80093b4:	b590      	push	{r4, r7, lr}
 80093b6:	b085      	sub	sp, #20
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	4603      	mov	r3, r0
 80093bc:	460a      	mov	r2, r1
 80093be:	71fb      	strb	r3, [r7, #7]
 80093c0:	4613      	mov	r3, r2
 80093c2:	71bb      	strb	r3, [r7, #6]
	SCH_U16 index,index0;
	AudioMute(HARDON);
 80093c4:	2002      	movs	r0, #2
 80093c6:	f004 f949 	bl	800d65c <AudioMute>
	TurnOff_REM_EN;
	if(MixEnable)
 80093ca:	79fb      	ldrb	r3, [r7, #7]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d017      	beq.n	8009400 <Dsp_Updata+0x4c>
	{
		for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 80093d0:	2301      	movs	r3, #1
 80093d2:	81fb      	strh	r3, [r7, #14]
 80093d4:	e011      	b.n	80093fa <Dsp_Updata+0x46>
		{
			Dsp_Mix_Mixer(index,&App_Dsp.Dsp_Data.MixData[index][1]);
 80093d6:	89fb      	ldrh	r3, [r7, #14]
 80093d8:	b2d8      	uxtb	r0, r3
 80093da:	89fa      	ldrh	r2, [r7, #14]
 80093dc:	4613      	mov	r3, r2
 80093de:	009b      	lsls	r3, r3, #2
 80093e0:	4413      	add	r3, r2
 80093e2:	005b      	lsls	r3, r3, #1
 80093e4:	4413      	add	r3, r2
 80093e6:	3349      	adds	r3, #73	; 0x49
 80093e8:	4a60      	ldr	r2, [pc, #384]	; (800956c <Dsp_Updata+0x1b8>)
 80093ea:	4413      	add	r3, r2
 80093ec:	3304      	adds	r3, #4
 80093ee:	4619      	mov	r1, r3
 80093f0:	f002 fb0e 	bl	800ba10 <Dsp_Mix_Mixer>
		for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 80093f4:	89fb      	ldrh	r3, [r7, #14]
 80093f6:	3301      	adds	r3, #1
 80093f8:	81fb      	strh	r3, [r7, #14]
 80093fa:	89fb      	ldrh	r3, [r7, #14]
 80093fc:	2b08      	cmp	r3, #8
 80093fe:	d9ea      	bls.n	80093d6 <Dsp_Updata+0x22>
		}
	}
	Dsp_Mix_Input(150);
 8009400:	2096      	movs	r0, #150	; 0x96
 8009402:	f002 fb7b 	bl	800bafc <Dsp_Mix_Input>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009406:	2300      	movs	r3, #0
 8009408:	81fb      	strh	r3, [r7, #14]
 800940a:	e020      	b.n	800944e <Dsp_Updata+0x9a>
	{
		FeedDog();
 800940c:	f004 fd22 	bl	800de54 <FeedDog>
		Dsp_GEN_Filter(index,HIGH_PASS_FILTER,&App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER]);
 8009410:	89fb      	ldrh	r3, [r7, #14]
 8009412:	b2d8      	uxtb	r0, r3
 8009414:	89fa      	ldrh	r2, [r7, #14]
 8009416:	4613      	mov	r3, r2
 8009418:	005b      	lsls	r3, r3, #1
 800941a:	4413      	add	r3, r2
 800941c:	00db      	lsls	r3, r3, #3
 800941e:	33b0      	adds	r3, #176	; 0xb0
 8009420:	4a52      	ldr	r2, [pc, #328]	; (800956c <Dsp_Updata+0x1b8>)
 8009422:	4413      	add	r3, r2
 8009424:	461a      	mov	r2, r3
 8009426:	2100      	movs	r1, #0
 8009428:	f001 ff8e 	bl	800b348 <Dsp_GEN_Filter>
		Dsp_GEN_Filter(index,LOW_PASS_FILTER, &App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER]);
 800942c:	89fb      	ldrh	r3, [r7, #14]
 800942e:	b2d8      	uxtb	r0, r3
 8009430:	89fa      	ldrh	r2, [r7, #14]
 8009432:	4613      	mov	r3, r2
 8009434:	005b      	lsls	r3, r3, #1
 8009436:	4413      	add	r3, r2
 8009438:	00db      	lsls	r3, r3, #3
 800943a:	33bc      	adds	r3, #188	; 0xbc
 800943c:	4a4b      	ldr	r2, [pc, #300]	; (800956c <Dsp_Updata+0x1b8>)
 800943e:	4413      	add	r3, r2
 8009440:	461a      	mov	r2, r3
 8009442:	2101      	movs	r1, #1
 8009444:	f001 ff80 	bl	800b348 <Dsp_GEN_Filter>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009448:	89fb      	ldrh	r3, [r7, #14]
 800944a:	3301      	adds	r3, #1
 800944c:	81fb      	strh	r3, [r7, #14]
 800944e:	89fb      	ldrh	r3, [r7, #14]
 8009450:	2b07      	cmp	r3, #7
 8009452:	d9db      	bls.n	800940c <Dsp_Updata+0x58>
	}
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 8009454:	2301      	movs	r3, #1
 8009456:	81fb      	strh	r3, [r7, #14]
 8009458:	e00d      	b.n	8009476 <Dsp_Updata+0xc2>
	{
		Dsp_Delay(index,App_Dsp.Dsp_Data.DelayData[index]);
 800945a:	89fb      	ldrh	r3, [r7, #14]
 800945c:	b2d8      	uxtb	r0, r3
 800945e:	89fb      	ldrh	r3, [r7, #14]
 8009460:	4a42      	ldr	r2, [pc, #264]	; (800956c <Dsp_Updata+0x1b8>)
 8009462:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 8009466:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800946a:	4619      	mov	r1, r3
 800946c:	f7ff feaa 	bl	80091c4 <Dsp_Delay>
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 8009470:	89fb      	ldrh	r3, [r7, #14]
 8009472:	3301      	adds	r3, #1
 8009474:	81fb      	strh	r3, [r7, #14]
 8009476:	89fb      	ldrh	r3, [r7, #14]
 8009478:	2b08      	cmp	r3, #8
 800947a:	d9ee      	bls.n	800945a <Dsp_Updata+0xa6>
	}
	if(SingleEnable)
 800947c:	79bb      	ldrb	r3, [r7, #6]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d014      	beq.n	80094ac <Dsp_Updata+0xf8>
	{
		for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 8009482:	2300      	movs	r3, #0
 8009484:	81fb      	strh	r3, [r7, #14]
 8009486:	e00e      	b.n	80094a6 <Dsp_Updata+0xf2>
		{
			Dsp_Single(index,App_Dsp.Dsp_Data.SingleData[index]);
 8009488:	89fb      	ldrh	r3, [r7, #14]
 800948a:	b2d8      	uxtb	r0, r3
 800948c:	89fb      	ldrh	r3, [r7, #14]
 800948e:	4a37      	ldr	r2, [pc, #220]	; (800956c <Dsp_Updata+0x1b8>)
 8009490:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 8009494:	005b      	lsls	r3, r3, #1
 8009496:	4413      	add	r3, r2
 8009498:	885b      	ldrh	r3, [r3, #2]
 800949a:	4619      	mov	r1, r3
 800949c:	f002 fdc0 	bl	800c020 <Dsp_Single>
		for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 80094a0:	89fb      	ldrh	r3, [r7, #14]
 80094a2:	3301      	adds	r3, #1
 80094a4:	81fb      	strh	r3, [r7, #14]
 80094a6:	89fb      	ldrh	r3, [r7, #14]
 80094a8:	2b08      	cmp	r3, #8
 80094aa:	d9ed      	bls.n	8009488 <Dsp_Updata+0xd4>
		}
	}
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 80094ac:	2300      	movs	r3, #0
 80094ae:	81fb      	strh	r3, [r7, #14]
 80094b0:	e00c      	b.n	80094cc <Dsp_Updata+0x118>
	{
		Dsp_Mute_Direct(index,App_Dsp.Dsp_Data.Mute[index]);
 80094b2:	89fb      	ldrh	r3, [r7, #14]
 80094b4:	b2d8      	uxtb	r0, r3
 80094b6:	89fb      	ldrh	r3, [r7, #14]
 80094b8:	4a2c      	ldr	r2, [pc, #176]	; (800956c <Dsp_Updata+0x1b8>)
 80094ba:	4413      	add	r3, r2
 80094bc:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 80094c0:	4619      	mov	r1, r3
 80094c2:	f002 ff17 	bl	800c2f4 <Dsp_Mute_Direct>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 80094c6:	89fb      	ldrh	r3, [r7, #14]
 80094c8:	3301      	adds	r3, #1
 80094ca:	81fb      	strh	r3, [r7, #14]
 80094cc:	89fb      	ldrh	r3, [r7, #14]
 80094ce:	2b08      	cmp	r3, #8
 80094d0:	d9ef      	bls.n	80094b2 <Dsp_Updata+0xfe>
	}
	for(index=0;index<(DSP_OUTPUT_CNT+1);index++)
 80094d2:	2300      	movs	r3, #0
 80094d4:	81fb      	strh	r3, [r7, #14]
 80094d6:	e00c      	b.n	80094f2 <Dsp_Updata+0x13e>
	{
		Dsp_OutPutChl(index,App_Dsp.Dsp_Data.OutPutChl[index]);
 80094d8:	89fb      	ldrh	r3, [r7, #14]
 80094da:	b2d8      	uxtb	r0, r3
 80094dc:	89fb      	ldrh	r3, [r7, #14]
 80094de:	4a23      	ldr	r2, [pc, #140]	; (800956c <Dsp_Updata+0x1b8>)
 80094e0:	4413      	add	r3, r2
 80094e2:	f893 3da1 	ldrb.w	r3, [r3, #3489]	; 0xda1
 80094e6:	4619      	mov	r1, r3
 80094e8:	f7ff fec0 	bl	800926c <Dsp_OutPutChl>
	for(index=0;index<(DSP_OUTPUT_CNT+1);index++)
 80094ec:	89fb      	ldrh	r3, [r7, #14]
 80094ee:	3301      	adds	r3, #1
 80094f0:	81fb      	strh	r3, [r7, #14]
 80094f2:	89fb      	ldrh	r3, [r7, #14]
 80094f4:	2b08      	cmp	r3, #8
 80094f6:	d9ef      	bls.n	80094d8 <Dsp_Updata+0x124>
	}
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 80094f8:	2300      	movs	r3, #0
 80094fa:	81fb      	strh	r3, [r7, #14]
 80094fc:	e025      	b.n	800954a <Dsp_Updata+0x196>
	{
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 80094fe:	2300      	movs	r3, #0
 8009500:	81bb      	strh	r3, [r7, #12]
 8009502:	e01c      	b.n	800953e <Dsp_Updata+0x18a>
		{
			FeedDog();
 8009504:	f004 fca6 	bl	800de54 <FeedDog>
			Dsp_EQ_Set(index,(EQ_NUM_T)index0,&App_Dsp.Dsp_Data.EQ_Data[index][index0]);
 8009508:	89fb      	ldrh	r3, [r7, #14]
 800950a:	b2d8      	uxtb	r0, r3
 800950c:	89bb      	ldrh	r3, [r7, #12]
 800950e:	b2dc      	uxtb	r4, r3
 8009510:	89f9      	ldrh	r1, [r7, #14]
 8009512:	89bb      	ldrh	r3, [r7, #12]
 8009514:	461a      	mov	r2, r3
 8009516:	0052      	lsls	r2, r2, #1
 8009518:	441a      	add	r2, r3
 800951a:	0093      	lsls	r3, r2, #2
 800951c:	461a      	mov	r2, r3
 800951e:	460b      	mov	r3, r1
 8009520:	005b      	lsls	r3, r3, #1
 8009522:	440b      	add	r3, r1
 8009524:	01db      	lsls	r3, r3, #7
 8009526:	4413      	add	r3, r2
 8009528:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800952c:	4a0f      	ldr	r2, [pc, #60]	; (800956c <Dsp_Updata+0x1b8>)
 800952e:	4413      	add	r3, r2
 8009530:	461a      	mov	r2, r3
 8009532:	4621      	mov	r1, r4
 8009534:	f000 fc60 	bl	8009df8 <Dsp_EQ_Set>
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 8009538:	89bb      	ldrh	r3, [r7, #12]
 800953a:	3301      	adds	r3, #1
 800953c:	81bb      	strh	r3, [r7, #12]
 800953e:	89bb      	ldrh	r3, [r7, #12]
 8009540:	2b1f      	cmp	r3, #31
 8009542:	d9df      	bls.n	8009504 <Dsp_Updata+0x150>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009544:	89fb      	ldrh	r3, [r7, #14]
 8009546:	3301      	adds	r3, #1
 8009548:	81fb      	strh	r3, [r7, #14]
 800954a:	89fb      	ldrh	r3, [r7, #14]
 800954c:	2b07      	cmp	r3, #7
 800954e:	d9d6      	bls.n	80094fe <Dsp_Updata+0x14a>
		}
	}
	CheckVol();
 8009550:	f002 fe32 	bl	800c1b8 <CheckVol>
	if(SysPower.nPowerState == POWER_NORMAL_RUN)
 8009554:	4b06      	ldr	r3, [pc, #24]	; (8009570 <Dsp_Updata+0x1bc>)
 8009556:	781b      	ldrb	r3, [r3, #0]
 8009558:	2b06      	cmp	r3, #6
 800955a:	d102      	bne.n	8009562 <Dsp_Updata+0x1ae>
	{
		AudioMute(HARDOFF);
 800955c:	2003      	movs	r0, #3
 800955e:	f004 f87d 	bl	800d65c <AudioMute>
		///TurnOn_REM_EN;
	}
}
 8009562:	bf00      	nop
 8009564:	3714      	adds	r7, #20
 8009566:	46bd      	mov	sp, r7
 8009568:	bd90      	pop	{r4, r7, pc}
 800956a:	bf00      	nop
 800956c:	20002c34 	.word	0x20002c34
 8009570:	20003a88 	.word	0x20003a88

08009574 <Dsp_Data_Reset>:
///=======================================================================================Dsp END=======
void Dsp_Data_Reset(void)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	af00      	add	r7, sp, #0
	App_Dsp.DspNum = 0x00;
 8009578:	4b0d      	ldr	r3, [pc, #52]	; (80095b0 <Dsp_Data_Reset+0x3c>)
 800957a:	2200      	movs	r2, #0
 800957c:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
	Flash_Set_DspNum();
 8009580:	f7ff fdc0 	bl	8009104 <Flash_Set_DspNum>
	DspDataInit(ENABLE,ENABLE);
 8009584:	2101      	movs	r1, #1
 8009586:	2001      	movs	r0, #1
 8009588:	f7ff fef2 	bl	8009370 <DspDataInit>
	Dsp_Updata(ENABLE,ENABLE);
 800958c:	2101      	movs	r1, #1
 800958e:	2001      	movs	r0, #1
 8009590:	f7ff ff10 	bl	80093b4 <Dsp_Updata>
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 8009594:	2200      	movs	r2, #0
 8009596:	210a      	movs	r1, #10
 8009598:	2003      	movs	r0, #3
 800959a:	f004 fef1 	bl	800e380 <PostMessage>
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///刷新
 800959e:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 80095a2:	210a      	movs	r1, #10
 80095a4:	2003      	movs	r0, #3
 80095a6:	f004 feeb 	bl	800e380 <PostMessage>
}
 80095aa:	bf00      	nop
 80095ac:	bd80      	pop	{r7, pc}
 80095ae:	bf00      	nop
 80095b0:	20002c34 	.word	0x20002c34

080095b4 <Dsp_ON>:
	}
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///刷新
}
void Dsp_ON(void)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	af00      	add	r7, sp, #0
	App_Dsp.DSP_Updata_State = Flash_TO_Curr;
 80095b8:	4b11      	ldr	r3, [pc, #68]	; (8009600 <Dsp_ON+0x4c>)
 80095ba:	2202      	movs	r2, #2
 80095bc:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
	App_Dsp.DspUpdataNum = App_Dsp.DspNum;
 80095c0:	4b0f      	ldr	r3, [pc, #60]	; (8009600 <Dsp_ON+0x4c>)
 80095c2:	f893 2df1 	ldrb.w	r2, [r3, #3569]	; 0xdf1
 80095c6:	4b0e      	ldr	r3, [pc, #56]	; (8009600 <Dsp_ON+0x4c>)
 80095c8:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x02,0x00));	
 80095cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80095d0:	210a      	movs	r1, #10
 80095d2:	2003      	movs	r0, #3
 80095d4:	f004 fed4 	bl	800e380 <PostMessage>
	
	Dsp_Mute(7,1);/*turn off channel 7,8*/
 80095d8:	2101      	movs	r1, #1
 80095da:	2007      	movs	r0, #7
 80095dc:	f002 fe68 	bl	800c2b0 <Dsp_Mute>
	Dsp_Mute(8,1);
 80095e0:	2101      	movs	r1, #1
 80095e2:	2008      	movs	r0, #8
 80095e4:	f002 fe64 	bl	800c2b0 <Dsp_Mute>
	App_Dsp.Dsp_Data.Mute[7] = App_Dsp.Dsp_Data.Mute[8]=1;
 80095e8:	4b05      	ldr	r3, [pc, #20]	; (8009600 <Dsp_ON+0x4c>)
 80095ea:	2201      	movs	r2, #1
 80095ec:	f883 2da0 	strb.w	r2, [r3, #3488]	; 0xda0
 80095f0:	4b03      	ldr	r3, [pc, #12]	; (8009600 <Dsp_ON+0x4c>)
 80095f2:	f893 2da0 	ldrb.w	r2, [r3, #3488]	; 0xda0
 80095f6:	4b02      	ldr	r3, [pc, #8]	; (8009600 <Dsp_ON+0x4c>)
 80095f8:	f883 2d9f 	strb.w	r2, [r3, #3487]	; 0xd9f
}
 80095fc:	bf00      	nop
 80095fe:	bd80      	pop	{r7, pc}
 8009600:	20002c34 	.word	0x20002c34

08009604 <Dsp_OFF>:
void Dsp_OFF(void)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b082      	sub	sp, #8
 8009608:	af00      	add	r7, sp, #0
	SCH_U16 index;
	DspDataInit(DISABLE,DISABLE);
 800960a:	2100      	movs	r1, #0
 800960c:	2000      	movs	r0, #0
 800960e:	f7ff feaf 	bl	8009370 <DspDataInit>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009612:	2300      	movs	r3, #0
 8009614:	80fb      	strh	r3, [r7, #6]
 8009616:	e016      	b.n	8009646 <Dsp_OFF+0x42>
	{
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.byte = 0x00;
 8009618:	88fa      	ldrh	r2, [r7, #6]
 800961a:	4924      	ldr	r1, [pc, #144]	; (80096ac <Dsp_OFF+0xa8>)
 800961c:	4613      	mov	r3, r2
 800961e:	005b      	lsls	r3, r3, #1
 8009620:	4413      	add	r3, r2
 8009622:	00db      	lsls	r3, r3, #3
 8009624:	440b      	add	r3, r1
 8009626:	33b0      	adds	r3, #176	; 0xb0
 8009628:	2200      	movs	r2, #0
 800962a:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.byte  = 0x00;
 800962c:	88fa      	ldrh	r2, [r7, #6]
 800962e:	491f      	ldr	r1, [pc, #124]	; (80096ac <Dsp_OFF+0xa8>)
 8009630:	4613      	mov	r3, r2
 8009632:	005b      	lsls	r3, r3, #1
 8009634:	4413      	add	r3, r2
 8009636:	00db      	lsls	r3, r3, #3
 8009638:	440b      	add	r3, r1
 800963a:	33bc      	adds	r3, #188	; 0xbc
 800963c:	2200      	movs	r2, #0
 800963e:	701a      	strb	r2, [r3, #0]
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009640:	88fb      	ldrh	r3, [r7, #6]
 8009642:	3301      	adds	r3, #1
 8009644:	80fb      	strh	r3, [r7, #6]
 8009646:	88fb      	ldrh	r3, [r7, #6]
 8009648:	2b07      	cmp	r3, #7
 800964a:	d9e5      	bls.n	8009618 <Dsp_OFF+0x14>
	}
	Dsp_Mute(7,0);/*turn off channel 7,8*/
 800964c:	2100      	movs	r1, #0
 800964e:	2007      	movs	r0, #7
 8009650:	f002 fe2e 	bl	800c2b0 <Dsp_Mute>
	Dsp_Mute(8,0);
 8009654:	2100      	movs	r1, #0
 8009656:	2008      	movs	r0, #8
 8009658:	f002 fe2a 	bl	800c2b0 <Dsp_Mute>
	App_Dsp.Dsp_Data.Mute[7] = App_Dsp.Dsp_Data.Mute[8]=0;
 800965c:	4b13      	ldr	r3, [pc, #76]	; (80096ac <Dsp_OFF+0xa8>)
 800965e:	2200      	movs	r2, #0
 8009660:	f883 2da0 	strb.w	r2, [r3, #3488]	; 0xda0
 8009664:	4b11      	ldr	r3, [pc, #68]	; (80096ac <Dsp_OFF+0xa8>)
 8009666:	f893 2da0 	ldrb.w	r2, [r3, #3488]	; 0xda0
 800966a:	4b10      	ldr	r3, [pc, #64]	; (80096ac <Dsp_OFF+0xa8>)
 800966c:	f883 2d9f 	strb.w	r2, [r3, #3487]	; 0xd9f
	
	Dsp_Updata(DISABLE,DISABLE);
 8009670:	2100      	movs	r1, #0
 8009672:	2000      	movs	r0, #0
 8009674:	f7ff fe9e 	bl	80093b4 <Dsp_Updata>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009678:	2300      	movs	r3, #0
 800967a:	80fb      	strh	r3, [r7, #6]
 800967c:	e00c      	b.n	8009698 <Dsp_OFF+0x94>
	{
		FeedDog();
 800967e:	f004 fbe9 	bl	800de54 <FeedDog>
		Dsp_EQ_Direct(index+1,SCH_ENABLE);
 8009682:	88fb      	ldrh	r3, [r7, #6]
 8009684:	b2db      	uxtb	r3, r3
 8009686:	3301      	adds	r3, #1
 8009688:	b2db      	uxtb	r3, r3
 800968a:	2101      	movs	r1, #1
 800968c:	4618      	mov	r0, r3
 800968e:	f000 fcb9 	bl	800a004 <Dsp_EQ_Direct>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009692:	88fb      	ldrh	r3, [r7, #6]
 8009694:	3301      	adds	r3, #1
 8009696:	80fb      	strh	r3, [r7, #6]
 8009698:	88fb      	ldrh	r3, [r7, #6]
 800969a:	2b07      	cmp	r3, #7
 800969c:	d9ef      	bls.n	800967e <Dsp_OFF+0x7a>
	}
	Dsp_Mix_Input(146);
 800969e:	2092      	movs	r0, #146	; 0x92
 80096a0:	f002 fa2c 	bl	800bafc <Dsp_Mix_Input>
}
 80096a4:	bf00      	nop
 80096a6:	3708      	adds	r7, #8
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}
 80096ac:	20002c34 	.word	0x20002c34

080096b0 <Dsp_PowerOnInit>:
///=====================================================================================
void Dsp_PowerOnInit(void)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	af00      	add	r7, sp, #0
	switch(App_Dsp.DspPwrState)
 80096b4:	4b33      	ldr	r3, [pc, #204]	; (8009784 <Dsp_PowerOnInit+0xd4>)
 80096b6:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 80096ba:	2b05      	cmp	r3, #5
 80096bc:	d85c      	bhi.n	8009778 <Dsp_PowerOnInit+0xc8>
 80096be:	a201      	add	r2, pc, #4	; (adr r2, 80096c4 <Dsp_PowerOnInit+0x14>)
 80096c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096c4:	08009779 	.word	0x08009779
 80096c8:	080096dd 	.word	0x080096dd
 80096cc:	08009721 	.word	0x08009721
 80096d0:	08009779 	.word	0x08009779
 80096d4:	08009765 	.word	0x08009765
 80096d8:	0800976f 	.word	0x0800976f
	{
		case DSP_INIT_IDLE:
			break;
		case DSP_POWER_EN:
			default_download_IC_1();
 80096dc:	f7ff fabc 	bl	8008c58 <default_download_IC_1>
			Flash_Get_DspNum();
 80096e0:	f7ff fcf8 	bl	80090d4 <Flash_Get_DspNum>
			if(App_Dsp.DspNum)
 80096e4:	4b27      	ldr	r3, [pc, #156]	; (8009784 <Dsp_PowerOnInit+0xd4>)
 80096e6:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d00a      	beq.n	8009704 <Dsp_PowerOnInit+0x54>
			{
				App_Dsp.DSP_Updata_State = Flash_TO_Curr;
 80096ee:	4b25      	ldr	r3, [pc, #148]	; (8009784 <Dsp_PowerOnInit+0xd4>)
 80096f0:	2202      	movs	r2, #2
 80096f2:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspUpdataNum = App_Dsp.DspNum;
 80096f6:	4b23      	ldr	r3, [pc, #140]	; (8009784 <Dsp_PowerOnInit+0xd4>)
 80096f8:	f893 2df1 	ldrb.w	r2, [r3, #3569]	; 0xdf1
 80096fc:	4b21      	ldr	r3, [pc, #132]	; (8009784 <Dsp_PowerOnInit+0xd4>)
 80096fe:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
 8009702:	e008      	b.n	8009716 <Dsp_PowerOnInit+0x66>
			}
			else
			{
				Dsp_Updata(ENABLE,ENABLE);
 8009704:	2101      	movs	r1, #1
 8009706:	2001      	movs	r0, #1
 8009708:	f7ff fe54 	bl	80093b4 <Dsp_Updata>
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800970c:	2200      	movs	r2, #0
 800970e:	210a      	movs	r1, #10
 8009710:	2003      	movs	r0, #3
 8009712:	f004 fe35 	bl	800e380 <PostMessage>
			}
			App_Dsp.DspPwrState = DSP_INIT;
 8009716:	4b1b      	ldr	r3, [pc, #108]	; (8009784 <Dsp_PowerOnInit+0xd4>)
 8009718:	2202      	movs	r2, #2
 800971a:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800971e:	e02e      	b.n	800977e <Dsp_PowerOnInit+0xce>
		case DSP_INIT:
			if(App_Dsp.DSP_Updata_State == UpData_Idle)
 8009720:	4b18      	ldr	r3, [pc, #96]	; (8009784 <Dsp_PowerOnInit+0xd4>)
 8009722:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 8009726:	2b00      	cmp	r3, #0
 8009728:	d128      	bne.n	800977c <Dsp_PowerOnInit+0xcc>
			{
				App_Dsp.DSP_Updata_State = Load_Mode_Name;
 800972a:	4b16      	ldr	r3, [pc, #88]	; (8009784 <Dsp_PowerOnInit+0xd4>)
 800972c:	2205      	movs	r2, #5
 800972e:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				///PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
				if(/*BtSPPCONFlag || BtGATTCONFlag || */!PCSTATFlag)
 8009732:	4b15      	ldr	r3, [pc, #84]	; (8009788 <Dsp_PowerOnInit+0xd8>)
 8009734:	781b      	ldrb	r3, [r3, #0]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d10f      	bne.n	800975a <Dsp_PowerOnInit+0xaa>
				{
				PostMessage(BT_MODULE,M2A_SYS_CMD, M2A_MCU_VER);
 800973a:	2203      	movs	r2, #3
 800973c:	2101      	movs	r1, #1
 800973e:	2003      	movs	r0, #3
 8009740:	f004 fe1e 	bl	800e380 <PostMessage>

				if(App_Dsp.DspNum==0x00)
 8009744:	4b0f      	ldr	r3, [pc, #60]	; (8009784 <Dsp_PowerOnInit+0xd4>)
 8009746:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800974a:	2b00      	cmp	r3, #0
 800974c:	d105      	bne.n	800975a <Dsp_PowerOnInit+0xaa>
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///刷新
 800974e:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 8009752:	210a      	movs	r1, #10
 8009754:	2003      	movs	r0, #3
 8009756:	f004 fe13 	bl	800e380 <PostMessage>
			  }
				App_Dsp.DspPwrState = DSP_NORMAL;
 800975a:	4b0a      	ldr	r3, [pc, #40]	; (8009784 <Dsp_PowerOnInit+0xd4>)
 800975c:	2203      	movs	r2, #3
 800975e:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			}
			break;
 8009762:	e00b      	b.n	800977c <Dsp_PowerOnInit+0xcc>
		case DSP_NORMAL:
			break; 
		case DSP_CLOSE:
			///App_Dsp.DSP_Updata_State = Store_Mode_Name;
			App_Dsp.DspPwrState = DSP_POWER_DIS;
 8009764:	4b07      	ldr	r3, [pc, #28]	; (8009784 <Dsp_PowerOnInit+0xd4>)
 8009766:	2205      	movs	r2, #5
 8009768:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800976c:	e007      	b.n	800977e <Dsp_PowerOnInit+0xce>
		case DSP_POWER_DIS:
			App_Dsp.DspPwrState = DSP_INIT_IDLE;
 800976e:	4b05      	ldr	r3, [pc, #20]	; (8009784 <Dsp_PowerOnInit+0xd4>)
 8009770:	2200      	movs	r2, #0
 8009772:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 8009776:	e002      	b.n	800977e <Dsp_PowerOnInit+0xce>
		default:break;
 8009778:	bf00      	nop
 800977a:	e000      	b.n	800977e <Dsp_PowerOnInit+0xce>
			break;
 800977c:	bf00      	nop
	}
}
 800977e:	bf00      	nop
 8009780:	bd80      	pop	{r7, pc}
 8009782:	bf00      	nop
 8009784:	20002c34 	.word	0x20002c34
 8009788:	20002871 	.word	0x20002871

0800978c <TASK_Dsp_Pro>:
	DspModeNameInit();
	DspDataInit(ENABLE,ENABLE);
}
///===================================================================================
void TASK_Dsp_Pro(void)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	af00      	add	r7, sp, #0
	Dsp_PowerOnInit();
 8009790:	f7ff ff8e 	bl	80096b0 <Dsp_PowerOnInit>
	Dsp_EQ_Left_Req();
 8009794:	f000 fc9e 	bl	800a0d4 <Dsp_EQ_Left_Req>
	Dsp_EQ_Right_Req();
 8009798:	f000 fd66 	bl	800a268 <Dsp_EQ_Right_Req>
	Dsp_StoreLoadPro();
 800979c:	f002 ffbc 	bl	800c718 <Dsp_StoreLoadPro>
	Dsp_Info_Det();
 80097a0:	f002 fb04 	bl	800bdac <Dsp_Info_Det>
	///M2D_TxService();
}
 80097a4:	bf00      	nop
 80097a6:	bd80      	pop	{r7, pc}

080097a8 <DSP_IO_Init>:
**  Created on	: 20171220
**  Description	:
**  Return		: 
********************************************************************************/
void DSP_IO_Init(void)
{///===
 80097a8:	b480      	push	{r7}
 80097aa:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_DSP_RESET_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_REM_EN_CTL,    GPIO_PinOutput);
	//GPIO_PinInit(SPI_DSP_SS,         GPIO_PinOutput);
	//DSP_SS_HIGH();
}
 80097ac:	bf00      	nop
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bc80      	pop	{r7}
 80097b2:	4770      	bx	lr

080097b4 <SIGMA_READ>:
**  Created on	: 20190402
**  Description	: 锟斤拷写
**  Return		: 
********************************************************************************/
void SIGMA_READ(SCH_U8 devAddress, SCH_U16 address, SCH_U8 *pData)
{
 80097b4:	b590      	push	{r4, r7, lr}
 80097b6:	b085      	sub	sp, #20
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	4603      	mov	r3, r0
 80097bc:	603a      	str	r2, [r7, #0]
 80097be:	71fb      	strb	r3, [r7, #7]
 80097c0:	460b      	mov	r3, r1
 80097c2:	80bb      	strh	r3, [r7, #4]
	SCH_U8 length = 4;
 80097c4:	2304      	movs	r3, #4
 80097c6:	73fb      	strb	r3, [r7, #15]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 80097c8:	79fb      	ldrb	r3, [r7, #7]
 80097ca:	4619      	mov	r1, r3
 80097cc:	2000      	movs	r0, #0
 80097ce:	f004 fc77 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 80097d2:	88bb      	ldrh	r3, [r7, #4]
 80097d4:	0a1b      	lsrs	r3, r3, #8
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	b2db      	uxtb	r3, r3
 80097da:	4619      	mov	r1, r3
 80097dc:	2000      	movs	r0, #0
 80097de:	f004 fc6f 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 80097e2:	88bb      	ldrh	r3, [r7, #4]
 80097e4:	b2db      	uxtb	r3, r3
 80097e6:	4619      	mov	r1, r3
 80097e8:	2000      	movs	r0, #0
 80097ea:	f004 fc69 	bl	800e0c0 <SPI_RW>
	while(length--)
 80097ee:	e008      	b.n	8009802 <SIGMA_READ+0x4e>
	{
		*pData++ = SPI_RW(Spi_DSP,0xFF);
 80097f0:	683c      	ldr	r4, [r7, #0]
 80097f2:	1c63      	adds	r3, r4, #1
 80097f4:	603b      	str	r3, [r7, #0]
 80097f6:	21ff      	movs	r1, #255	; 0xff
 80097f8:	2000      	movs	r0, #0
 80097fa:	f004 fc61 	bl	800e0c0 <SPI_RW>
 80097fe:	4603      	mov	r3, r0
 8009800:	7023      	strb	r3, [r4, #0]
	while(length--)
 8009802:	7bfb      	ldrb	r3, [r7, #15]
 8009804:	1e5a      	subs	r2, r3, #1
 8009806:	73fa      	strb	r2, [r7, #15]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d1f1      	bne.n	80097f0 <SIGMA_READ+0x3c>
	}
	DSP_SS_HIGH();
}
 800980c:	bf00      	nop
 800980e:	3714      	adds	r7, #20
 8009810:	46bd      	mov	sp, r7
 8009812:	bd90      	pop	{r4, r7, pc}

08009814 <SIGMA_WRITE>:
void SIGMA_WRITE(SCH_U8 devAddress, SCH_U16 address, SCH_U8 *pData)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b084      	sub	sp, #16
 8009818:	af00      	add	r7, sp, #0
 800981a:	4603      	mov	r3, r0
 800981c:	603a      	str	r2, [r7, #0]
 800981e:	71fb      	strb	r3, [r7, #7]
 8009820:	460b      	mov	r3, r1
 8009822:	80bb      	strh	r3, [r7, #4]
	SCH_U8 length = 4;
 8009824:	2304      	movs	r3, #4
 8009826:	73fb      	strb	r3, [r7, #15]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 8009828:	79fb      	ldrb	r3, [r7, #7]
 800982a:	4619      	mov	r1, r3
 800982c:	2000      	movs	r0, #0
 800982e:	f004 fc47 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 8009832:	88bb      	ldrh	r3, [r7, #4]
 8009834:	0a1b      	lsrs	r3, r3, #8
 8009836:	b29b      	uxth	r3, r3
 8009838:	b2db      	uxtb	r3, r3
 800983a:	4619      	mov	r1, r3
 800983c:	2000      	movs	r0, #0
 800983e:	f004 fc3f 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 8009842:	88bb      	ldrh	r3, [r7, #4]
 8009844:	b2db      	uxtb	r3, r3
 8009846:	4619      	mov	r1, r3
 8009848:	2000      	movs	r0, #0
 800984a:	f004 fc39 	bl	800e0c0 <SPI_RW>
	while(length--)
 800984e:	e007      	b.n	8009860 <SIGMA_WRITE+0x4c>
	{
		SPI_RW(Spi_DSP,*pData++);
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	1c5a      	adds	r2, r3, #1
 8009854:	603a      	str	r2, [r7, #0]
 8009856:	781b      	ldrb	r3, [r3, #0]
 8009858:	4619      	mov	r1, r3
 800985a:	2000      	movs	r0, #0
 800985c:	f004 fc30 	bl	800e0c0 <SPI_RW>
	while(length--)
 8009860:	7bfb      	ldrb	r3, [r7, #15]
 8009862:	1e5a      	subs	r2, r3, #1
 8009864:	73fa      	strb	r2, [r7, #15]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d1f2      	bne.n	8009850 <SIGMA_WRITE+0x3c>
	}
	DSP_SS_HIGH();
	SysWaitUs(50);
 800986a:	2032      	movs	r0, #50	; 0x32
 800986c:	f004 fcfa 	bl	800e264 <SysWaitUs>
}
 8009870:	bf00      	nop
 8009872:	3710      	adds	r7, #16
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <SIGMA_SAFELOAD_WRITE_REGISTER>:
**  Created on	: 20190402
**  Description	: 锟斤拷全写
**  Return		: 
********************************************************************************/
void SIGMA_SAFELOAD_WRITE_REGISTER(SCH_U8 devAddress, SCH_U16 address, SCH_U16 length, SCH_U8 *pData)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b086      	sub	sp, #24
 800987c:	af00      	add	r7, sp, #0
 800987e:	607b      	str	r3, [r7, #4]
 8009880:	4603      	mov	r3, r0
 8009882:	73fb      	strb	r3, [r7, #15]
 8009884:	460b      	mov	r3, r1
 8009886:	81bb      	strh	r3, [r7, #12]
 8009888:	4613      	mov	r3, r2
 800988a:	817b      	strh	r3, [r7, #10]
	SCH_U8 spiBuff[4];
	SCH_U8 index;
	for(index=0;index<length;index++)
 800988c:	2300      	movs	r3, #0
 800988e:	75fb      	strb	r3, [r7, #23]
 8009890:	e00f      	b.n	80098b2 <SIGMA_SAFELOAD_WRITE_REGISTER+0x3a>
	{
		SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_DATA_SAFELOAD0_ADDR+index,  pData);
 8009892:	7dfb      	ldrb	r3, [r7, #23]
 8009894:	b29b      	uxth	r3, r3
 8009896:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800989a:	b299      	uxth	r1, r3
 800989c:	7bfb      	ldrb	r3, [r7, #15]
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	4618      	mov	r0, r3
 80098a2:	f7ff ffb7 	bl	8009814 <SIGMA_WRITE>
		pData+=4;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	3304      	adds	r3, #4
 80098aa:	607b      	str	r3, [r7, #4]
	for(index=0;index<length;index++)
 80098ac:	7dfb      	ldrb	r3, [r7, #23]
 80098ae:	3301      	adds	r3, #1
 80098b0:	75fb      	strb	r3, [r7, #23]
 80098b2:	7dfb      	ldrb	r3, [r7, #23]
 80098b4:	b29b      	uxth	r3, r3
 80098b6:	897a      	ldrh	r2, [r7, #10]
 80098b8:	429a      	cmp	r2, r3
 80098ba:	d8ea      	bhi.n	8009892 <SIGMA_SAFELOAD_WRITE_REGISTER+0x1a>
	}
	spiBuff[0] = 0x00;
 80098bc:	2300      	movs	r3, #0
 80098be:	743b      	strb	r3, [r7, #16]
	spiBuff[1] = 0x00;
 80098c0:	2300      	movs	r3, #0
 80098c2:	747b      	strb	r3, [r7, #17]
	spiBuff[2] = address>>8;
 80098c4:	89bb      	ldrh	r3, [r7, #12]
 80098c6:	0a1b      	lsrs	r3, r3, #8
 80098c8:	b29b      	uxth	r3, r3
 80098ca:	b2db      	uxtb	r3, r3
 80098cc:	74bb      	strb	r3, [r7, #18]
	spiBuff[3] = address;
 80098ce:	89bb      	ldrh	r3, [r7, #12]
 80098d0:	b2db      	uxtb	r3, r3
 80098d2:	74fb      	strb	r3, [r7, #19]
	SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR,spiBuff);
 80098d4:	f107 0210 	add.w	r2, r7, #16
 80098d8:	7bfb      	ldrb	r3, [r7, #15]
 80098da:	f246 0105 	movw	r1, #24581	; 0x6005
 80098de:	4618      	mov	r0, r3
 80098e0:	f7ff ff98 	bl	8009814 <SIGMA_WRITE>
	spiBuff[0] = 0x00;
 80098e4:	2300      	movs	r3, #0
 80098e6:	743b      	strb	r3, [r7, #16]
	spiBuff[1] = 0x00;
 80098e8:	2300      	movs	r3, #0
 80098ea:	747b      	strb	r3, [r7, #17]
	spiBuff[2] = 0x00;
 80098ec:	2300      	movs	r3, #0
 80098ee:	74bb      	strb	r3, [r7, #18]
	spiBuff[3] = length;
 80098f0:	897b      	ldrh	r3, [r7, #10]
 80098f2:	b2db      	uxtb	r3, r3
 80098f4:	74fb      	strb	r3, [r7, #19]
	SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_NUM_SAFELOAD_ADDR,spiBuff);
 80098f6:	f107 0210 	add.w	r2, r7, #16
 80098fa:	7bfb      	ldrb	r3, [r7, #15]
 80098fc:	f246 0106 	movw	r1, #24582	; 0x6006
 8009900:	4618      	mov	r0, r3
 8009902:	f7ff ff87 	bl	8009814 <SIGMA_WRITE>
	SysWaitUs(50);
 8009906:	2032      	movs	r0, #50	; 0x32
 8009908:	f004 fcac 	bl	800e264 <SysWaitUs>
}
 800990c:	bf00      	nop
 800990e:	3718      	adds	r7, #24
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}

08009914 <SIGMA_WRITE_REGISTER_BLOCK>:
**  Created on	: 20190402
**  Description	: 直锟斤拷写
**  Return		: 
********************************************************************************/
void SIGMA_WRITE_REGISTER_BLOCK(SCH_U8 devAddress, SCH_U16 address, SCH_U16 length, const SCH_U8 *pData)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b084      	sub	sp, #16
 8009918:	af00      	add	r7, sp, #0
 800991a:	607b      	str	r3, [r7, #4]
 800991c:	4603      	mov	r3, r0
 800991e:	73fb      	strb	r3, [r7, #15]
 8009920:	460b      	mov	r3, r1
 8009922:	81bb      	strh	r3, [r7, #12]
 8009924:	4613      	mov	r3, r2
 8009926:	817b      	strh	r3, [r7, #10]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 8009928:	7bfb      	ldrb	r3, [r7, #15]
 800992a:	4619      	mov	r1, r3
 800992c:	2000      	movs	r0, #0
 800992e:	f004 fbc7 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 8009932:	89bb      	ldrh	r3, [r7, #12]
 8009934:	0a1b      	lsrs	r3, r3, #8
 8009936:	b29b      	uxth	r3, r3
 8009938:	b2db      	uxtb	r3, r3
 800993a:	4619      	mov	r1, r3
 800993c:	2000      	movs	r0, #0
 800993e:	f004 fbbf 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 8009942:	89bb      	ldrh	r3, [r7, #12]
 8009944:	b2db      	uxtb	r3, r3
 8009946:	4619      	mov	r1, r3
 8009948:	2000      	movs	r0, #0
 800994a:	f004 fbb9 	bl	800e0c0 <SPI_RW>
	while(length--)
 800994e:	e007      	b.n	8009960 <SIGMA_WRITE_REGISTER_BLOCK+0x4c>
	{
		SPI_RW(Spi_DSP,*pData++);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	1c5a      	adds	r2, r3, #1
 8009954:	607a      	str	r2, [r7, #4]
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	4619      	mov	r1, r3
 800995a:	2000      	movs	r0, #0
 800995c:	f004 fbb0 	bl	800e0c0 <SPI_RW>
	while(length--)
 8009960:	897b      	ldrh	r3, [r7, #10]
 8009962:	1e5a      	subs	r2, r3, #1
 8009964:	817a      	strh	r2, [r7, #10]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d1f2      	bne.n	8009950 <SIGMA_WRITE_REGISTER_BLOCK+0x3c>
	}
	DSP_SS_HIGH();
	SysWaitUs(500);
 800996a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800996e:	f004 fc79 	bl	800e264 <SysWaitUs>
}
 8009972:	bf00      	nop
 8009974:	3710      	adds	r7, #16
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}

0800997a <SIGMA_WRITE_DELAY>:

void SIGMA_WRITE_DELAY(SCH_U8 devAddress, SCH_U16 length, const SCH_U8 *pData)
{
 800997a:	b580      	push	{r7, lr}
 800997c:	b082      	sub	sp, #8
 800997e:	af00      	add	r7, sp, #0
 8009980:	4603      	mov	r3, r0
 8009982:	603a      	str	r2, [r7, #0]
 8009984:	71fb      	strb	r3, [r7, #7]
 8009986:	460b      	mov	r3, r1
 8009988:	80bb      	strh	r3, [r7, #4]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800998a:	79fb      	ldrb	r3, [r7, #7]
 800998c:	4619      	mov	r1, r3
 800998e:	2000      	movs	r0, #0
 8009990:	f004 fb96 	bl	800e0c0 <SPI_RW>
	while(length--)
 8009994:	e007      	b.n	80099a6 <SIGMA_WRITE_DELAY+0x2c>
	{
		SPI_RW(Spi_DSP,*pData++);
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	1c5a      	adds	r2, r3, #1
 800999a:	603a      	str	r2, [r7, #0]
 800999c:	781b      	ldrb	r3, [r3, #0]
 800999e:	4619      	mov	r1, r3
 80099a0:	2000      	movs	r0, #0
 80099a2:	f004 fb8d 	bl	800e0c0 <SPI_RW>
	while(length--)
 80099a6:	88bb      	ldrh	r3, [r7, #4]
 80099a8:	1e5a      	subs	r2, r3, #1
 80099aa:	80ba      	strh	r2, [r7, #4]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d1f2      	bne.n	8009996 <SIGMA_WRITE_DELAY+0x1c>
	}
	DSP_SS_HIGH();
	SysWaitUs(500);
 80099b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80099b4:	f004 fc56 	bl	800e264 <SysWaitUs>
}
 80099b8:	bf00      	nop
 80099ba:	3708      	adds	r7, #8
 80099bc:	46bd      	mov	sp, r7
 80099be:	bd80      	pop	{r7, pc}

080099c0 <Dsp_EQ_Init>:
{
	  20,   25,   32,   40,   50,   63,   80,  100,  125,  160,  200,  250,  315,  400,  500, 630,
	 800, 1000, 1250, 1600, 2000, 2500, 3150, 4000, 5000, 6300, 8000,10000,12500,16000,20000
};
void Dsp_EQ_Init(void)
{
 80099c0:	b490      	push	{r4, r7}
 80099c2:	b082      	sub	sp, #8
 80099c4:	af00      	add	r7, sp, #0
	SCH_U16 index,index0;
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 80099c6:	2300      	movs	r3, #0
 80099c8:	80fb      	strh	r3, [r7, #6]
 80099ca:	e091      	b.n	8009af0 <Dsp_EQ_Init+0x130>
	{
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 80099cc:	2300      	movs	r3, #0
 80099ce:	80bb      	strh	r3, [r7, #4]
 80099d0:	e087      	b.n	8009ae2 <Dsp_EQ_Init+0x122>
		{
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Other.byte = 0x00;
 80099d2:	88f9      	ldrh	r1, [r7, #6]
 80099d4:	88bb      	ldrh	r3, [r7, #4]
 80099d6:	484b      	ldr	r0, [pc, #300]	; (8009b04 <Dsp_EQ_Init+0x144>)
 80099d8:	461a      	mov	r2, r3
 80099da:	0052      	lsls	r2, r2, #1
 80099dc:	441a      	add	r2, r3
 80099de:	0093      	lsls	r3, r2, #2
 80099e0:	461a      	mov	r2, r3
 80099e2:	460b      	mov	r3, r1
 80099e4:	005b      	lsls	r3, r3, #1
 80099e6:	440b      	add	r3, r1
 80099e8:	01db      	lsls	r3, r3, #7
 80099ea:	4413      	add	r3, r2
 80099ec:	4403      	add	r3, r0
 80099ee:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 80099f2:	2200      	movs	r2, #0
 80099f4:	701a      	strb	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Other.bit.EN_DIS = 1;
 80099f6:	88f9      	ldrh	r1, [r7, #6]
 80099f8:	88bb      	ldrh	r3, [r7, #4]
 80099fa:	4842      	ldr	r0, [pc, #264]	; (8009b04 <Dsp_EQ_Init+0x144>)
 80099fc:	461a      	mov	r2, r3
 80099fe:	0052      	lsls	r2, r2, #1
 8009a00:	441a      	add	r2, r3
 8009a02:	0093      	lsls	r3, r2, #2
 8009a04:	461a      	mov	r2, r3
 8009a06:	460b      	mov	r3, r1
 8009a08:	005b      	lsls	r3, r3, #1
 8009a0a:	440b      	add	r3, r1
 8009a0c:	01db      	lsls	r3, r3, #7
 8009a0e:	4413      	add	r3, r2
 8009a10:	4403      	add	r3, r0
 8009a12:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 8009a16:	7813      	ldrb	r3, [r2, #0]
 8009a18:	f043 0301 	orr.w	r3, r3, #1
 8009a1c:	7013      	strb	r3, [r2, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].MODE0 = PEAKING_EQ;
 8009a1e:	88f9      	ldrh	r1, [r7, #6]
 8009a20:	88bb      	ldrh	r3, [r7, #4]
 8009a22:	4838      	ldr	r0, [pc, #224]	; (8009b04 <Dsp_EQ_Init+0x144>)
 8009a24:	461a      	mov	r2, r3
 8009a26:	0052      	lsls	r2, r2, #1
 8009a28:	441a      	add	r2, r3
 8009a2a:	0093      	lsls	r3, r2, #2
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	460b      	mov	r3, r1
 8009a30:	005b      	lsls	r3, r3, #1
 8009a32:	440b      	add	r3, r1
 8009a34:	01db      	lsls	r3, r3, #7
 8009a36:	4413      	add	r3, r2
 8009a38:	4403      	add	r3, r0
 8009a3a:	f203 1371 	addw	r3, r3, #369	; 0x171
 8009a3e:	2200      	movs	r2, #0
 8009a40:	701a      	strb	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Boost = DSP_BOOST_DEFAULT;
 8009a42:	88f9      	ldrh	r1, [r7, #6]
 8009a44:	88bb      	ldrh	r3, [r7, #4]
 8009a46:	482f      	ldr	r0, [pc, #188]	; (8009b04 <Dsp_EQ_Init+0x144>)
 8009a48:	461a      	mov	r2, r3
 8009a4a:	0052      	lsls	r2, r2, #1
 8009a4c:	441a      	add	r2, r3
 8009a4e:	0093      	lsls	r3, r2, #2
 8009a50:	461a      	mov	r2, r3
 8009a52:	460b      	mov	r3, r1
 8009a54:	005b      	lsls	r3, r3, #1
 8009a56:	440b      	add	r3, r1
 8009a58:	01db      	lsls	r3, r3, #7
 8009a5a:	4413      	add	r3, r2
 8009a5c:	4403      	add	r3, r0
 8009a5e:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 8009a62:	f44f 6216 	mov.w	r2, #2400	; 0x960
 8009a66:	801a      	strh	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Freq  = Default_Freq[index0];
 8009a68:	88ba      	ldrh	r2, [r7, #4]
 8009a6a:	88f9      	ldrh	r1, [r7, #6]
 8009a6c:	88bb      	ldrh	r3, [r7, #4]
 8009a6e:	4826      	ldr	r0, [pc, #152]	; (8009b08 <Dsp_EQ_Init+0x148>)
 8009a70:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8009a74:	4c23      	ldr	r4, [pc, #140]	; (8009b04 <Dsp_EQ_Init+0x144>)
 8009a76:	461a      	mov	r2, r3
 8009a78:	0052      	lsls	r2, r2, #1
 8009a7a:	441a      	add	r2, r3
 8009a7c:	0093      	lsls	r3, r2, #2
 8009a7e:	461a      	mov	r2, r3
 8009a80:	460b      	mov	r3, r1
 8009a82:	005b      	lsls	r3, r3, #1
 8009a84:	440b      	add	r3, r1
 8009a86:	01db      	lsls	r3, r3, #7
 8009a88:	4413      	add	r3, r2
 8009a8a:	4423      	add	r3, r4
 8009a8c:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 8009a90:	6018      	str	r0, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Gain  = DSP_GAIN_DEFAULT;
 8009a92:	88f9      	ldrh	r1, [r7, #6]
 8009a94:	88bb      	ldrh	r3, [r7, #4]
 8009a96:	481b      	ldr	r0, [pc, #108]	; (8009b04 <Dsp_EQ_Init+0x144>)
 8009a98:	461a      	mov	r2, r3
 8009a9a:	0052      	lsls	r2, r2, #1
 8009a9c:	441a      	add	r2, r3
 8009a9e:	0093      	lsls	r3, r2, #2
 8009aa0:	461a      	mov	r2, r3
 8009aa2:	460b      	mov	r3, r1
 8009aa4:	005b      	lsls	r3, r3, #1
 8009aa6:	440b      	add	r3, r1
 8009aa8:	01db      	lsls	r3, r3, #7
 8009aaa:	4413      	add	r3, r2
 8009aac:	4403      	add	r3, r0
 8009aae:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8009ab2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8009ab6:	801a      	strh	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Q_Factor  = DSP_Q_FACTOR_DEFAULT;
 8009ab8:	88f9      	ldrh	r1, [r7, #6]
 8009aba:	88bb      	ldrh	r3, [r7, #4]
 8009abc:	4811      	ldr	r0, [pc, #68]	; (8009b04 <Dsp_EQ_Init+0x144>)
 8009abe:	461a      	mov	r2, r3
 8009ac0:	0052      	lsls	r2, r2, #1
 8009ac2:	441a      	add	r2, r3
 8009ac4:	0093      	lsls	r3, r2, #2
 8009ac6:	461a      	mov	r2, r3
 8009ac8:	460b      	mov	r3, r1
 8009aca:	005b      	lsls	r3, r3, #1
 8009acc:	440b      	add	r3, r1
 8009ace:	01db      	lsls	r3, r3, #7
 8009ad0:	4413      	add	r3, r2
 8009ad2:	4403      	add	r3, r0
 8009ad4:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 8009ad8:	228d      	movs	r2, #141	; 0x8d
 8009ada:	801a      	strh	r2, [r3, #0]
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 8009adc:	88bb      	ldrh	r3, [r7, #4]
 8009ade:	3301      	adds	r3, #1
 8009ae0:	80bb      	strh	r3, [r7, #4]
 8009ae2:	88bb      	ldrh	r3, [r7, #4]
 8009ae4:	2b1f      	cmp	r3, #31
 8009ae6:	f67f af74 	bls.w	80099d2 <Dsp_EQ_Init+0x12>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 8009aea:	88fb      	ldrh	r3, [r7, #6]
 8009aec:	3301      	adds	r3, #1
 8009aee:	80fb      	strh	r3, [r7, #6]
 8009af0:	88fb      	ldrh	r3, [r7, #6]
 8009af2:	2b07      	cmp	r3, #7
 8009af4:	f67f af6a 	bls.w	80099cc <Dsp_EQ_Init+0xc>
		}
	}
}
 8009af8:	bf00      	nop
 8009afa:	3708      	adds	r7, #8
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bc90      	pop	{r4, r7}
 8009b00:	4770      	bx	lr
 8009b02:	bf00      	nop
 8009b04:	20002c34 	.word	0x20002c34
 8009b08:	0801f984 	.word	0x0801f984
 8009b0c:	00000000 	.word	0x00000000

08009b10 <EQ_Algorithm>:
	MOD_EQ_6_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_6_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR,
	MOD_EQ_7_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_7_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR,
	MOD_EQ_8_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_8_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR
};
void EQ_Algorithm(double *buff_double, SCH_U32 Boost,SCH_U32 Freq,SCH_U16 Gain,SCH_U16 Q_Factor)
{
 8009b10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b14:	b097      	sub	sp, #92	; 0x5c
 8009b16:	af00      	add	r7, sp, #0
 8009b18:	60f8      	str	r0, [r7, #12]
 8009b1a:	60b9      	str	r1, [r7, #8]
 8009b1c:	607a      	str	r2, [r7, #4]
 8009b1e:	807b      	strh	r3, [r7, #2]
	double gain,Q,boost,f0;
	double A,w0,alpha,gainLinear;
	double a0;
	gain = ((double)Gain-1500)/100;
 8009b20:	887b      	ldrh	r3, [r7, #2]
 8009b22:	4618      	mov	r0, r3
 8009b24:	f7f6 fcce 	bl	80004c4 <__aeabi_ui2d>
 8009b28:	a3a9      	add	r3, pc, #676	; (adr r3, 8009dd0 <EQ_Algorithm+0x2c0>)
 8009b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b2e:	f7f6 fb8b 	bl	8000248 <__aeabi_dsub>
 8009b32:	4603      	mov	r3, r0
 8009b34:	460c      	mov	r4, r1
 8009b36:	4618      	mov	r0, r3
 8009b38:	4621      	mov	r1, r4
 8009b3a:	f04f 0200 	mov.w	r2, #0
 8009b3e:	4ba6      	ldr	r3, [pc, #664]	; (8009dd8 <EQ_Algorithm+0x2c8>)
 8009b40:	f7f6 fe64 	bl	800080c <__aeabi_ddiv>
 8009b44:	4603      	mov	r3, r0
 8009b46:	460c      	mov	r4, r1
 8009b48:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	Q = (double)Q_Factor/100;
 8009b4c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8009b50:	4618      	mov	r0, r3
 8009b52:	f7f6 fcb7 	bl	80004c4 <__aeabi_ui2d>
 8009b56:	f04f 0200 	mov.w	r2, #0
 8009b5a:	4b9f      	ldr	r3, [pc, #636]	; (8009dd8 <EQ_Algorithm+0x2c8>)
 8009b5c:	f7f6 fe56 	bl	800080c <__aeabi_ddiv>
 8009b60:	4603      	mov	r3, r0
 8009b62:	460c      	mov	r4, r1
 8009b64:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	boost = ((double)Boost-2400)/100;
 8009b68:	68b8      	ldr	r0, [r7, #8]
 8009b6a:	f7f6 fcab 	bl	80004c4 <__aeabi_ui2d>
 8009b6e:	f04f 0200 	mov.w	r2, #0
 8009b72:	4b9a      	ldr	r3, [pc, #616]	; (8009ddc <EQ_Algorithm+0x2cc>)
 8009b74:	f7f6 fb68 	bl	8000248 <__aeabi_dsub>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	460c      	mov	r4, r1
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	4621      	mov	r1, r4
 8009b80:	f04f 0200 	mov.w	r2, #0
 8009b84:	4b94      	ldr	r3, [pc, #592]	; (8009dd8 <EQ_Algorithm+0x2c8>)
 8009b86:	f7f6 fe41 	bl	800080c <__aeabi_ddiv>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	460c      	mov	r4, r1
 8009b8e:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	f0 = Freq;
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f7f6 fc96 	bl	80004c4 <__aeabi_ui2d>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	460c      	mov	r4, r1
 8009b9c:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	A = pow(10,(boost/40));	
 8009ba0:	f04f 0200 	mov.w	r2, #0
 8009ba4:	4b8e      	ldr	r3, [pc, #568]	; (8009de0 <EQ_Algorithm+0x2d0>)
 8009ba6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8009baa:	f7f6 fe2f 	bl	800080c <__aeabi_ddiv>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	460c      	mov	r4, r1
 8009bb2:	461a      	mov	r2, r3
 8009bb4:	4623      	mov	r3, r4
 8009bb6:	f04f 0000 	mov.w	r0, #0
 8009bba:	498a      	ldr	r1, [pc, #552]	; (8009de4 <EQ_Algorithm+0x2d4>)
 8009bbc:	f006 fad2 	bl	8010164 <pow>
 8009bc0:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	w0 = 2 * pi * f0 /Fs;
 8009bc4:	4b88      	ldr	r3, [pc, #544]	; (8009de8 <EQ_Algorithm+0x2d8>)
 8009bc6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009bca:	4602      	mov	r2, r0
 8009bcc:	460b      	mov	r3, r1
 8009bce:	f7f6 fb3d 	bl	800024c <__adddf3>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	460c      	mov	r4, r1
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	4621      	mov	r1, r4
 8009bda:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009bde:	f7f6 fceb 	bl	80005b8 <__aeabi_dmul>
 8009be2:	4603      	mov	r3, r0
 8009be4:	460c      	mov	r4, r1
 8009be6:	4618      	mov	r0, r3
 8009be8:	4621      	mov	r1, r4
 8009bea:	4b80      	ldr	r3, [pc, #512]	; (8009dec <EQ_Algorithm+0x2dc>)
 8009bec:	cb18      	ldmia	r3, {r3, r4}
 8009bee:	461a      	mov	r2, r3
 8009bf0:	4623      	mov	r3, r4
 8009bf2:	f7f6 fe0b 	bl	800080c <__aeabi_ddiv>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	460c      	mov	r4, r1
 8009bfa:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	alpha = sin(w0) / (2*Q);
 8009bfe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009c02:	f006 fa75 	bl	80100f0 <sin>
 8009c06:	4680      	mov	r8, r0
 8009c08:	4689      	mov	r9, r1
 8009c0a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8009c0e:	4602      	mov	r2, r0
 8009c10:	460b      	mov	r3, r1
 8009c12:	f7f6 fb1b 	bl	800024c <__adddf3>
 8009c16:	4603      	mov	r3, r0
 8009c18:	460c      	mov	r4, r1
 8009c1a:	461a      	mov	r2, r3
 8009c1c:	4623      	mov	r3, r4
 8009c1e:	4640      	mov	r0, r8
 8009c20:	4649      	mov	r1, r9
 8009c22:	f7f6 fdf3 	bl	800080c <__aeabi_ddiv>
 8009c26:	4603      	mov	r3, r0
 8009c28:	460c      	mov	r4, r1
 8009c2a:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(gain/20));
 8009c2e:	f04f 0200 	mov.w	r2, #0
 8009c32:	4b6f      	ldr	r3, [pc, #444]	; (8009df0 <EQ_Algorithm+0x2e0>)
 8009c34:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8009c38:	f7f6 fde8 	bl	800080c <__aeabi_ddiv>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	460c      	mov	r4, r1
 8009c40:	461a      	mov	r2, r3
 8009c42:	4623      	mov	r3, r4
 8009c44:	f04f 0000 	mov.w	r0, #0
 8009c48:	4966      	ldr	r1, [pc, #408]	; (8009de4 <EQ_Algorithm+0x2d4>)
 8009c4a:	f006 fa8b 	bl	8010164 <pow>
 8009c4e:	e9c7 0106 	strd	r0, r1, [r7, #24]
	a0 = 1 + alpha / A;
 8009c52:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009c56:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009c5a:	f7f6 fdd7 	bl	800080c <__aeabi_ddiv>
 8009c5e:	4603      	mov	r3, r0
 8009c60:	460c      	mov	r4, r1
 8009c62:	4618      	mov	r0, r3
 8009c64:	4621      	mov	r1, r4
 8009c66:	f04f 0200 	mov.w	r2, #0
 8009c6a:	4b62      	ldr	r3, [pc, #392]	; (8009df4 <EQ_Algorithm+0x2e4>)
 8009c6c:	f7f6 faee 	bl	800024c <__adddf3>
 8009c70:	4603      	mov	r3, r0
 8009c72:	460c      	mov	r4, r1
 8009c74:	e9c7 3404 	strd	r3, r4, [r7, #16]
	*buff_double++ = ((1 - alpha * A) * gainLinear) / a0;     ///b2
 8009c78:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009c7c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009c80:	f7f6 fc9a 	bl	80005b8 <__aeabi_dmul>
 8009c84:	4603      	mov	r3, r0
 8009c86:	460c      	mov	r4, r1
 8009c88:	461a      	mov	r2, r3
 8009c8a:	4623      	mov	r3, r4
 8009c8c:	f04f 0000 	mov.w	r0, #0
 8009c90:	4958      	ldr	r1, [pc, #352]	; (8009df4 <EQ_Algorithm+0x2e4>)
 8009c92:	f7f6 fad9 	bl	8000248 <__aeabi_dsub>
 8009c96:	4603      	mov	r3, r0
 8009c98:	460c      	mov	r4, r1
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	4621      	mov	r1, r4
 8009c9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009ca2:	f7f6 fc89 	bl	80005b8 <__aeabi_dmul>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	460c      	mov	r4, r1
 8009caa:	4618      	mov	r0, r3
 8009cac:	4621      	mov	r1, r4
 8009cae:	68fc      	ldr	r4, [r7, #12]
 8009cb0:	f104 0308 	add.w	r3, r4, #8
 8009cb4:	60fb      	str	r3, [r7, #12]
 8009cb6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009cba:	f7f6 fda7 	bl	800080c <__aeabi_ddiv>
 8009cbe:	4602      	mov	r2, r0
 8009cc0:	460b      	mov	r3, r1
 8009cc2:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = (-(2 * cos(w0)) * gainLinear) / a0;    ///b1
 8009cc6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009cca:	f006 f9db 	bl	8010084 <cos>
 8009cce:	4602      	mov	r2, r0
 8009cd0:	460b      	mov	r3, r1
 8009cd2:	f7f6 fabb 	bl	800024c <__adddf3>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	460c      	mov	r4, r1
 8009cda:	461d      	mov	r5, r3
 8009cdc:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 8009ce0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009ce4:	4628      	mov	r0, r5
 8009ce6:	4631      	mov	r1, r6
 8009ce8:	f7f6 fc66 	bl	80005b8 <__aeabi_dmul>
 8009cec:	4603      	mov	r3, r0
 8009cee:	460c      	mov	r4, r1
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	4621      	mov	r1, r4
 8009cf4:	68fc      	ldr	r4, [r7, #12]
 8009cf6:	f104 0308 	add.w	r3, r4, #8
 8009cfa:	60fb      	str	r3, [r7, #12]
 8009cfc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009d00:	f7f6 fd84 	bl	800080c <__aeabi_ddiv>
 8009d04:	4602      	mov	r2, r0
 8009d06:	460b      	mov	r3, r1
 8009d08:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = ((1 + alpha *A) * gainLinear) / a0;     ///b0
 8009d0c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009d10:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009d14:	f7f6 fc50 	bl	80005b8 <__aeabi_dmul>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	460c      	mov	r4, r1
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	4621      	mov	r1, r4
 8009d20:	f04f 0200 	mov.w	r2, #0
 8009d24:	4b33      	ldr	r3, [pc, #204]	; (8009df4 <EQ_Algorithm+0x2e4>)
 8009d26:	f7f6 fa91 	bl	800024c <__adddf3>
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	460c      	mov	r4, r1
 8009d2e:	4618      	mov	r0, r3
 8009d30:	4621      	mov	r1, r4
 8009d32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009d36:	f7f6 fc3f 	bl	80005b8 <__aeabi_dmul>
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	460c      	mov	r4, r1
 8009d3e:	4618      	mov	r0, r3
 8009d40:	4621      	mov	r1, r4
 8009d42:	68fc      	ldr	r4, [r7, #12]
 8009d44:	f104 0308 	add.w	r3, r4, #8
 8009d48:	60fb      	str	r3, [r7, #12]
 8009d4a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009d4e:	f7f6 fd5d 	bl	800080c <__aeabi_ddiv>
 8009d52:	4602      	mov	r2, r0
 8009d54:	460b      	mov	r3, r1
 8009d56:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = (alpha /A - 1) / a0;                    ///a2
 8009d5a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009d5e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009d62:	f7f6 fd53 	bl	800080c <__aeabi_ddiv>
 8009d66:	4603      	mov	r3, r0
 8009d68:	460c      	mov	r4, r1
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	4621      	mov	r1, r4
 8009d6e:	f04f 0200 	mov.w	r2, #0
 8009d72:	4b20      	ldr	r3, [pc, #128]	; (8009df4 <EQ_Algorithm+0x2e4>)
 8009d74:	f7f6 fa68 	bl	8000248 <__aeabi_dsub>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	460c      	mov	r4, r1
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	4621      	mov	r1, r4
 8009d80:	68fc      	ldr	r4, [r7, #12]
 8009d82:	f104 0308 	add.w	r3, r4, #8
 8009d86:	60fb      	str	r3, [r7, #12]
 8009d88:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009d8c:	f7f6 fd3e 	bl	800080c <__aeabi_ddiv>
 8009d90:	4602      	mov	r2, r0
 8009d92:	460b      	mov	r3, r1
 8009d94:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double   = (2 * cos(w0)) / a0;                     ////a1
 8009d98:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009d9c:	f006 f972 	bl	8010084 <cos>
 8009da0:	4602      	mov	r2, r0
 8009da2:	460b      	mov	r3, r1
 8009da4:	f7f6 fa52 	bl	800024c <__adddf3>
 8009da8:	4603      	mov	r3, r0
 8009daa:	460c      	mov	r4, r1
 8009dac:	4618      	mov	r0, r3
 8009dae:	4621      	mov	r1, r4
 8009db0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009db4:	f7f6 fd2a 	bl	800080c <__aeabi_ddiv>
 8009db8:	4603      	mov	r3, r0
 8009dba:	460c      	mov	r4, r1
 8009dbc:	68fa      	ldr	r2, [r7, #12]
 8009dbe:	e9c2 3400 	strd	r3, r4, [r2]
}
 8009dc2:	bf00      	nop
 8009dc4:	375c      	adds	r7, #92	; 0x5c
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009dcc:	f3af 8000 	nop.w
 8009dd0:	00000000 	.word	0x00000000
 8009dd4:	40977000 	.word	0x40977000
 8009dd8:	40590000 	.word	0x40590000
 8009ddc:	40a2c000 	.word	0x40a2c000
 8009de0:	40440000 	.word	0x40440000
 8009de4:	40240000 	.word	0x40240000
 8009de8:	0801f900 	.word	0x0801f900
 8009dec:	0801f8f8 	.word	0x0801f8f8
 8009df0:	40340000 	.word	0x40340000
 8009df4:	3ff00000 	.word	0x3ff00000

08009df8 <Dsp_EQ_Set>:
SCH_BOOL Dsp_EQ_Set(SCH_U8 Channel,EQ_NUM_T EQ_NUM,EQ_T *P_EQ)
{
 8009df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dfc:	b097      	sub	sp, #92	; 0x5c
 8009dfe:	af02      	add	r7, sp, #8
 8009e00:	4603      	mov	r3, r0
 8009e02:	603a      	str	r2, [r7, #0]
 8009e04:	71fb      	strb	r3, [r7, #7]
 8009e06:	460b      	mov	r3, r1
 8009e08:	71bb      	strb	r3, [r7, #6]
	SCH_U16 Addr;
	double buff_double[5];
	SCH_U8 buff[20];
	if(Channel >= DSP_CHANNEL_CNT || EQ_NUM >= EQ_NUM_31)
 8009e0a:	79fb      	ldrb	r3, [r7, #7]
 8009e0c:	2b07      	cmp	r3, #7
 8009e0e:	d802      	bhi.n	8009e16 <Dsp_EQ_Set+0x1e>
 8009e10:	79bb      	ldrb	r3, [r7, #6]
 8009e12:	2b1e      	cmp	r3, #30
 8009e14:	d901      	bls.n	8009e1a <Dsp_EQ_Set+0x22>
		return FALSE;
 8009e16:	2300      	movs	r3, #0
 8009e18:	e0e6      	b.n	8009fe8 <Dsp_EQ_Set+0x1f0>
	P_EQ->Boost    = LimitMaxMin(DSP_BOOST_MIN,   P_EQ->Boost,   DSP_BOOST_MAX);
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	885b      	ldrh	r3, [r3, #2]
 8009e1e:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8009e22:	4619      	mov	r1, r3
 8009e24:	2000      	movs	r0, #0
 8009e26:	f004 fa5d 	bl	800e2e4 <LimitMaxMin>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	b29a      	uxth	r2, r3
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	805a      	strh	r2, [r3, #2]
	P_EQ->Freq     = LimitMaxMin(DSP_FREQ_MIN,    P_EQ->Freq,    DSP_FREQ_MAX);
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	685b      	ldr	r3, [r3, #4]
 8009e36:	4a6f      	ldr	r2, [pc, #444]	; (8009ff4 <Dsp_EQ_Set+0x1fc>)
 8009e38:	4619      	mov	r1, r3
 8009e3a:	2000      	movs	r0, #0
 8009e3c:	f004 fa52 	bl	800e2e4 <LimitMaxMin>
 8009e40:	4602      	mov	r2, r0
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	605a      	str	r2, [r3, #4]
	P_EQ->Gain     = LimitMaxMin(DSP_GAIN_MIN,    P_EQ->Gain,    DSP_GAIN_MAX);
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	891b      	ldrh	r3, [r3, #8]
 8009e4a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8009e4e:	4619      	mov	r1, r3
 8009e50:	2000      	movs	r0, #0
 8009e52:	f004 fa47 	bl	800e2e4 <LimitMaxMin>
 8009e56:	4603      	mov	r3, r0
 8009e58:	b29a      	uxth	r2, r3
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	811a      	strh	r2, [r3, #8]
	P_EQ->Q_Factor = LimitMaxMin(DSP_Q_FACTOR_MIN,P_EQ->Q_Factor,DSP_Q_FACTOR_MAX);
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	895b      	ldrh	r3, [r3, #10]
 8009e62:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8009e66:	4619      	mov	r1, r3
 8009e68:	2000      	movs	r0, #0
 8009e6a:	f004 fa3b 	bl	800e2e4 <LimitMaxMin>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	b29a      	uxth	r2, r3
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	815a      	strh	r2, [r3, #10]
	Addr = EQ_Set_addr[Channel*2+EQ_NUM/16]+EQ_NUM%16*5;
 8009e76:	79fb      	ldrb	r3, [r7, #7]
 8009e78:	005b      	lsls	r3, r3, #1
 8009e7a:	79ba      	ldrb	r2, [r7, #6]
 8009e7c:	0912      	lsrs	r2, r2, #4
 8009e7e:	b2d2      	uxtb	r2, r2
 8009e80:	4413      	add	r3, r2
 8009e82:	4a5d      	ldr	r2, [pc, #372]	; (8009ff8 <Dsp_EQ_Set+0x200>)
 8009e84:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8009e88:	79bb      	ldrb	r3, [r7, #6]
 8009e8a:	b29b      	uxth	r3, r3
 8009e8c:	f003 030f 	and.w	r3, r3, #15
 8009e90:	b29b      	uxth	r3, r3
 8009e92:	4619      	mov	r1, r3
 8009e94:	0089      	lsls	r1, r1, #2
 8009e96:	440b      	add	r3, r1
 8009e98:	b29b      	uxth	r3, r3
 8009e9a:	4413      	add	r3, r2
 8009e9c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	if(P_EQ->Other.bit.EN_DIS)//enable
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	f003 0301 	and.w	r3, r3, #1
 8009ea8:	b2db      	uxtb	r3, r3
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d016      	beq.n	8009edc <Dsp_EQ_Set+0xe4>
	{
		if(P_EQ->MODE0==PEAKING_EQ)
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	785b      	ldrb	r3, [r3, #1]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d110      	bne.n	8009ed8 <Dsp_EQ_Set+0xe0>
		{
			EQ_Algorithm(buff_double,P_EQ->Boost,P_EQ->Freq,P_EQ->Gain,P_EQ->Q_Factor);
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	885b      	ldrh	r3, [r3, #2]
 8009eba:	461e      	mov	r6, r3
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	685a      	ldr	r2, [r3, #4]
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	8919      	ldrh	r1, [r3, #8]
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	895b      	ldrh	r3, [r3, #10]
 8009ec8:	f107 0020 	add.w	r0, r7, #32
 8009ecc:	9300      	str	r3, [sp, #0]
 8009ece:	460b      	mov	r3, r1
 8009ed0:	4631      	mov	r1, r6
 8009ed2:	f7ff fe1d 	bl	8009b10 <EQ_Algorithm>
 8009ed6:	e022      	b.n	8009f1e <Dsp_EQ_Set+0x126>
		}
		else
			return FALSE;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	e085      	b.n	8009fe8 <Dsp_EQ_Set+0x1f0>
	}
	else///disable
	{
		SysWaitUs(300);
 8009edc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8009ee0:	f004 f9c0 	bl	800e264 <SysWaitUs>
		buff_double[0] = 0;
 8009ee4:	f04f 0200 	mov.w	r2, #0
 8009ee8:	f04f 0300 	mov.w	r3, #0
 8009eec:	e9c7 2308 	strd	r2, r3, [r7, #32]
		buff_double[1] = 0;
 8009ef0:	f04f 0200 	mov.w	r2, #0
 8009ef4:	f04f 0300 	mov.w	r3, #0
 8009ef8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		buff_double[2] = 1;
 8009efc:	f04f 0200 	mov.w	r2, #0
 8009f00:	4b3e      	ldr	r3, [pc, #248]	; (8009ffc <Dsp_EQ_Set+0x204>)
 8009f02:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		buff_double[3] = 0;
 8009f06:	f04f 0200 	mov.w	r2, #0
 8009f0a:	f04f 0300 	mov.w	r3, #0
 8009f0e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
		buff_double[4] = 0;
 8009f12:	f04f 0200 	mov.w	r2, #0
 8009f16:	f04f 0300 	mov.w	r3, #0
 8009f1a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	}
	if(P_EQ->Other.bit.PHASE)///反向
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	781b      	ldrb	r3, [r3, #0]
 8009f22:	f003 0310 	and.w	r3, r3, #16
 8009f26:	b2db      	uxtb	r3, r3
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d014      	beq.n	8009f56 <Dsp_EQ_Set+0x15e>
	{
		buff_double[0] = -buff_double[0];
 8009f2c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009f30:	4692      	mov	sl, r2
 8009f32:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 8009f36:	e9c7 ab08 	strd	sl, fp, [r7, #32]
		buff_double[1] = -buff_double[1];
 8009f3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009f3e:	4690      	mov	r8, r2
 8009f40:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8009f44:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
		buff_double[2] = -buff_double[2];
 8009f48:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009f4c:	4614      	mov	r4, r2
 8009f4e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8009f52:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	}
	SIGMASTUDIOTYPE(buff_double[0],&buff[0]);
 8009f56:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8009f5a:	f107 020c 	add.w	r2, r7, #12
 8009f5e:	4618      	mov	r0, r3
 8009f60:	4621      	mov	r1, r4
 8009f62:	f7ff f8dd 	bl	8009120 <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[1],&buff[4]);
 8009f66:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8009f6a:	f107 020c 	add.w	r2, r7, #12
 8009f6e:	3204      	adds	r2, #4
 8009f70:	4618      	mov	r0, r3
 8009f72:	4621      	mov	r1, r4
 8009f74:	f7ff f8d4 	bl	8009120 <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[2],&buff[8]);
 8009f78:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8009f7c:	f107 020c 	add.w	r2, r7, #12
 8009f80:	3208      	adds	r2, #8
 8009f82:	4618      	mov	r0, r3
 8009f84:	4621      	mov	r1, r4
 8009f86:	f7ff f8cb 	bl	8009120 <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[3],&buff[12]);
 8009f8a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8009f8e:	f107 020c 	add.w	r2, r7, #12
 8009f92:	320c      	adds	r2, #12
 8009f94:	4618      	mov	r0, r3
 8009f96:	4621      	mov	r1, r4
 8009f98:	f7ff f8c2 	bl	8009120 <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[4],&buff[16]);
 8009f9c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8009fa0:	f107 020c 	add.w	r2, r7, #12
 8009fa4:	3210      	adds	r2, #16
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	4621      	mov	r1, r4
 8009faa:	f7ff f8b9 	bl	8009120 <SIGMASTUDIOTYPE>
	SIGMA_SAFELOAD_WRITE_REGISTER( DEVICE_ADDR_IC_1, Addr,   5, buff);
 8009fae:	f107 030c 	add.w	r3, r7, #12
 8009fb2:	f8b7 104e 	ldrh.w	r1, [r7, #78]	; 0x4e
 8009fb6:	2205      	movs	r2, #5
 8009fb8:	2000      	movs	r0, #0
 8009fba:	f7ff fc5d 	bl	8009878 <SIGMA_SAFELOAD_WRITE_REGISTER>
	App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM] = *P_EQ;
 8009fbe:	79f9      	ldrb	r1, [r7, #7]
 8009fc0:	79bb      	ldrb	r3, [r7, #6]
 8009fc2:	480f      	ldr	r0, [pc, #60]	; (800a000 <Dsp_EQ_Set+0x208>)
 8009fc4:	461a      	mov	r2, r3
 8009fc6:	0052      	lsls	r2, r2, #1
 8009fc8:	441a      	add	r2, r3
 8009fca:	0093      	lsls	r3, r2, #2
 8009fcc:	461a      	mov	r2, r3
 8009fce:	460b      	mov	r3, r1
 8009fd0:	005b      	lsls	r3, r3, #1
 8009fd2:	440b      	add	r3, r1
 8009fd4:	01db      	lsls	r3, r3, #7
 8009fd6:	4413      	add	r3, r2
 8009fd8:	4403      	add	r3, r0
 8009fda:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8009fde:	683a      	ldr	r2, [r7, #0]
 8009fe0:	ca07      	ldmia	r2, {r0, r1, r2}
 8009fe2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return TRUE;
 8009fe6:	2301      	movs	r3, #1
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3754      	adds	r7, #84	; 0x54
 8009fec:	46bd      	mov	sp, r7
 8009fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ff2:	bf00      	nop
 8009ff4:	00017700 	.word	0x00017700
 8009ff8:	0801fa04 	.word	0x0801fa04
 8009ffc:	3ff00000 	.word	0x3ff00000
 800a000:	20002c34 	.word	0x20002c34

0800a004 <Dsp_EQ_Direct>:
		Dsp_EQ_Set(Channel,(EQ_NUM_T)index,&EQ);
	}
	return TRUE;
}
SCH_BOOL Dsp_EQ_Direct(SCH_U8 Channel,SCH_U8 EnDis)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	4603      	mov	r3, r0
 800a00c:	460a      	mov	r2, r1
 800a00e:	71fb      	strb	r3, [r7, #7]
 800a010:	4613      	mov	r3, r2
 800a012:	71bb      	strb	r3, [r7, #6]
	SCH_U8 index;
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800a014:	79fb      	ldrb	r3, [r7, #7]
 800a016:	2b08      	cmp	r3, #8
 800a018:	d802      	bhi.n	800a020 <Dsp_EQ_Direct+0x1c>
 800a01a:	79fb      	ldrb	r3, [r7, #7]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d101      	bne.n	800a024 <Dsp_EQ_Direct+0x20>
		return FALSE;
 800a020:	2300      	movs	r3, #0
 800a022:	e050      	b.n	800a0c6 <Dsp_EQ_Direct+0xc2>
	Channel--;
 800a024:	79fb      	ldrb	r3, [r7, #7]
 800a026:	3b01      	subs	r3, #1
 800a028:	71fb      	strb	r3, [r7, #7]
	for(index=0;index<EQ_NUM_CNT;index++)
 800a02a:	2300      	movs	r3, #0
 800a02c:	73fb      	strb	r3, [r7, #15]
 800a02e:	e046      	b.n	800a0be <Dsp_EQ_Direct+0xba>
	{
		if(EnDis == SCH_ENABLE)
 800a030:	79bb      	ldrb	r3, [r7, #6]
 800a032:	2b01      	cmp	r3, #1
 800a034:	d117      	bne.n	800a066 <Dsp_EQ_Direct+0x62>
		{
			SysWaitUs(100);
 800a036:	2064      	movs	r0, #100	; 0x64
 800a038:	f004 f914 	bl	800e264 <SysWaitUs>
			App_Dsp.Dsp_Data.EQ_Data[Channel][index].Other.bit.EN_DIS = 0;
 800a03c:	79f9      	ldrb	r1, [r7, #7]
 800a03e:	7bfb      	ldrb	r3, [r7, #15]
 800a040:	4823      	ldr	r0, [pc, #140]	; (800a0d0 <Dsp_EQ_Direct+0xcc>)
 800a042:	461a      	mov	r2, r3
 800a044:	0052      	lsls	r2, r2, #1
 800a046:	441a      	add	r2, r3
 800a048:	0093      	lsls	r3, r2, #2
 800a04a:	461a      	mov	r2, r3
 800a04c:	460b      	mov	r3, r1
 800a04e:	005b      	lsls	r3, r3, #1
 800a050:	440b      	add	r3, r1
 800a052:	01db      	lsls	r3, r3, #7
 800a054:	4413      	add	r3, r2
 800a056:	4403      	add	r3, r0
 800a058:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800a05c:	7813      	ldrb	r3, [r2, #0]
 800a05e:	f36f 0300 	bfc	r3, #0, #1
 800a062:	7013      	strb	r3, [r2, #0]
 800a064:	e013      	b.n	800a08e <Dsp_EQ_Direct+0x8a>
		}
		else
		{
			App_Dsp.Dsp_Data.EQ_Data[Channel][index].Other.bit.EN_DIS = 1;
 800a066:	79f9      	ldrb	r1, [r7, #7]
 800a068:	7bfb      	ldrb	r3, [r7, #15]
 800a06a:	4819      	ldr	r0, [pc, #100]	; (800a0d0 <Dsp_EQ_Direct+0xcc>)
 800a06c:	461a      	mov	r2, r3
 800a06e:	0052      	lsls	r2, r2, #1
 800a070:	441a      	add	r2, r3
 800a072:	0093      	lsls	r3, r2, #2
 800a074:	461a      	mov	r2, r3
 800a076:	460b      	mov	r3, r1
 800a078:	005b      	lsls	r3, r3, #1
 800a07a:	440b      	add	r3, r1
 800a07c:	01db      	lsls	r3, r3, #7
 800a07e:	4413      	add	r3, r2
 800a080:	4403      	add	r3, r0
 800a082:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800a086:	7813      	ldrb	r3, [r2, #0]
 800a088:	f043 0301 	orr.w	r3, r3, #1
 800a08c:	7013      	strb	r3, [r2, #0]
		}
		Dsp_EQ_Set(Channel,(EQ_NUM_T)index,&App_Dsp.Dsp_Data.EQ_Data[Channel][index]);
 800a08e:	79f9      	ldrb	r1, [r7, #7]
 800a090:	7bfb      	ldrb	r3, [r7, #15]
 800a092:	461a      	mov	r2, r3
 800a094:	0052      	lsls	r2, r2, #1
 800a096:	441a      	add	r2, r3
 800a098:	0093      	lsls	r3, r2, #2
 800a09a:	461a      	mov	r2, r3
 800a09c:	460b      	mov	r3, r1
 800a09e:	005b      	lsls	r3, r3, #1
 800a0a0:	440b      	add	r3, r1
 800a0a2:	01db      	lsls	r3, r3, #7
 800a0a4:	4413      	add	r3, r2
 800a0a6:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800a0aa:	4a09      	ldr	r2, [pc, #36]	; (800a0d0 <Dsp_EQ_Direct+0xcc>)
 800a0ac:	441a      	add	r2, r3
 800a0ae:	7bf9      	ldrb	r1, [r7, #15]
 800a0b0:	79fb      	ldrb	r3, [r7, #7]
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f7ff fea0 	bl	8009df8 <Dsp_EQ_Set>
	for(index=0;index<EQ_NUM_CNT;index++)
 800a0b8:	7bfb      	ldrb	r3, [r7, #15]
 800a0ba:	3301      	adds	r3, #1
 800a0bc:	73fb      	strb	r3, [r7, #15]
 800a0be:	7bfb      	ldrb	r3, [r7, #15]
 800a0c0:	2b1f      	cmp	r3, #31
 800a0c2:	d9b5      	bls.n	800a030 <Dsp_EQ_Direct+0x2c>
	}
	return TRUE;
 800a0c4:	2301      	movs	r3, #1
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3710      	adds	r7, #16
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}
 800a0ce:	bf00      	nop
 800a0d0:	20002c34 	.word	0x20002c34

0800a0d4 <Dsp_EQ_Left_Req>:
///================================================================================================EQ END========

///=================================================================================================
void Dsp_EQ_Left_Req(void)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	af00      	add	r7, sp, #0
	static SCH_U8 Timer=0;
	if((App_Dsp.RequestEQ_Left&0x8000)==0)
 800a0d8:	4b5e      	ldr	r3, [pc, #376]	; (800a254 <Dsp_EQ_Left_Req+0x180>)
 800a0da:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800a0de:	b21b      	sxth	r3, r3
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	f280 80b2 	bge.w	800a24a <Dsp_EQ_Left_Req+0x176>
		return;
	Timer++;
 800a0e6:	4b5c      	ldr	r3, [pc, #368]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a0e8:	781b      	ldrb	r3, [r3, #0]
 800a0ea:	3301      	adds	r3, #1
 800a0ec:	b2da      	uxtb	r2, r3
 800a0ee:	4b5a      	ldr	r3, [pc, #360]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a0f0:	701a      	strb	r2, [r3, #0]
	if(BtSPPCONFlag || bGUKAIBLE)
 800a0f2:	4b5a      	ldr	r3, [pc, #360]	; (800a25c <Dsp_EQ_Left_Req+0x188>)
 800a0f4:	781b      	ldrb	r3, [r3, #0]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d103      	bne.n	800a102 <Dsp_EQ_Left_Req+0x2e>
 800a0fa:	4b59      	ldr	r3, [pc, #356]	; (800a260 <Dsp_EQ_Left_Req+0x18c>)
 800a0fc:	781b      	ldrb	r3, [r3, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d040      	beq.n	800a184 <Dsp_EQ_Left_Req+0xb0>
	{
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800a102:	4b55      	ldr	r3, [pc, #340]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a104:	781b      	ldrb	r3, [r3, #0]
 800a106:	2b03      	cmp	r3, #3
 800a108:	d903      	bls.n	800a112 <Dsp_EQ_Left_Req+0x3e>
 800a10a:	4b56      	ldr	r3, [pc, #344]	; (800a264 <Dsp_EQ_Left_Req+0x190>)
 800a10c:	781b      	ldrb	r3, [r3, #0]
 800a10e:	2b01      	cmp	r3, #1
 800a110:	d011      	beq.n	800a136 <Dsp_EQ_Left_Req+0x62>
			||(Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800a112:	4b51      	ldr	r3, [pc, #324]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	2b03      	cmp	r3, #3
 800a118:	d903      	bls.n	800a122 <Dsp_EQ_Left_Req+0x4e>
 800a11a:	4b52      	ldr	r3, [pc, #328]	; (800a264 <Dsp_EQ_Left_Req+0x190>)
 800a11c:	781b      	ldrb	r3, [r3, #0]
 800a11e:	2b02      	cmp	r3, #2
 800a120:	d009      	beq.n	800a136 <Dsp_EQ_Left_Req+0x62>
			||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800a122:	4b4d      	ldr	r3, [pc, #308]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	2b07      	cmp	r3, #7
 800a128:	f240 8091 	bls.w	800a24e <Dsp_EQ_Left_Req+0x17a>
 800a12c:	4b4d      	ldr	r3, [pc, #308]	; (800a264 <Dsp_EQ_Left_Req+0x190>)
 800a12e:	781b      	ldrb	r3, [r3, #0]
 800a130:	2b00      	cmp	r3, #0
 800a132:	f040 808c 	bne.w	800a24e <Dsp_EQ_Left_Req+0x17a>
		{
			Timer = 0;
 800a136:	4b48      	ldr	r3, [pc, #288]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a138:	2200      	movs	r2, #0
 800a13a:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x04)))
 800a13c:	4b45      	ldr	r3, [pc, #276]	; (800a254 <Dsp_EQ_Left_Req+0x180>)
 800a13e:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800a142:	021b      	lsls	r3, r3, #8
 800a144:	b29b      	uxth	r3, r3
 800a146:	3304      	adds	r3, #4
 800a148:	b29b      	uxth	r3, r3
 800a14a:	461a      	mov	r2, r3
 800a14c:	210a      	movs	r1, #10
 800a14e:	2003      	movs	r0, #3
 800a150:	f004 f916 	bl	800e380 <PostMessage>
 800a154:	4603      	mov	r3, r0
 800a156:	2b00      	cmp	r3, #0
 800a158:	d079      	beq.n	800a24e <Dsp_EQ_Left_Req+0x17a>
			{	
				App_Dsp.RequestEQ_Left++;
 800a15a:	4b3e      	ldr	r3, [pc, #248]	; (800a254 <Dsp_EQ_Left_Req+0x180>)
 800a15c:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800a160:	3301      	adds	r3, #1
 800a162:	b29a      	uxth	r2, r3
 800a164:	4b3b      	ldr	r3, [pc, #236]	; (800a254 <Dsp_EQ_Left_Req+0x180>)
 800a166:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
				if(App_Dsp.RequestEQ_Left%32==0)
 800a16a:	4b3a      	ldr	r3, [pc, #232]	; (800a254 <Dsp_EQ_Left_Req+0x180>)
 800a16c:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800a170:	f003 031f 	and.w	r3, r3, #31
 800a174:	b29b      	uxth	r3, r3
 800a176:	2b00      	cmp	r3, #0
 800a178:	d169      	bne.n	800a24e <Dsp_EQ_Left_Req+0x17a>
					App_Dsp.RequestEQ_Left = 0x0000;
 800a17a:	4b36      	ldr	r3, [pc, #216]	; (800a254 <Dsp_EQ_Left_Req+0x180>)
 800a17c:	2200      	movs	r2, #0
 800a17e:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800a182:	e064      	b.n	800a24e <Dsp_EQ_Left_Req+0x17a>
		}

	}
	else
	{
		if((Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800a184:	4b34      	ldr	r3, [pc, #208]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a186:	781b      	ldrb	r3, [r3, #0]
 800a188:	2b04      	cmp	r3, #4
 800a18a:	d103      	bne.n	800a194 <Dsp_EQ_Left_Req+0xc0>
 800a18c:	4b35      	ldr	r3, [pc, #212]	; (800a264 <Dsp_EQ_Left_Req+0x190>)
 800a18e:	781b      	ldrb	r3, [r3, #0]
 800a190:	2b01      	cmp	r3, #1
 800a192:	d00f      	beq.n	800a1b4 <Dsp_EQ_Left_Req+0xe0>
			||(Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800a194:	4b30      	ldr	r3, [pc, #192]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a196:	781b      	ldrb	r3, [r3, #0]
 800a198:	2b04      	cmp	r3, #4
 800a19a:	d103      	bne.n	800a1a4 <Dsp_EQ_Left_Req+0xd0>
 800a19c:	4b31      	ldr	r3, [pc, #196]	; (800a264 <Dsp_EQ_Left_Req+0x190>)
 800a19e:	781b      	ldrb	r3, [r3, #0]
 800a1a0:	2b02      	cmp	r3, #2
 800a1a2:	d007      	beq.n	800a1b4 <Dsp_EQ_Left_Req+0xe0>
			||(Timer == T320MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800a1a4:	4b2c      	ldr	r3, [pc, #176]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a1a6:	781b      	ldrb	r3, [r3, #0]
 800a1a8:	2b28      	cmp	r3, #40	; 0x28
 800a1aa:	d10f      	bne.n	800a1cc <Dsp_EQ_Left_Req+0xf8>
 800a1ac:	4b2d      	ldr	r3, [pc, #180]	; (800a264 <Dsp_EQ_Left_Req+0x190>)
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d10b      	bne.n	800a1cc <Dsp_EQ_Left_Req+0xf8>
		{
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x14)))
 800a1b4:	4b27      	ldr	r3, [pc, #156]	; (800a254 <Dsp_EQ_Left_Req+0x180>)
 800a1b6:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800a1ba:	021b      	lsls	r3, r3, #8
 800a1bc:	b29b      	uxth	r3, r3
 800a1be:	3314      	adds	r3, #20
 800a1c0:	b29b      	uxth	r3, r3
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	210a      	movs	r1, #10
 800a1c6:	2003      	movs	r0, #3
 800a1c8:	f004 f8da 	bl	800e380 <PostMessage>
			{
		
			}
		
		}
		if((Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800a1cc:	4b22      	ldr	r3, [pc, #136]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a1ce:	781b      	ldrb	r3, [r3, #0]
 800a1d0:	2b07      	cmp	r3, #7
 800a1d2:	d903      	bls.n	800a1dc <Dsp_EQ_Left_Req+0x108>
 800a1d4:	4b23      	ldr	r3, [pc, #140]	; (800a264 <Dsp_EQ_Left_Req+0x190>)
 800a1d6:	781b      	ldrb	r3, [r3, #0]
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	d00f      	beq.n	800a1fc <Dsp_EQ_Left_Req+0x128>
		||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800a1dc:	4b1e      	ldr	r3, [pc, #120]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a1de:	781b      	ldrb	r3, [r3, #0]
 800a1e0:	2b07      	cmp	r3, #7
 800a1e2:	d903      	bls.n	800a1ec <Dsp_EQ_Left_Req+0x118>
 800a1e4:	4b1f      	ldr	r3, [pc, #124]	; (800a264 <Dsp_EQ_Left_Req+0x190>)
 800a1e6:	781b      	ldrb	r3, [r3, #0]
 800a1e8:	2b02      	cmp	r3, #2
 800a1ea:	d007      	beq.n	800a1fc <Dsp_EQ_Left_Req+0x128>
		||(Timer >= T480MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800a1ec:	4b1a      	ldr	r3, [pc, #104]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a1ee:	781b      	ldrb	r3, [r3, #0]
 800a1f0:	2b3b      	cmp	r3, #59	; 0x3b
 800a1f2:	d92d      	bls.n	800a250 <Dsp_EQ_Left_Req+0x17c>
 800a1f4:	4b1b      	ldr	r3, [pc, #108]	; (800a264 <Dsp_EQ_Left_Req+0x190>)
 800a1f6:	781b      	ldrb	r3, [r3, #0]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d129      	bne.n	800a250 <Dsp_EQ_Left_Req+0x17c>
		{
			Timer = 0;
 800a1fc:	4b16      	ldr	r3, [pc, #88]	; (800a258 <Dsp_EQ_Left_Req+0x184>)
 800a1fe:	2200      	movs	r2, #0
 800a200:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x15)))
 800a202:	4b14      	ldr	r3, [pc, #80]	; (800a254 <Dsp_EQ_Left_Req+0x180>)
 800a204:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800a208:	021b      	lsls	r3, r3, #8
 800a20a:	b29b      	uxth	r3, r3
 800a20c:	3315      	adds	r3, #21
 800a20e:	b29b      	uxth	r3, r3
 800a210:	461a      	mov	r2, r3
 800a212:	210a      	movs	r1, #10
 800a214:	2003      	movs	r0, #3
 800a216:	f004 f8b3 	bl	800e380 <PostMessage>
 800a21a:	4603      	mov	r3, r0
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d017      	beq.n	800a250 <Dsp_EQ_Left_Req+0x17c>
			{
				App_Dsp.RequestEQ_Left++;
 800a220:	4b0c      	ldr	r3, [pc, #48]	; (800a254 <Dsp_EQ_Left_Req+0x180>)
 800a222:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800a226:	3301      	adds	r3, #1
 800a228:	b29a      	uxth	r2, r3
 800a22a:	4b0a      	ldr	r3, [pc, #40]	; (800a254 <Dsp_EQ_Left_Req+0x180>)
 800a22c:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
				if(App_Dsp.RequestEQ_Left%32==0)
 800a230:	4b08      	ldr	r3, [pc, #32]	; (800a254 <Dsp_EQ_Left_Req+0x180>)
 800a232:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800a236:	f003 031f 	and.w	r3, r3, #31
 800a23a:	b29b      	uxth	r3, r3
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d107      	bne.n	800a250 <Dsp_EQ_Left_Req+0x17c>
					App_Dsp.RequestEQ_Left = 0x0000;
 800a240:	4b04      	ldr	r3, [pc, #16]	; (800a254 <Dsp_EQ_Left_Req+0x180>)
 800a242:	2200      	movs	r2, #0
 800a244:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
 800a248:	e002      	b.n	800a250 <Dsp_EQ_Left_Req+0x17c>
		return;
 800a24a:	bf00      	nop
 800a24c:	e000      	b.n	800a250 <Dsp_EQ_Left_Req+0x17c>
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800a24e:	bf00      	nop
	}
	

	

}
 800a250:	bd80      	pop	{r7, pc}
 800a252:	bf00      	nop
 800a254:	20002c34 	.word	0x20002c34
 800a258:	20002872 	.word	0x20002872
 800a25c:	20002c33 	.word	0x20002c33
 800a260:	20002c31 	.word	0x20002c31
 800a264:	20002870 	.word	0x20002870

0800a268 <Dsp_EQ_Right_Req>:
void Dsp_EQ_Right_Req(void)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	af00      	add	r7, sp, #0
	static SCH_U8 Timer=0;
	if((App_Dsp.RequestEQ_Right&0x8000)==0)
 800a26c:	4b5e      	ldr	r3, [pc, #376]	; (800a3e8 <Dsp_EQ_Right_Req+0x180>)
 800a26e:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800a272:	b21b      	sxth	r3, r3
 800a274:	2b00      	cmp	r3, #0
 800a276:	f280 80b2 	bge.w	800a3de <Dsp_EQ_Right_Req+0x176>
		return;
	Timer++;
 800a27a:	4b5c      	ldr	r3, [pc, #368]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a27c:	781b      	ldrb	r3, [r3, #0]
 800a27e:	3301      	adds	r3, #1
 800a280:	b2da      	uxtb	r2, r3
 800a282:	4b5a      	ldr	r3, [pc, #360]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a284:	701a      	strb	r2, [r3, #0]
	if(BtSPPCONFlag || bGUKAIBLE)
 800a286:	4b5a      	ldr	r3, [pc, #360]	; (800a3f0 <Dsp_EQ_Right_Req+0x188>)
 800a288:	781b      	ldrb	r3, [r3, #0]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d103      	bne.n	800a296 <Dsp_EQ_Right_Req+0x2e>
 800a28e:	4b59      	ldr	r3, [pc, #356]	; (800a3f4 <Dsp_EQ_Right_Req+0x18c>)
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d040      	beq.n	800a318 <Dsp_EQ_Right_Req+0xb0>
	{
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800a296:	4b55      	ldr	r3, [pc, #340]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a298:	781b      	ldrb	r3, [r3, #0]
 800a29a:	2b03      	cmp	r3, #3
 800a29c:	d903      	bls.n	800a2a6 <Dsp_EQ_Right_Req+0x3e>
 800a29e:	4b56      	ldr	r3, [pc, #344]	; (800a3f8 <Dsp_EQ_Right_Req+0x190>)
 800a2a0:	781b      	ldrb	r3, [r3, #0]
 800a2a2:	2b01      	cmp	r3, #1
 800a2a4:	d011      	beq.n	800a2ca <Dsp_EQ_Right_Req+0x62>
			||(Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800a2a6:	4b51      	ldr	r3, [pc, #324]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a2a8:	781b      	ldrb	r3, [r3, #0]
 800a2aa:	2b03      	cmp	r3, #3
 800a2ac:	d903      	bls.n	800a2b6 <Dsp_EQ_Right_Req+0x4e>
 800a2ae:	4b52      	ldr	r3, [pc, #328]	; (800a3f8 <Dsp_EQ_Right_Req+0x190>)
 800a2b0:	781b      	ldrb	r3, [r3, #0]
 800a2b2:	2b02      	cmp	r3, #2
 800a2b4:	d009      	beq.n	800a2ca <Dsp_EQ_Right_Req+0x62>
			||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800a2b6:	4b4d      	ldr	r3, [pc, #308]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a2b8:	781b      	ldrb	r3, [r3, #0]
 800a2ba:	2b07      	cmp	r3, #7
 800a2bc:	f240 8091 	bls.w	800a3e2 <Dsp_EQ_Right_Req+0x17a>
 800a2c0:	4b4d      	ldr	r3, [pc, #308]	; (800a3f8 <Dsp_EQ_Right_Req+0x190>)
 800a2c2:	781b      	ldrb	r3, [r3, #0]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	f040 808c 	bne.w	800a3e2 <Dsp_EQ_Right_Req+0x17a>
		{
			Timer = 0;
 800a2ca:	4b48      	ldr	r3, [pc, #288]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x04)))
 800a2d0:	4b45      	ldr	r3, [pc, #276]	; (800a3e8 <Dsp_EQ_Right_Req+0x180>)
 800a2d2:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800a2d6:	021b      	lsls	r3, r3, #8
 800a2d8:	b29b      	uxth	r3, r3
 800a2da:	3304      	adds	r3, #4
 800a2dc:	b29b      	uxth	r3, r3
 800a2de:	461a      	mov	r2, r3
 800a2e0:	210a      	movs	r1, #10
 800a2e2:	2003      	movs	r0, #3
 800a2e4:	f004 f84c 	bl	800e380 <PostMessage>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d079      	beq.n	800a3e2 <Dsp_EQ_Right_Req+0x17a>
			{
				App_Dsp.RequestEQ_Right++;
 800a2ee:	4b3e      	ldr	r3, [pc, #248]	; (800a3e8 <Dsp_EQ_Right_Req+0x180>)
 800a2f0:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	b29a      	uxth	r2, r3
 800a2f8:	4b3b      	ldr	r3, [pc, #236]	; (800a3e8 <Dsp_EQ_Right_Req+0x180>)
 800a2fa:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
				if(App_Dsp.RequestEQ_Right%32==0)
 800a2fe:	4b3a      	ldr	r3, [pc, #232]	; (800a3e8 <Dsp_EQ_Right_Req+0x180>)
 800a300:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800a304:	f003 031f 	and.w	r3, r3, #31
 800a308:	b29b      	uxth	r3, r3
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d169      	bne.n	800a3e2 <Dsp_EQ_Right_Req+0x17a>
					App_Dsp.RequestEQ_Right = 0x0000;
 800a30e:	4b36      	ldr	r3, [pc, #216]	; (800a3e8 <Dsp_EQ_Right_Req+0x180>)
 800a310:	2200      	movs	r2, #0
 800a312:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800a316:	e064      	b.n	800a3e2 <Dsp_EQ_Right_Req+0x17a>
		}

	}
	else
	{
		if((Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800a318:	4b34      	ldr	r3, [pc, #208]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a31a:	781b      	ldrb	r3, [r3, #0]
 800a31c:	2b04      	cmp	r3, #4
 800a31e:	d103      	bne.n	800a328 <Dsp_EQ_Right_Req+0xc0>
 800a320:	4b35      	ldr	r3, [pc, #212]	; (800a3f8 <Dsp_EQ_Right_Req+0x190>)
 800a322:	781b      	ldrb	r3, [r3, #0]
 800a324:	2b01      	cmp	r3, #1
 800a326:	d00f      	beq.n	800a348 <Dsp_EQ_Right_Req+0xe0>
			||(Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800a328:	4b30      	ldr	r3, [pc, #192]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	2b04      	cmp	r3, #4
 800a32e:	d103      	bne.n	800a338 <Dsp_EQ_Right_Req+0xd0>
 800a330:	4b31      	ldr	r3, [pc, #196]	; (800a3f8 <Dsp_EQ_Right_Req+0x190>)
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	2b02      	cmp	r3, #2
 800a336:	d007      	beq.n	800a348 <Dsp_EQ_Right_Req+0xe0>
			||(Timer == T96MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800a338:	4b2c      	ldr	r3, [pc, #176]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a33a:	781b      	ldrb	r3, [r3, #0]
 800a33c:	2b0c      	cmp	r3, #12
 800a33e:	d10f      	bne.n	800a360 <Dsp_EQ_Right_Req+0xf8>
 800a340:	4b2d      	ldr	r3, [pc, #180]	; (800a3f8 <Dsp_EQ_Right_Req+0x190>)
 800a342:	781b      	ldrb	r3, [r3, #0]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d10b      	bne.n	800a360 <Dsp_EQ_Right_Req+0xf8>
		{
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x14)))
 800a348:	4b27      	ldr	r3, [pc, #156]	; (800a3e8 <Dsp_EQ_Right_Req+0x180>)
 800a34a:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800a34e:	021b      	lsls	r3, r3, #8
 800a350:	b29b      	uxth	r3, r3
 800a352:	3314      	adds	r3, #20
 800a354:	b29b      	uxth	r3, r3
 800a356:	461a      	mov	r2, r3
 800a358:	210a      	movs	r1, #10
 800a35a:	2003      	movs	r0, #3
 800a35c:	f004 f810 	bl	800e380 <PostMessage>
			{
		
			}
		}
		if((Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800a360:	4b22      	ldr	r3, [pc, #136]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a362:	781b      	ldrb	r3, [r3, #0]
 800a364:	2b07      	cmp	r3, #7
 800a366:	d903      	bls.n	800a370 <Dsp_EQ_Right_Req+0x108>
 800a368:	4b23      	ldr	r3, [pc, #140]	; (800a3f8 <Dsp_EQ_Right_Req+0x190>)
 800a36a:	781b      	ldrb	r3, [r3, #0]
 800a36c:	2b01      	cmp	r3, #1
 800a36e:	d00f      	beq.n	800a390 <Dsp_EQ_Right_Req+0x128>
		||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800a370:	4b1e      	ldr	r3, [pc, #120]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a372:	781b      	ldrb	r3, [r3, #0]
 800a374:	2b07      	cmp	r3, #7
 800a376:	d903      	bls.n	800a380 <Dsp_EQ_Right_Req+0x118>
 800a378:	4b1f      	ldr	r3, [pc, #124]	; (800a3f8 <Dsp_EQ_Right_Req+0x190>)
 800a37a:	781b      	ldrb	r3, [r3, #0]
 800a37c:	2b02      	cmp	r3, #2
 800a37e:	d007      	beq.n	800a390 <Dsp_EQ_Right_Req+0x128>
		||(Timer >= T200MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800a380:	4b1a      	ldr	r3, [pc, #104]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a382:	781b      	ldrb	r3, [r3, #0]
 800a384:	2b18      	cmp	r3, #24
 800a386:	d92d      	bls.n	800a3e4 <Dsp_EQ_Right_Req+0x17c>
 800a388:	4b1b      	ldr	r3, [pc, #108]	; (800a3f8 <Dsp_EQ_Right_Req+0x190>)
 800a38a:	781b      	ldrb	r3, [r3, #0]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d129      	bne.n	800a3e4 <Dsp_EQ_Right_Req+0x17c>
		{
			Timer = 0;
 800a390:	4b16      	ldr	r3, [pc, #88]	; (800a3ec <Dsp_EQ_Right_Req+0x184>)
 800a392:	2200      	movs	r2, #0
 800a394:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x15)))
 800a396:	4b14      	ldr	r3, [pc, #80]	; (800a3e8 <Dsp_EQ_Right_Req+0x180>)
 800a398:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800a39c:	021b      	lsls	r3, r3, #8
 800a39e:	b29b      	uxth	r3, r3
 800a3a0:	3315      	adds	r3, #21
 800a3a2:	b29b      	uxth	r3, r3
 800a3a4:	461a      	mov	r2, r3
 800a3a6:	210a      	movs	r1, #10
 800a3a8:	2003      	movs	r0, #3
 800a3aa:	f003 ffe9 	bl	800e380 <PostMessage>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d017      	beq.n	800a3e4 <Dsp_EQ_Right_Req+0x17c>
			{
				App_Dsp.RequestEQ_Right++;
 800a3b4:	4b0c      	ldr	r3, [pc, #48]	; (800a3e8 <Dsp_EQ_Right_Req+0x180>)
 800a3b6:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800a3ba:	3301      	adds	r3, #1
 800a3bc:	b29a      	uxth	r2, r3
 800a3be:	4b0a      	ldr	r3, [pc, #40]	; (800a3e8 <Dsp_EQ_Right_Req+0x180>)
 800a3c0:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
				if(App_Dsp.RequestEQ_Right%32==0)
 800a3c4:	4b08      	ldr	r3, [pc, #32]	; (800a3e8 <Dsp_EQ_Right_Req+0x180>)
 800a3c6:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800a3ca:	f003 031f 	and.w	r3, r3, #31
 800a3ce:	b29b      	uxth	r3, r3
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d107      	bne.n	800a3e4 <Dsp_EQ_Right_Req+0x17c>
					App_Dsp.RequestEQ_Right = 0x0000;
 800a3d4:	4b04      	ldr	r3, [pc, #16]	; (800a3e8 <Dsp_EQ_Right_Req+0x180>)
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
 800a3dc:	e002      	b.n	800a3e4 <Dsp_EQ_Right_Req+0x17c>
		return;
 800a3de:	bf00      	nop
 800a3e0:	e000      	b.n	800a3e4 <Dsp_EQ_Right_Req+0x17c>
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800a3e2:	bf00      	nop
		}

	}


}
 800a3e4:	bd80      	pop	{r7, pc}
 800a3e6:	bf00      	nop
 800a3e8:	20002c34 	.word	0x20002c34
 800a3ec:	20002873 	.word	0x20002873
 800a3f0:	20002c33 	.word	0x20002c33
 800a3f4:	20002c31 	.word	0x20002c31
 800a3f8:	20002870 	.word	0x20002870

0800a3fc <Dsp_Filter_Init>:
***************************************************************************************************
*/
#include "include.h"

void Dsp_Filter_Init(void)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b083      	sub	sp, #12
 800a400:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800a402:	2300      	movs	r3, #0
 800a404:	80fb      	strh	r3, [r7, #6]
 800a406:	e081      	b.n	800a50c <Dsp_Filter_Init+0x110>
	{
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.byte = 0x00;
 800a408:	88fa      	ldrh	r2, [r7, #6]
 800a40a:	4945      	ldr	r1, [pc, #276]	; (800a520 <Dsp_Filter_Init+0x124>)
 800a40c:	4613      	mov	r3, r2
 800a40e:	005b      	lsls	r3, r3, #1
 800a410:	4413      	add	r3, r2
 800a412:	00db      	lsls	r3, r3, #3
 800a414:	440b      	add	r3, r1
 800a416:	33b0      	adds	r3, #176	; 0xb0
 800a418:	2200      	movs	r2, #0
 800a41a:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.byte  = 0x00;
 800a41c:	88fa      	ldrh	r2, [r7, #6]
 800a41e:	4940      	ldr	r1, [pc, #256]	; (800a520 <Dsp_Filter_Init+0x124>)
 800a420:	4613      	mov	r3, r2
 800a422:	005b      	lsls	r3, r3, #1
 800a424:	4413      	add	r3, r2
 800a426:	00db      	lsls	r3, r3, #3
 800a428:	440b      	add	r3, r1
 800a42a:	33bc      	adds	r3, #188	; 0xbc
 800a42c:	2200      	movs	r2, #0
 800a42e:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.bit.EN_DIS = 1;
 800a430:	88fa      	ldrh	r2, [r7, #6]
 800a432:	493b      	ldr	r1, [pc, #236]	; (800a520 <Dsp_Filter_Init+0x124>)
 800a434:	4613      	mov	r3, r2
 800a436:	005b      	lsls	r3, r3, #1
 800a438:	4413      	add	r3, r2
 800a43a:	00db      	lsls	r3, r3, #3
 800a43c:	440b      	add	r3, r1
 800a43e:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800a442:	7813      	ldrb	r3, [r2, #0]
 800a444:	f043 0301 	orr.w	r3, r3, #1
 800a448:	7013      	strb	r3, [r2, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.bit.EN_DIS  = 1;
 800a44a:	88fa      	ldrh	r2, [r7, #6]
 800a44c:	4934      	ldr	r1, [pc, #208]	; (800a520 <Dsp_Filter_Init+0x124>)
 800a44e:	4613      	mov	r3, r2
 800a450:	005b      	lsls	r3, r3, #1
 800a452:	4413      	add	r3, r2
 800a454:	00db      	lsls	r3, r3, #3
 800a456:	440b      	add	r3, r1
 800a458:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 800a45c:	7813      	ldrb	r3, [r2, #0]
 800a45e:	f043 0301 	orr.w	r3, r3, #1
 800a462:	7013      	strb	r3, [r2, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].MODE0 = MODE0_BUTTERWORTH;
 800a464:	88fa      	ldrh	r2, [r7, #6]
 800a466:	492e      	ldr	r1, [pc, #184]	; (800a520 <Dsp_Filter_Init+0x124>)
 800a468:	4613      	mov	r3, r2
 800a46a:	005b      	lsls	r3, r3, #1
 800a46c:	4413      	add	r3, r2
 800a46e:	00db      	lsls	r3, r3, #3
 800a470:	440b      	add	r3, r1
 800a472:	33b1      	adds	r3, #177	; 0xb1
 800a474:	2203      	movs	r2, #3
 800a476:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].MODE0  = MODE0_BUTTERWORTH;
 800a478:	88fa      	ldrh	r2, [r7, #6]
 800a47a:	4929      	ldr	r1, [pc, #164]	; (800a520 <Dsp_Filter_Init+0x124>)
 800a47c:	4613      	mov	r3, r2
 800a47e:	005b      	lsls	r3, r3, #1
 800a480:	4413      	add	r3, r2
 800a482:	00db      	lsls	r3, r3, #3
 800a484:	440b      	add	r3, r1
 800a486:	33bd      	adds	r3, #189	; 0xbd
 800a488:	2203      	movs	r2, #3
 800a48a:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].MODE1 = MODE1_24dB_Oct;
 800a48c:	88fa      	ldrh	r2, [r7, #6]
 800a48e:	4924      	ldr	r1, [pc, #144]	; (800a520 <Dsp_Filter_Init+0x124>)
 800a490:	4613      	mov	r3, r2
 800a492:	005b      	lsls	r3, r3, #1
 800a494:	4413      	add	r3, r2
 800a496:	00db      	lsls	r3, r3, #3
 800a498:	440b      	add	r3, r1
 800a49a:	33b2      	adds	r3, #178	; 0xb2
 800a49c:	2203      	movs	r2, #3
 800a49e:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].MODE1  = MODE1_24dB_Oct;
 800a4a0:	88fa      	ldrh	r2, [r7, #6]
 800a4a2:	491f      	ldr	r1, [pc, #124]	; (800a520 <Dsp_Filter_Init+0x124>)
 800a4a4:	4613      	mov	r3, r2
 800a4a6:	005b      	lsls	r3, r3, #1
 800a4a8:	4413      	add	r3, r2
 800a4aa:	00db      	lsls	r3, r3, #3
 800a4ac:	440b      	add	r3, r1
 800a4ae:	33be      	adds	r3, #190	; 0xbe
 800a4b0:	2203      	movs	r2, #3
 800a4b2:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Freq  = DSP_FREQ_FILTER_MIN;
 800a4b4:	88fa      	ldrh	r2, [r7, #6]
 800a4b6:	491a      	ldr	r1, [pc, #104]	; (800a520 <Dsp_Filter_Init+0x124>)
 800a4b8:	4613      	mov	r3, r2
 800a4ba:	005b      	lsls	r3, r3, #1
 800a4bc:	4413      	add	r3, r2
 800a4be:	00db      	lsls	r3, r3, #3
 800a4c0:	440b      	add	r3, r1
 800a4c2:	33b4      	adds	r3, #180	; 0xb4
 800a4c4:	2214      	movs	r2, #20
 800a4c6:	601a      	str	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Freq   = DSP_FREQ_FILTER_MAX;
 800a4c8:	88fa      	ldrh	r2, [r7, #6]
 800a4ca:	4915      	ldr	r1, [pc, #84]	; (800a520 <Dsp_Filter_Init+0x124>)
 800a4cc:	4613      	mov	r3, r2
 800a4ce:	005b      	lsls	r3, r3, #1
 800a4d0:	4413      	add	r3, r2
 800a4d2:	00db      	lsls	r3, r3, #3
 800a4d4:	440b      	add	r3, r1
 800a4d6:	33c0      	adds	r3, #192	; 0xc0
 800a4d8:	f644 6220 	movw	r2, #20000	; 0x4e20
 800a4dc:	601a      	str	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Gain  = 0x0000;
 800a4de:	88fa      	ldrh	r2, [r7, #6]
 800a4e0:	490f      	ldr	r1, [pc, #60]	; (800a520 <Dsp_Filter_Init+0x124>)
 800a4e2:	4613      	mov	r3, r2
 800a4e4:	005b      	lsls	r3, r3, #1
 800a4e6:	4413      	add	r3, r2
 800a4e8:	00db      	lsls	r3, r3, #3
 800a4ea:	440b      	add	r3, r1
 800a4ec:	33b8      	adds	r3, #184	; 0xb8
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	801a      	strh	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Gain   = 0x0000;
 800a4f2:	88fa      	ldrh	r2, [r7, #6]
 800a4f4:	490a      	ldr	r1, [pc, #40]	; (800a520 <Dsp_Filter_Init+0x124>)
 800a4f6:	4613      	mov	r3, r2
 800a4f8:	005b      	lsls	r3, r3, #1
 800a4fa:	4413      	add	r3, r2
 800a4fc:	00db      	lsls	r3, r3, #3
 800a4fe:	440b      	add	r3, r1
 800a500:	33c4      	adds	r3, #196	; 0xc4
 800a502:	2200      	movs	r2, #0
 800a504:	801a      	strh	r2, [r3, #0]
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800a506:	88fb      	ldrh	r3, [r7, #6]
 800a508:	3301      	adds	r3, #1
 800a50a:	80fb      	strh	r3, [r7, #6]
 800a50c:	88fb      	ldrh	r3, [r7, #6]
 800a50e:	2b07      	cmp	r3, #7
 800a510:	f67f af7a 	bls.w	800a408 <Dsp_Filter_Init+0xc>
	}
}
 800a514:	bf00      	nop
 800a516:	370c      	adds	r7, #12
 800a518:	46bd      	mov	sp, r7
 800a51a:	bc80      	pop	{r7}
 800a51c:	4770      	bx	lr
 800a51e:	bf00      	nop
 800a520:	20002c34 	.word	0x20002c34

0800a524 <Filter_Bypassed>:
			MOD_FILTER_8_GENFILTER1_64_ALG0_STAGE0_B2_ADDR
		}
	}
};
void Filter_Bypassed(double *buff_double)
{
 800a524:	b480      	push	{r7}
 800a526:	b083      	sub	sp, #12
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
	*buff_double++ = 0;  ///b2
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f103 0208 	add.w	r2, r3, #8
 800a532:	607a      	str	r2, [r7, #4]
 800a534:	f04f 0100 	mov.w	r1, #0
 800a538:	f04f 0200 	mov.w	r2, #0
 800a53c:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///b1 
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f103 0208 	add.w	r2, r3, #8
 800a546:	607a      	str	r2, [r7, #4]
 800a548:	f04f 0100 	mov.w	r1, #0
 800a54c:	f04f 0200 	mov.w	r2, #0
 800a550:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 1;  ///b0 
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f103 0208 	add.w	r2, r3, #8
 800a55a:	607a      	str	r2, [r7, #4]
 800a55c:	f04f 0100 	mov.w	r1, #0
 800a560:	4a0d      	ldr	r2, [pc, #52]	; (800a598 <Filter_Bypassed+0x74>)
 800a562:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///a2
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	f103 0208 	add.w	r2, r3, #8
 800a56c:	607a      	str	r2, [r7, #4]
 800a56e:	f04f 0100 	mov.w	r1, #0
 800a572:	f04f 0200 	mov.w	r2, #0
 800a576:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///a1
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	f103 0208 	add.w	r2, r3, #8
 800a580:	607a      	str	r2, [r7, #4]
 800a582:	f04f 0100 	mov.w	r1, #0
 800a586:	f04f 0200 	mov.w	r2, #0
 800a58a:	e9c3 1200 	strd	r1, r2, [r3]
}
 800a58e:	bf00      	nop
 800a590:	370c      	adds	r7, #12
 800a592:	46bd      	mov	sp, r7
 800a594:	bc80      	pop	{r7}
 800a596:	4770      	bx	lr
 800a598:	3ff00000 	.word	0x3ff00000

0800a59c <Filter_1st_Order_Butterworth>:
	*buff_double++ = (-(1 + cos(w0)) * gainLinear / 2) / a0;     ///b0
	*buff_double++ = (alpha - 1) / a0;                           ///a2
	*buff_double   = (2 * cos(w0)) / a0;                         ////a1
}
void Filter_1st_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800a59c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a5a0:	b090      	sub	sp, #64	; 0x40
 800a5a2:	af00      	add	r7, sp, #0
 800a5a4:	6178      	str	r0, [r7, #20]
 800a5a6:	60fa      	str	r2, [r7, #12]
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	460b      	mov	r3, r1
 800a5ac:	74fb      	strb	r3, [r7, #19]
 800a5ae:	4613      	mov	r3, r2
 800a5b0:	823b      	strh	r3, [r7, #16]
	double gainLinear,omega,sn,cs,a0;
	omega = 2 * pi * Freq /Fs;
 800a5b2:	4b98      	ldr	r3, [pc, #608]	; (800a814 <Filter_1st_Order_Butterworth+0x278>)
 800a5b4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a5b8:	4602      	mov	r2, r0
 800a5ba:	460b      	mov	r3, r1
 800a5bc:	f7f5 fe46 	bl	800024c <__adddf3>
 800a5c0:	4602      	mov	r2, r0
 800a5c2:	460b      	mov	r3, r1
 800a5c4:	e9c7 2300 	strd	r2, r3, [r7]
 800a5c8:	68f8      	ldr	r0, [r7, #12]
 800a5ca:	f7f5 ff7b 	bl	80004c4 <__aeabi_ui2d>
 800a5ce:	4602      	mov	r2, r0
 800a5d0:	460b      	mov	r3, r1
 800a5d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a5d6:	f7f5 ffef 	bl	80005b8 <__aeabi_dmul>
 800a5da:	4602      	mov	r2, r0
 800a5dc:	460b      	mov	r3, r1
 800a5de:	4610      	mov	r0, r2
 800a5e0:	4619      	mov	r1, r3
 800a5e2:	4b8d      	ldr	r3, [pc, #564]	; (800a818 <Filter_1st_Order_Butterworth+0x27c>)
 800a5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e8:	f7f6 f910 	bl	800080c <__aeabi_ddiv>
 800a5ec:	4602      	mov	r2, r0
 800a5ee:	460b      	mov	r3, r1
 800a5f0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	sn = sin(omega);
 800a5f4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a5f8:	f005 fd7a 	bl	80100f0 <sin>
 800a5fc:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	cs = cos(omega);
 800a600:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a604:	f005 fd3e 	bl	8010084 <cos>
 800a608:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	a0 = sn + cs + 1;
 800a60c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a610:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a614:	f7f5 fe1a 	bl	800024c <__adddf3>
 800a618:	4602      	mov	r2, r0
 800a61a:	460b      	mov	r3, r1
 800a61c:	4610      	mov	r0, r2
 800a61e:	4619      	mov	r1, r3
 800a620:	f04f 0200 	mov.w	r2, #0
 800a624:	4b7d      	ldr	r3, [pc, #500]	; (800a81c <Filter_1st_Order_Butterworth+0x280>)
 800a626:	f7f5 fe11 	bl	800024c <__adddf3>
 800a62a:	4602      	mov	r2, r0
 800a62c:	460b      	mov	r3, r1
 800a62e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	gainLinear = pow(10,(Gain/20));
 800a632:	8a3b      	ldrh	r3, [r7, #16]
 800a634:	4a7a      	ldr	r2, [pc, #488]	; (800a820 <Filter_1st_Order_Butterworth+0x284>)
 800a636:	fba2 2303 	umull	r2, r3, r2, r3
 800a63a:	091b      	lsrs	r3, r3, #4
 800a63c:	b29b      	uxth	r3, r3
 800a63e:	4618      	mov	r0, r3
 800a640:	f7f5 ff50 	bl	80004e4 <__aeabi_i2d>
 800a644:	4602      	mov	r2, r0
 800a646:	460b      	mov	r3, r1
 800a648:	f04f 0000 	mov.w	r0, #0
 800a64c:	4975      	ldr	r1, [pc, #468]	; (800a824 <Filter_1st_Order_Butterworth+0x288>)
 800a64e:	f005 fd89 	bl	8010164 <pow>
 800a652:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800a656:	7cfb      	ldrb	r3, [r7, #19]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d173      	bne.n	800a744 <Filter_1st_Order_Butterworth+0x1a8>
	{
		*buff_double++ = 0;  ///b2
 800a65c:	697b      	ldr	r3, [r7, #20]
 800a65e:	f103 0208 	add.w	r2, r3, #8
 800a662:	617a      	str	r2, [r7, #20]
 800a664:	f04f 0100 	mov.w	r1, #0
 800a668:	f04f 0200 	mov.w	r2, #0
 800a66c:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double++ = -gainLinear * (1 + cs) / a0;  ///b1 
 800a670:	69bc      	ldr	r4, [r7, #24]
 800a672:	69fb      	ldr	r3, [r7, #28]
 800a674:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800a678:	f04f 0200 	mov.w	r2, #0
 800a67c:	4b67      	ldr	r3, [pc, #412]	; (800a81c <Filter_1st_Order_Butterworth+0x280>)
 800a67e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a682:	f7f5 fde3 	bl	800024c <__adddf3>
 800a686:	4602      	mov	r2, r0
 800a688:	460b      	mov	r3, r1
 800a68a:	4620      	mov	r0, r4
 800a68c:	4629      	mov	r1, r5
 800a68e:	f7f5 ff93 	bl	80005b8 <__aeabi_dmul>
 800a692:	4603      	mov	r3, r0
 800a694:	460c      	mov	r4, r1
 800a696:	4618      	mov	r0, r3
 800a698:	4621      	mov	r1, r4
 800a69a:	697c      	ldr	r4, [r7, #20]
 800a69c:	f104 0308 	add.w	r3, r4, #8
 800a6a0:	617b      	str	r3, [r7, #20]
 800a6a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a6a6:	f7f6 f8b1 	bl	800080c <__aeabi_ddiv>
 800a6aa:	4602      	mov	r2, r0
 800a6ac:	460b      	mov	r3, r1
 800a6ae:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = gainLinear * (1 + cs) / a0;  ///b0 
 800a6b2:	f04f 0200 	mov.w	r2, #0
 800a6b6:	4b59      	ldr	r3, [pc, #356]	; (800a81c <Filter_1st_Order_Butterworth+0x280>)
 800a6b8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a6bc:	f7f5 fdc6 	bl	800024c <__adddf3>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	460c      	mov	r4, r1
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	4621      	mov	r1, r4
 800a6c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a6cc:	f7f5 ff74 	bl	80005b8 <__aeabi_dmul>
 800a6d0:	4603      	mov	r3, r0
 800a6d2:	460c      	mov	r4, r1
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	4621      	mov	r1, r4
 800a6d8:	697c      	ldr	r4, [r7, #20]
 800a6da:	f104 0308 	add.w	r3, r4, #8
 800a6de:	617b      	str	r3, [r7, #20]
 800a6e0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a6e4:	f7f6 f892 	bl	800080c <__aeabi_ddiv>
 800a6e8:	4602      	mov	r2, r0
 800a6ea:	460b      	mov	r3, r1
 800a6ec:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = 0;  ///a2
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	f103 0208 	add.w	r2, r3, #8
 800a6f6:	617a      	str	r2, [r7, #20]
 800a6f8:	f04f 0100 	mov.w	r1, #0
 800a6fc:	f04f 0200 	mov.w	r2, #0
 800a700:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
 800a704:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a708:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a70c:	f7f5 fd9c 	bl	8000248 <__aeabi_dsub>
 800a710:	4603      	mov	r3, r0
 800a712:	460c      	mov	r4, r1
 800a714:	4618      	mov	r0, r3
 800a716:	4621      	mov	r1, r4
 800a718:	f04f 0200 	mov.w	r2, #0
 800a71c:	4b3f      	ldr	r3, [pc, #252]	; (800a81c <Filter_1st_Order_Butterworth+0x280>)
 800a71e:	f7f5 fd93 	bl	8000248 <__aeabi_dsub>
 800a722:	4603      	mov	r3, r0
 800a724:	460c      	mov	r4, r1
 800a726:	469a      	mov	sl, r3
 800a728:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800a72c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a730:	4650      	mov	r0, sl
 800a732:	4659      	mov	r1, fp
 800a734:	f7f6 f86a 	bl	800080c <__aeabi_ddiv>
 800a738:	4603      	mov	r3, r0
 800a73a:	460c      	mov	r4, r1
 800a73c:	697a      	ldr	r2, [r7, #20]
 800a73e:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ = gainLinear * sn / a0;  ///b1 
		*buff_double++ = gainLinear * sn / a0;  ///b0 
		*buff_double++ = 0;  ///a2
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
	}
}
 800a742:	e061      	b.n	800a808 <Filter_1st_Order_Butterworth+0x26c>
	else if(HPLP == LOW_PASS_FILTER)
 800a744:	7cfb      	ldrb	r3, [r7, #19]
 800a746:	2b01      	cmp	r3, #1
 800a748:	d15e      	bne.n	800a808 <Filter_1st_Order_Butterworth+0x26c>
		*buff_double++ = 0;  ///b2
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	f103 0208 	add.w	r2, r3, #8
 800a750:	617a      	str	r2, [r7, #20]
 800a752:	f04f 0100 	mov.w	r1, #0
 800a756:	f04f 0200 	mov.w	r2, #0
 800a75a:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double++ = gainLinear * sn / a0;  ///b1 
 800a75e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a762:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a766:	f7f5 ff27 	bl	80005b8 <__aeabi_dmul>
 800a76a:	4603      	mov	r3, r0
 800a76c:	460c      	mov	r4, r1
 800a76e:	4618      	mov	r0, r3
 800a770:	4621      	mov	r1, r4
 800a772:	697c      	ldr	r4, [r7, #20]
 800a774:	f104 0308 	add.w	r3, r4, #8
 800a778:	617b      	str	r3, [r7, #20]
 800a77a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a77e:	f7f6 f845 	bl	800080c <__aeabi_ddiv>
 800a782:	4602      	mov	r2, r0
 800a784:	460b      	mov	r3, r1
 800a786:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = gainLinear * sn / a0;  ///b0 
 800a78a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a78e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a792:	f7f5 ff11 	bl	80005b8 <__aeabi_dmul>
 800a796:	4603      	mov	r3, r0
 800a798:	460c      	mov	r4, r1
 800a79a:	4618      	mov	r0, r3
 800a79c:	4621      	mov	r1, r4
 800a79e:	697c      	ldr	r4, [r7, #20]
 800a7a0:	f104 0308 	add.w	r3, r4, #8
 800a7a4:	617b      	str	r3, [r7, #20]
 800a7a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a7aa:	f7f6 f82f 	bl	800080c <__aeabi_ddiv>
 800a7ae:	4602      	mov	r2, r0
 800a7b0:	460b      	mov	r3, r1
 800a7b2:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = 0;  ///a2
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	f103 0208 	add.w	r2, r3, #8
 800a7bc:	617a      	str	r2, [r7, #20]
 800a7be:	f04f 0100 	mov.w	r1, #0
 800a7c2:	f04f 0200 	mov.w	r2, #0
 800a7c6:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
 800a7ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a7ce:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a7d2:	f7f5 fd39 	bl	8000248 <__aeabi_dsub>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	460c      	mov	r4, r1
 800a7da:	4618      	mov	r0, r3
 800a7dc:	4621      	mov	r1, r4
 800a7de:	f04f 0200 	mov.w	r2, #0
 800a7e2:	4b0e      	ldr	r3, [pc, #56]	; (800a81c <Filter_1st_Order_Butterworth+0x280>)
 800a7e4:	f7f5 fd30 	bl	8000248 <__aeabi_dsub>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	460c      	mov	r4, r1
 800a7ec:	4698      	mov	r8, r3
 800a7ee:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800a7f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a7f6:	4640      	mov	r0, r8
 800a7f8:	4649      	mov	r1, r9
 800a7fa:	f7f6 f807 	bl	800080c <__aeabi_ddiv>
 800a7fe:	4603      	mov	r3, r0
 800a800:	460c      	mov	r4, r1
 800a802:	697a      	ldr	r2, [r7, #20]
 800a804:	e9c2 3400 	strd	r3, r4, [r2]
}
 800a808:	bf00      	nop
 800a80a:	3740      	adds	r7, #64	; 0x40
 800a80c:	46bd      	mov	sp, r7
 800a80e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a812:	bf00      	nop
 800a814:	0801f900 	.word	0x0801f900
 800a818:	0801f8f8 	.word	0x0801f8f8
 800a81c:	3ff00000 	.word	0x3ff00000
 800a820:	cccccccd 	.word	0xcccccccd
 800a824:	40240000 	.word	0x40240000

0800a828 <Filter_2st_Order_Butterworth>:
void Filter_2st_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800a828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a82c:	b093      	sub	sp, #76	; 0x4c
 800a82e:	af00      	add	r7, sp, #0
 800a830:	60f8      	str	r0, [r7, #12]
 800a832:	607a      	str	r2, [r7, #4]
 800a834:	461a      	mov	r2, r3
 800a836:	460b      	mov	r3, r1
 800a838:	72fb      	strb	r3, [r7, #11]
 800a83a:	4613      	mov	r3, r2
 800a83c:	813b      	strh	r3, [r7, #8]
	double gainLinear,alpha,omega,sn,cs,a0,f0;	
	f0 = Freq;
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f7f5 fe40 	bl	80004c4 <__aeabi_ui2d>
 800a844:	4603      	mov	r3, r0
 800a846:	460c      	mov	r4, r1
 800a848:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	omega = 2 * pi * f0 /Fs;
 800a84c:	4b7e      	ldr	r3, [pc, #504]	; (800aa48 <Filter_2st_Order_Butterworth+0x220>)
 800a84e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a852:	4602      	mov	r2, r0
 800a854:	460b      	mov	r3, r1
 800a856:	f7f5 fcf9 	bl	800024c <__adddf3>
 800a85a:	4603      	mov	r3, r0
 800a85c:	460c      	mov	r4, r1
 800a85e:	4618      	mov	r0, r3
 800a860:	4621      	mov	r1, r4
 800a862:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a866:	f7f5 fea7 	bl	80005b8 <__aeabi_dmul>
 800a86a:	4603      	mov	r3, r0
 800a86c:	460c      	mov	r4, r1
 800a86e:	4618      	mov	r0, r3
 800a870:	4621      	mov	r1, r4
 800a872:	4b76      	ldr	r3, [pc, #472]	; (800aa4c <Filter_2st_Order_Butterworth+0x224>)
 800a874:	cb18      	ldmia	r3, {r3, r4}
 800a876:	461a      	mov	r2, r3
 800a878:	4623      	mov	r3, r4
 800a87a:	f7f5 ffc7 	bl	800080c <__aeabi_ddiv>
 800a87e:	4603      	mov	r3, r0
 800a880:	460c      	mov	r4, r1
 800a882:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	sn = sin(omega);
 800a886:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a88a:	f005 fc31 	bl	80100f0 <sin>
 800a88e:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	cs = cos(omega);
 800a892:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800a896:	f005 fbf5 	bl	8010084 <cos>
 800a89a:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	alpha = sn / (2 * (1/ sqrt(2)));
 800a89e:	a368      	add	r3, pc, #416	; (adr r3, 800aa40 <Filter_2st_Order_Butterworth+0x218>)
 800a8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a8a8:	f7f5 ffb0 	bl	800080c <__aeabi_ddiv>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	460c      	mov	r4, r1
 800a8b0:	e9c7 3408 	strd	r3, r4, [r7, #32]
	a0 = 1 + alpha; 
 800a8b4:	f04f 0200 	mov.w	r2, #0
 800a8b8:	4b65      	ldr	r3, [pc, #404]	; (800aa50 <Filter_2st_Order_Butterworth+0x228>)
 800a8ba:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800a8be:	f7f5 fcc5 	bl	800024c <__adddf3>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	460c      	mov	r4, r1
 800a8c6:	e9c7 3406 	strd	r3, r4, [r7, #24]
	gainLinear = pow(10,(Gain/20));
 800a8ca:	893b      	ldrh	r3, [r7, #8]
 800a8cc:	4a61      	ldr	r2, [pc, #388]	; (800aa54 <Filter_2st_Order_Butterworth+0x22c>)
 800a8ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a8d2:	091b      	lsrs	r3, r3, #4
 800a8d4:	b29b      	uxth	r3, r3
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	f7f5 fe04 	bl	80004e4 <__aeabi_i2d>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	460c      	mov	r4, r1
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	4623      	mov	r3, r4
 800a8e4:	f04f 0000 	mov.w	r0, #0
 800a8e8:	495b      	ldr	r1, [pc, #364]	; (800aa58 <Filter_2st_Order_Butterworth+0x230>)
 800a8ea:	f005 fc3b 	bl	8010164 <pow>
 800a8ee:	e9c7 0104 	strd	r0, r1, [r7, #16]
	if(HPLP == HIGH_PASS_FILTER)
 800a8f2:	7afb      	ldrb	r3, [r7, #11]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	f040 80b1 	bne.w	800aa5c <Filter_2st_Order_Butterworth+0x234>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800a8fa:	f04f 0200 	mov.w	r2, #0
 800a8fe:	4b54      	ldr	r3, [pc, #336]	; (800aa50 <Filter_2st_Order_Butterworth+0x228>)
 800a900:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a904:	f7f5 fca2 	bl	800024c <__adddf3>
 800a908:	4603      	mov	r3, r0
 800a90a:	460c      	mov	r4, r1
 800a90c:	4618      	mov	r0, r3
 800a90e:	4621      	mov	r1, r4
 800a910:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a914:	f7f5 ff7a 	bl	800080c <__aeabi_ddiv>
 800a918:	4603      	mov	r3, r0
 800a91a:	460c      	mov	r4, r1
 800a91c:	4618      	mov	r0, r3
 800a91e:	4621      	mov	r1, r4
 800a920:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a924:	f7f5 fe48 	bl	80005b8 <__aeabi_dmul>
 800a928:	4603      	mov	r3, r0
 800a92a:	460c      	mov	r4, r1
 800a92c:	4618      	mov	r0, r3
 800a92e:	4621      	mov	r1, r4
 800a930:	68fc      	ldr	r4, [r7, #12]
 800a932:	f104 0308 	add.w	r3, r4, #8
 800a936:	60fb      	str	r3, [r7, #12]
 800a938:	f04f 0200 	mov.w	r2, #0
 800a93c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a940:	f7f5 ff64 	bl	800080c <__aeabi_ddiv>
 800a944:	4602      	mov	r2, r0
 800a946:	460b      	mov	r3, r1
 800a948:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800a94c:	f04f 0200 	mov.w	r2, #0
 800a950:	4b3f      	ldr	r3, [pc, #252]	; (800aa50 <Filter_2st_Order_Butterworth+0x228>)
 800a952:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a956:	f7f5 fc79 	bl	800024c <__adddf3>
 800a95a:	4603      	mov	r3, r0
 800a95c:	460c      	mov	r4, r1
 800a95e:	469a      	mov	sl, r3
 800a960:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800a964:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a968:	4650      	mov	r0, sl
 800a96a:	4659      	mov	r1, fp
 800a96c:	f7f5 ff4e 	bl	800080c <__aeabi_ddiv>
 800a970:	4603      	mov	r3, r0
 800a972:	460c      	mov	r4, r1
 800a974:	4618      	mov	r0, r3
 800a976:	4621      	mov	r1, r4
 800a978:	68fc      	ldr	r4, [r7, #12]
 800a97a:	f104 0308 	add.w	r3, r4, #8
 800a97e:	60fb      	str	r3, [r7, #12]
 800a980:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a984:	f7f5 fe18 	bl	80005b8 <__aeabi_dmul>
 800a988:	4602      	mov	r2, r0
 800a98a:	460b      	mov	r3, r1
 800a98c:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800a990:	f04f 0200 	mov.w	r2, #0
 800a994:	4b2e      	ldr	r3, [pc, #184]	; (800aa50 <Filter_2st_Order_Butterworth+0x228>)
 800a996:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a99a:	f7f5 fc57 	bl	800024c <__adddf3>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	460c      	mov	r4, r1
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	4621      	mov	r1, r4
 800a9a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a9aa:	f7f5 ff2f 	bl	800080c <__aeabi_ddiv>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	460c      	mov	r4, r1
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	4621      	mov	r1, r4
 800a9b6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a9ba:	f7f5 fdfd 	bl	80005b8 <__aeabi_dmul>
 800a9be:	4603      	mov	r3, r0
 800a9c0:	460c      	mov	r4, r1
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	4621      	mov	r1, r4
 800a9c6:	68fc      	ldr	r4, [r7, #12]
 800a9c8:	f104 0308 	add.w	r3, r4, #8
 800a9cc:	60fb      	str	r3, [r7, #12]
 800a9ce:	f04f 0200 	mov.w	r2, #0
 800a9d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a9d6:	f7f5 ff19 	bl	800080c <__aeabi_ddiv>
 800a9da:	4602      	mov	r2, r0
 800a9dc:	460b      	mov	r3, r1
 800a9de:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800a9e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a9e6:	f04f 0000 	mov.w	r0, #0
 800a9ea:	4919      	ldr	r1, [pc, #100]	; (800aa50 <Filter_2st_Order_Butterworth+0x228>)
 800a9ec:	f7f5 fc2c 	bl	8000248 <__aeabi_dsub>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	460c      	mov	r4, r1
 800a9f4:	4698      	mov	r8, r3
 800a9f6:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800a9fa:	68fc      	ldr	r4, [r7, #12]
 800a9fc:	f104 0308 	add.w	r3, r4, #8
 800aa00:	60fb      	str	r3, [r7, #12]
 800aa02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aa06:	4640      	mov	r0, r8
 800aa08:	4649      	mov	r1, r9
 800aa0a:	f7f5 feff 	bl	800080c <__aeabi_ddiv>
 800aa0e:	4602      	mov	r2, r0
 800aa10:	460b      	mov	r3, r1
 800aa12:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800aa16:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800aa1a:	4602      	mov	r2, r0
 800aa1c:	460b      	mov	r3, r1
 800aa1e:	f7f5 fc15 	bl	800024c <__adddf3>
 800aa22:	4603      	mov	r3, r0
 800aa24:	460c      	mov	r4, r1
 800aa26:	4618      	mov	r0, r3
 800aa28:	4621      	mov	r1, r4
 800aa2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aa2e:	f7f5 feed 	bl	800080c <__aeabi_ddiv>
 800aa32:	4603      	mov	r3, r0
 800aa34:	460c      	mov	r4, r1
 800aa36:	68fa      	ldr	r2, [r7, #12]
 800aa38:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800aa3c:	e0b0      	b.n	800aba0 <Filter_2st_Order_Butterworth+0x378>
 800aa3e:	bf00      	nop
 800aa40:	667f3bcc 	.word	0x667f3bcc
 800aa44:	3ff6a09e 	.word	0x3ff6a09e
 800aa48:	0801f900 	.word	0x0801f900
 800aa4c:	0801f8f8 	.word	0x0801f8f8
 800aa50:	3ff00000 	.word	0x3ff00000
 800aa54:	cccccccd 	.word	0xcccccccd
 800aa58:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800aa5c:	7afb      	ldrb	r3, [r7, #11]
 800aa5e:	2b01      	cmp	r3, #1
 800aa60:	f040 809e 	bne.w	800aba0 <Filter_2st_Order_Butterworth+0x378>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800aa64:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800aa68:	f04f 0000 	mov.w	r0, #0
 800aa6c:	494f      	ldr	r1, [pc, #316]	; (800abac <Filter_2st_Order_Butterworth+0x384>)
 800aa6e:	f7f5 fbeb 	bl	8000248 <__aeabi_dsub>
 800aa72:	4603      	mov	r3, r0
 800aa74:	460c      	mov	r4, r1
 800aa76:	4618      	mov	r0, r3
 800aa78:	4621      	mov	r1, r4
 800aa7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aa7e:	f7f5 fec5 	bl	800080c <__aeabi_ddiv>
 800aa82:	4603      	mov	r3, r0
 800aa84:	460c      	mov	r4, r1
 800aa86:	4618      	mov	r0, r3
 800aa88:	4621      	mov	r1, r4
 800aa8a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800aa8e:	f7f5 fd93 	bl	80005b8 <__aeabi_dmul>
 800aa92:	4603      	mov	r3, r0
 800aa94:	460c      	mov	r4, r1
 800aa96:	4618      	mov	r0, r3
 800aa98:	4621      	mov	r1, r4
 800aa9a:	68fc      	ldr	r4, [r7, #12]
 800aa9c:	f104 0308 	add.w	r3, r4, #8
 800aaa0:	60fb      	str	r3, [r7, #12]
 800aaa2:	f04f 0200 	mov.w	r2, #0
 800aaa6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aaaa:	f7f5 feaf 	bl	800080c <__aeabi_ddiv>
 800aaae:	4602      	mov	r2, r0
 800aab0:	460b      	mov	r3, r1
 800aab2:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800aab6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800aaba:	f04f 0000 	mov.w	r0, #0
 800aabe:	493b      	ldr	r1, [pc, #236]	; (800abac <Filter_2st_Order_Butterworth+0x384>)
 800aac0:	f7f5 fbc2 	bl	8000248 <__aeabi_dsub>
 800aac4:	4603      	mov	r3, r0
 800aac6:	460c      	mov	r4, r1
 800aac8:	4618      	mov	r0, r3
 800aaca:	4621      	mov	r1, r4
 800aacc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aad0:	f7f5 fe9c 	bl	800080c <__aeabi_ddiv>
 800aad4:	4603      	mov	r3, r0
 800aad6:	460c      	mov	r4, r1
 800aad8:	4618      	mov	r0, r3
 800aada:	4621      	mov	r1, r4
 800aadc:	68fc      	ldr	r4, [r7, #12]
 800aade:	f104 0308 	add.w	r3, r4, #8
 800aae2:	60fb      	str	r3, [r7, #12]
 800aae4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800aae8:	f7f5 fd66 	bl	80005b8 <__aeabi_dmul>
 800aaec:	4602      	mov	r2, r0
 800aaee:	460b      	mov	r3, r1
 800aaf0:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800aaf4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800aaf8:	f04f 0000 	mov.w	r0, #0
 800aafc:	492b      	ldr	r1, [pc, #172]	; (800abac <Filter_2st_Order_Butterworth+0x384>)
 800aafe:	f7f5 fba3 	bl	8000248 <__aeabi_dsub>
 800ab02:	4603      	mov	r3, r0
 800ab04:	460c      	mov	r4, r1
 800ab06:	4618      	mov	r0, r3
 800ab08:	4621      	mov	r1, r4
 800ab0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ab0e:	f7f5 fe7d 	bl	800080c <__aeabi_ddiv>
 800ab12:	4603      	mov	r3, r0
 800ab14:	460c      	mov	r4, r1
 800ab16:	4618      	mov	r0, r3
 800ab18:	4621      	mov	r1, r4
 800ab1a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ab1e:	f7f5 fd4b 	bl	80005b8 <__aeabi_dmul>
 800ab22:	4603      	mov	r3, r0
 800ab24:	460c      	mov	r4, r1
 800ab26:	4618      	mov	r0, r3
 800ab28:	4621      	mov	r1, r4
 800ab2a:	68fc      	ldr	r4, [r7, #12]
 800ab2c:	f104 0308 	add.w	r3, r4, #8
 800ab30:	60fb      	str	r3, [r7, #12]
 800ab32:	f04f 0200 	mov.w	r2, #0
 800ab36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ab3a:	f7f5 fe67 	bl	800080c <__aeabi_ddiv>
 800ab3e:	4602      	mov	r2, r0
 800ab40:	460b      	mov	r3, r1
 800ab42:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800ab46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ab4a:	f04f 0000 	mov.w	r0, #0
 800ab4e:	4917      	ldr	r1, [pc, #92]	; (800abac <Filter_2st_Order_Butterworth+0x384>)
 800ab50:	f7f5 fb7a 	bl	8000248 <__aeabi_dsub>
 800ab54:	4603      	mov	r3, r0
 800ab56:	460c      	mov	r4, r1
 800ab58:	461d      	mov	r5, r3
 800ab5a:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800ab5e:	68fc      	ldr	r4, [r7, #12]
 800ab60:	f104 0308 	add.w	r3, r4, #8
 800ab64:	60fb      	str	r3, [r7, #12]
 800ab66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ab6a:	4628      	mov	r0, r5
 800ab6c:	4631      	mov	r1, r6
 800ab6e:	f7f5 fe4d 	bl	800080c <__aeabi_ddiv>
 800ab72:	4602      	mov	r2, r0
 800ab74:	460b      	mov	r3, r1
 800ab76:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800ab7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800ab7e:	4602      	mov	r2, r0
 800ab80:	460b      	mov	r3, r1
 800ab82:	f7f5 fb63 	bl	800024c <__adddf3>
 800ab86:	4603      	mov	r3, r0
 800ab88:	460c      	mov	r4, r1
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	4621      	mov	r1, r4
 800ab8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ab92:	f7f5 fe3b 	bl	800080c <__aeabi_ddiv>
 800ab96:	4603      	mov	r3, r0
 800ab98:	460c      	mov	r4, r1
 800ab9a:	68fa      	ldr	r2, [r7, #12]
 800ab9c:	e9c2 3400 	strd	r3, r4, [r2]
}
 800aba0:	bf00      	nop
 800aba2:	374c      	adds	r7, #76	; 0x4c
 800aba4:	46bd      	mov	sp, r7
 800aba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abaa:	bf00      	nop
 800abac:	3ff00000 	.word	0x3ff00000

0800abb0 <Filter_Higher_Order_Butterworth>:
void Filter_Higher_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain, SCH_U8 orderindex,SCH_U8 i)
{
 800abb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abb4:	b095      	sub	sp, #84	; 0x54
 800abb6:	af00      	add	r7, sp, #0
 800abb8:	6178      	str	r0, [r7, #20]
 800abba:	60fa      	str	r2, [r7, #12]
 800abbc:	461a      	mov	r2, r3
 800abbe:	460b      	mov	r3, r1
 800abc0:	74fb      	strb	r3, [r7, #19]
 800abc2:	4613      	mov	r3, r2
 800abc4:	823b      	strh	r3, [r7, #16]
	double gainLinear,alpha,omega,sn,cs,a0,orderangle;
	omega = 2 * pi * Freq /Fs;
 800abc6:	4ba2      	ldr	r3, [pc, #648]	; (800ae50 <Filter_Higher_Order_Butterworth+0x2a0>)
 800abc8:	e9d3 0100 	ldrd	r0, r1, [r3]
 800abcc:	4602      	mov	r2, r0
 800abce:	460b      	mov	r3, r1
 800abd0:	f7f5 fb3c 	bl	800024c <__adddf3>
 800abd4:	4603      	mov	r3, r0
 800abd6:	460c      	mov	r4, r1
 800abd8:	e9c7 3400 	strd	r3, r4, [r7]
 800abdc:	68f8      	ldr	r0, [r7, #12]
 800abde:	f7f5 fc71 	bl	80004c4 <__aeabi_ui2d>
 800abe2:	4603      	mov	r3, r0
 800abe4:	460c      	mov	r4, r1
 800abe6:	461a      	mov	r2, r3
 800abe8:	4623      	mov	r3, r4
 800abea:	e9d7 0100 	ldrd	r0, r1, [r7]
 800abee:	f7f5 fce3 	bl	80005b8 <__aeabi_dmul>
 800abf2:	4603      	mov	r3, r0
 800abf4:	460c      	mov	r4, r1
 800abf6:	4618      	mov	r0, r3
 800abf8:	4621      	mov	r1, r4
 800abfa:	4b96      	ldr	r3, [pc, #600]	; (800ae54 <Filter_Higher_Order_Butterworth+0x2a4>)
 800abfc:	cb18      	ldmia	r3, {r3, r4}
 800abfe:	461a      	mov	r2, r3
 800ac00:	4623      	mov	r3, r4
 800ac02:	f7f5 fe03 	bl	800080c <__aeabi_ddiv>
 800ac06:	4603      	mov	r3, r0
 800ac08:	460c      	mov	r4, r1
 800ac0a:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	sn = sin(omega);
 800ac0e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800ac12:	f005 fa6d 	bl	80100f0 <sin>
 800ac16:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
	cs = cos(omega);
 800ac1a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800ac1e:	f005 fa31 	bl	8010084 <cos>
 800ac22:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
	orderangle = (pi / orderindex) * (i + 0.5);
 800ac26:	4b8a      	ldr	r3, [pc, #552]	; (800ae50 <Filter_Higher_Order_Butterworth+0x2a0>)
 800ac28:	cb18      	ldmia	r3, {r3, r4}
 800ac2a:	e9c7 3400 	strd	r3, r4, [r7]
 800ac2e:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 800ac32:	4618      	mov	r0, r3
 800ac34:	f7f5 fc56 	bl	80004e4 <__aeabi_i2d>
 800ac38:	4603      	mov	r3, r0
 800ac3a:	460c      	mov	r4, r1
 800ac3c:	461a      	mov	r2, r3
 800ac3e:	4623      	mov	r3, r4
 800ac40:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ac44:	f7f5 fde2 	bl	800080c <__aeabi_ddiv>
 800ac48:	4603      	mov	r3, r0
 800ac4a:	460c      	mov	r4, r1
 800ac4c:	e9c7 3400 	strd	r3, r4, [r7]
 800ac50:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800ac54:	4618      	mov	r0, r3
 800ac56:	f7f5 fc45 	bl	80004e4 <__aeabi_i2d>
 800ac5a:	f04f 0200 	mov.w	r2, #0
 800ac5e:	4b7e      	ldr	r3, [pc, #504]	; (800ae58 <Filter_Higher_Order_Butterworth+0x2a8>)
 800ac60:	f7f5 faf4 	bl	800024c <__adddf3>
 800ac64:	4603      	mov	r3, r0
 800ac66:	460c      	mov	r4, r1
 800ac68:	461a      	mov	r2, r3
 800ac6a:	4623      	mov	r3, r4
 800ac6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ac70:	f7f5 fca2 	bl	80005b8 <__aeabi_dmul>
 800ac74:	4603      	mov	r3, r0
 800ac76:	460c      	mov	r4, r1
 800ac78:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	alpha = sn / (2 * (1 / (2 * sin(orderangle))));
 800ac7c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800ac80:	f005 fa36 	bl	80100f0 <sin>
 800ac84:	4602      	mov	r2, r0
 800ac86:	460b      	mov	r3, r1
 800ac88:	f7f5 fae0 	bl	800024c <__adddf3>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	460c      	mov	r4, r1
 800ac90:	461a      	mov	r2, r3
 800ac92:	4623      	mov	r3, r4
 800ac94:	f04f 0000 	mov.w	r0, #0
 800ac98:	4970      	ldr	r1, [pc, #448]	; (800ae5c <Filter_Higher_Order_Butterworth+0x2ac>)
 800ac9a:	f7f5 fdb7 	bl	800080c <__aeabi_ddiv>
 800ac9e:	4603      	mov	r3, r0
 800aca0:	460c      	mov	r4, r1
 800aca2:	4618      	mov	r0, r3
 800aca4:	4621      	mov	r1, r4
 800aca6:	4602      	mov	r2, r0
 800aca8:	460b      	mov	r3, r1
 800acaa:	f7f5 facf 	bl	800024c <__adddf3>
 800acae:	4603      	mov	r3, r0
 800acb0:	460c      	mov	r4, r1
 800acb2:	461a      	mov	r2, r3
 800acb4:	4623      	mov	r3, r4
 800acb6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800acba:	f7f5 fda7 	bl	800080c <__aeabi_ddiv>
 800acbe:	4603      	mov	r3, r0
 800acc0:	460c      	mov	r4, r1
 800acc2:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	a0 = 1 + alpha; 
 800acc6:	f04f 0200 	mov.w	r2, #0
 800acca:	4b64      	ldr	r3, [pc, #400]	; (800ae5c <Filter_Higher_Order_Butterworth+0x2ac>)
 800accc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800acd0:	f7f5 fabc 	bl	800024c <__adddf3>
 800acd4:	4603      	mov	r3, r0
 800acd6:	460c      	mov	r4, r1
 800acd8:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(Gain/20));	
 800acdc:	8a3b      	ldrh	r3, [r7, #16]
 800acde:	4a60      	ldr	r2, [pc, #384]	; (800ae60 <Filter_Higher_Order_Butterworth+0x2b0>)
 800ace0:	fba2 2303 	umull	r2, r3, r2, r3
 800ace4:	091b      	lsrs	r3, r3, #4
 800ace6:	b29b      	uxth	r3, r3
 800ace8:	4618      	mov	r0, r3
 800acea:	f7f5 fbfb 	bl	80004e4 <__aeabi_i2d>
 800acee:	4603      	mov	r3, r0
 800acf0:	460c      	mov	r4, r1
 800acf2:	461a      	mov	r2, r3
 800acf4:	4623      	mov	r3, r4
 800acf6:	f04f 0000 	mov.w	r0, #0
 800acfa:	495a      	ldr	r1, [pc, #360]	; (800ae64 <Filter_Higher_Order_Butterworth+0x2b4>)
 800acfc:	f005 fa32 	bl	8010164 <pow>
 800ad00:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800ad04:	7cfb      	ldrb	r3, [r7, #19]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	f040 80ae 	bne.w	800ae68 <Filter_Higher_Order_Butterworth+0x2b8>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800ad0c:	f04f 0200 	mov.w	r2, #0
 800ad10:	4b52      	ldr	r3, [pc, #328]	; (800ae5c <Filter_Higher_Order_Butterworth+0x2ac>)
 800ad12:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800ad16:	f7f5 fa99 	bl	800024c <__adddf3>
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	460c      	mov	r4, r1
 800ad1e:	4618      	mov	r0, r3
 800ad20:	4621      	mov	r1, r4
 800ad22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ad26:	f7f5 fd71 	bl	800080c <__aeabi_ddiv>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	460c      	mov	r4, r1
 800ad2e:	4618      	mov	r0, r3
 800ad30:	4621      	mov	r1, r4
 800ad32:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ad36:	f7f5 fc3f 	bl	80005b8 <__aeabi_dmul>
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	460c      	mov	r4, r1
 800ad3e:	4618      	mov	r0, r3
 800ad40:	4621      	mov	r1, r4
 800ad42:	697c      	ldr	r4, [r7, #20]
 800ad44:	f104 0308 	add.w	r3, r4, #8
 800ad48:	617b      	str	r3, [r7, #20]
 800ad4a:	f04f 0200 	mov.w	r2, #0
 800ad4e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ad52:	f7f5 fd5b 	bl	800080c <__aeabi_ddiv>
 800ad56:	4602      	mov	r2, r0
 800ad58:	460b      	mov	r3, r1
 800ad5a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800ad5e:	f04f 0200 	mov.w	r2, #0
 800ad62:	4b3e      	ldr	r3, [pc, #248]	; (800ae5c <Filter_Higher_Order_Butterworth+0x2ac>)
 800ad64:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800ad68:	f7f5 fa70 	bl	800024c <__adddf3>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	460c      	mov	r4, r1
 800ad70:	469a      	mov	sl, r3
 800ad72:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800ad76:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ad7a:	4650      	mov	r0, sl
 800ad7c:	4659      	mov	r1, fp
 800ad7e:	f7f5 fd45 	bl	800080c <__aeabi_ddiv>
 800ad82:	4603      	mov	r3, r0
 800ad84:	460c      	mov	r4, r1
 800ad86:	4618      	mov	r0, r3
 800ad88:	4621      	mov	r1, r4
 800ad8a:	697c      	ldr	r4, [r7, #20]
 800ad8c:	f104 0308 	add.w	r3, r4, #8
 800ad90:	617b      	str	r3, [r7, #20]
 800ad92:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ad96:	f7f5 fc0f 	bl	80005b8 <__aeabi_dmul>
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	460b      	mov	r3, r1
 800ad9e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800ada2:	f04f 0200 	mov.w	r2, #0
 800ada6:	4b2d      	ldr	r3, [pc, #180]	; (800ae5c <Filter_Higher_Order_Butterworth+0x2ac>)
 800ada8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800adac:	f7f5 fa4e 	bl	800024c <__adddf3>
 800adb0:	4603      	mov	r3, r0
 800adb2:	460c      	mov	r4, r1
 800adb4:	4618      	mov	r0, r3
 800adb6:	4621      	mov	r1, r4
 800adb8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800adbc:	f7f5 fd26 	bl	800080c <__aeabi_ddiv>
 800adc0:	4603      	mov	r3, r0
 800adc2:	460c      	mov	r4, r1
 800adc4:	4618      	mov	r0, r3
 800adc6:	4621      	mov	r1, r4
 800adc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800adcc:	f7f5 fbf4 	bl	80005b8 <__aeabi_dmul>
 800add0:	4603      	mov	r3, r0
 800add2:	460c      	mov	r4, r1
 800add4:	4618      	mov	r0, r3
 800add6:	4621      	mov	r1, r4
 800add8:	697c      	ldr	r4, [r7, #20]
 800adda:	f104 0308 	add.w	r3, r4, #8
 800adde:	617b      	str	r3, [r7, #20]
 800ade0:	f04f 0200 	mov.w	r2, #0
 800ade4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ade8:	f7f5 fd10 	bl	800080c <__aeabi_ddiv>
 800adec:	4602      	mov	r2, r0
 800adee:	460b      	mov	r3, r1
 800adf0:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800adf4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800adf8:	f04f 0000 	mov.w	r0, #0
 800adfc:	4917      	ldr	r1, [pc, #92]	; (800ae5c <Filter_Higher_Order_Butterworth+0x2ac>)
 800adfe:	f7f5 fa23 	bl	8000248 <__aeabi_dsub>
 800ae02:	4603      	mov	r3, r0
 800ae04:	460c      	mov	r4, r1
 800ae06:	4698      	mov	r8, r3
 800ae08:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800ae0c:	697c      	ldr	r4, [r7, #20]
 800ae0e:	f104 0308 	add.w	r3, r4, #8
 800ae12:	617b      	str	r3, [r7, #20]
 800ae14:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ae18:	4640      	mov	r0, r8
 800ae1a:	4649      	mov	r1, r9
 800ae1c:	f7f5 fcf6 	bl	800080c <__aeabi_ddiv>
 800ae20:	4602      	mov	r2, r0
 800ae22:	460b      	mov	r3, r1
 800ae24:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800ae28:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800ae2c:	4602      	mov	r2, r0
 800ae2e:	460b      	mov	r3, r1
 800ae30:	f7f5 fa0c 	bl	800024c <__adddf3>
 800ae34:	4603      	mov	r3, r0
 800ae36:	460c      	mov	r4, r1
 800ae38:	4618      	mov	r0, r3
 800ae3a:	4621      	mov	r1, r4
 800ae3c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ae40:	f7f5 fce4 	bl	800080c <__aeabi_ddiv>
 800ae44:	4603      	mov	r3, r0
 800ae46:	460c      	mov	r4, r1
 800ae48:	697a      	ldr	r2, [r7, #20]
 800ae4a:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800ae4e:	e0ad      	b.n	800afac <Filter_Higher_Order_Butterworth+0x3fc>
 800ae50:	0801f900 	.word	0x0801f900
 800ae54:	0801f8f8 	.word	0x0801f8f8
 800ae58:	3fe00000 	.word	0x3fe00000
 800ae5c:	3ff00000 	.word	0x3ff00000
 800ae60:	cccccccd 	.word	0xcccccccd
 800ae64:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800ae68:	7cfb      	ldrb	r3, [r7, #19]
 800ae6a:	2b01      	cmp	r3, #1
 800ae6c:	f040 809e 	bne.w	800afac <Filter_Higher_Order_Butterworth+0x3fc>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800ae70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ae74:	f04f 0000 	mov.w	r0, #0
 800ae78:	494f      	ldr	r1, [pc, #316]	; (800afb8 <Filter_Higher_Order_Butterworth+0x408>)
 800ae7a:	f7f5 f9e5 	bl	8000248 <__aeabi_dsub>
 800ae7e:	4603      	mov	r3, r0
 800ae80:	460c      	mov	r4, r1
 800ae82:	4618      	mov	r0, r3
 800ae84:	4621      	mov	r1, r4
 800ae86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ae8a:	f7f5 fcbf 	bl	800080c <__aeabi_ddiv>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	460c      	mov	r4, r1
 800ae92:	4618      	mov	r0, r3
 800ae94:	4621      	mov	r1, r4
 800ae96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ae9a:	f7f5 fb8d 	bl	80005b8 <__aeabi_dmul>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	460c      	mov	r4, r1
 800aea2:	4618      	mov	r0, r3
 800aea4:	4621      	mov	r1, r4
 800aea6:	697c      	ldr	r4, [r7, #20]
 800aea8:	f104 0308 	add.w	r3, r4, #8
 800aeac:	617b      	str	r3, [r7, #20]
 800aeae:	f04f 0200 	mov.w	r2, #0
 800aeb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aeb6:	f7f5 fca9 	bl	800080c <__aeabi_ddiv>
 800aeba:	4602      	mov	r2, r0
 800aebc:	460b      	mov	r3, r1
 800aebe:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800aec2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800aec6:	f04f 0000 	mov.w	r0, #0
 800aeca:	493b      	ldr	r1, [pc, #236]	; (800afb8 <Filter_Higher_Order_Butterworth+0x408>)
 800aecc:	f7f5 f9bc 	bl	8000248 <__aeabi_dsub>
 800aed0:	4603      	mov	r3, r0
 800aed2:	460c      	mov	r4, r1
 800aed4:	4618      	mov	r0, r3
 800aed6:	4621      	mov	r1, r4
 800aed8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aedc:	f7f5 fc96 	bl	800080c <__aeabi_ddiv>
 800aee0:	4603      	mov	r3, r0
 800aee2:	460c      	mov	r4, r1
 800aee4:	4618      	mov	r0, r3
 800aee6:	4621      	mov	r1, r4
 800aee8:	697c      	ldr	r4, [r7, #20]
 800aeea:	f104 0308 	add.w	r3, r4, #8
 800aeee:	617b      	str	r3, [r7, #20]
 800aef0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aef4:	f7f5 fb60 	bl	80005b8 <__aeabi_dmul>
 800aef8:	4602      	mov	r2, r0
 800aefa:	460b      	mov	r3, r1
 800aefc:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800af00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800af04:	f04f 0000 	mov.w	r0, #0
 800af08:	492b      	ldr	r1, [pc, #172]	; (800afb8 <Filter_Higher_Order_Butterworth+0x408>)
 800af0a:	f7f5 f99d 	bl	8000248 <__aeabi_dsub>
 800af0e:	4603      	mov	r3, r0
 800af10:	460c      	mov	r4, r1
 800af12:	4618      	mov	r0, r3
 800af14:	4621      	mov	r1, r4
 800af16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800af1a:	f7f5 fc77 	bl	800080c <__aeabi_ddiv>
 800af1e:	4603      	mov	r3, r0
 800af20:	460c      	mov	r4, r1
 800af22:	4618      	mov	r0, r3
 800af24:	4621      	mov	r1, r4
 800af26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800af2a:	f7f5 fb45 	bl	80005b8 <__aeabi_dmul>
 800af2e:	4603      	mov	r3, r0
 800af30:	460c      	mov	r4, r1
 800af32:	4618      	mov	r0, r3
 800af34:	4621      	mov	r1, r4
 800af36:	697c      	ldr	r4, [r7, #20]
 800af38:	f104 0308 	add.w	r3, r4, #8
 800af3c:	617b      	str	r3, [r7, #20]
 800af3e:	f04f 0200 	mov.w	r2, #0
 800af42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800af46:	f7f5 fc61 	bl	800080c <__aeabi_ddiv>
 800af4a:	4602      	mov	r2, r0
 800af4c:	460b      	mov	r3, r1
 800af4e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800af52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800af56:	f04f 0000 	mov.w	r0, #0
 800af5a:	4917      	ldr	r1, [pc, #92]	; (800afb8 <Filter_Higher_Order_Butterworth+0x408>)
 800af5c:	f7f5 f974 	bl	8000248 <__aeabi_dsub>
 800af60:	4603      	mov	r3, r0
 800af62:	460c      	mov	r4, r1
 800af64:	461d      	mov	r5, r3
 800af66:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800af6a:	697c      	ldr	r4, [r7, #20]
 800af6c:	f104 0308 	add.w	r3, r4, #8
 800af70:	617b      	str	r3, [r7, #20]
 800af72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800af76:	4628      	mov	r0, r5
 800af78:	4631      	mov	r1, r6
 800af7a:	f7f5 fc47 	bl	800080c <__aeabi_ddiv>
 800af7e:	4602      	mov	r2, r0
 800af80:	460b      	mov	r3, r1
 800af82:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800af86:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800af8a:	4602      	mov	r2, r0
 800af8c:	460b      	mov	r3, r1
 800af8e:	f7f5 f95d 	bl	800024c <__adddf3>
 800af92:	4603      	mov	r3, r0
 800af94:	460c      	mov	r4, r1
 800af96:	4618      	mov	r0, r3
 800af98:	4621      	mov	r1, r4
 800af9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800af9e:	f7f5 fc35 	bl	800080c <__aeabi_ddiv>
 800afa2:	4603      	mov	r3, r0
 800afa4:	460c      	mov	r4, r1
 800afa6:	697a      	ldr	r2, [r7, #20]
 800afa8:	e9c2 3400 	strd	r3, r4, [r2]
}
 800afac:	bf00      	nop
 800afae:	3754      	adds	r7, #84	; 0x54
 800afb0:	46bd      	mov	sp, r7
 800afb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afb6:	bf00      	nop
 800afb8:	3ff00000 	.word	0x3ff00000
 800afbc:	00000000 	.word	0x00000000

0800afc0 <Filter_2st_Order_Bessel>:
void Filter_2st_Order_Bessel(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800afc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afc4:	b093      	sub	sp, #76	; 0x4c
 800afc6:	af00      	add	r7, sp, #0
 800afc8:	6178      	str	r0, [r7, #20]
 800afca:	60fa      	str	r2, [r7, #12]
 800afcc:	461a      	mov	r2, r3
 800afce:	460b      	mov	r3, r1
 800afd0:	74fb      	strb	r3, [r7, #19]
 800afd2:	4613      	mov	r3, r2
 800afd4:	823b      	strh	r3, [r7, #16]
	double gainLinear,alpha,omega,sn,cs,a0;
	omega = 2 * pi * Freq /Fs;
 800afd6:	4b82      	ldr	r3, [pc, #520]	; (800b1e0 <Filter_2st_Order_Bessel+0x220>)
 800afd8:	e9d3 0100 	ldrd	r0, r1, [r3]
 800afdc:	4602      	mov	r2, r0
 800afde:	460b      	mov	r3, r1
 800afe0:	f7f5 f934 	bl	800024c <__adddf3>
 800afe4:	4603      	mov	r3, r0
 800afe6:	460c      	mov	r4, r1
 800afe8:	e9c7 3400 	strd	r3, r4, [r7]
 800afec:	68f8      	ldr	r0, [r7, #12]
 800afee:	f7f5 fa69 	bl	80004c4 <__aeabi_ui2d>
 800aff2:	4603      	mov	r3, r0
 800aff4:	460c      	mov	r4, r1
 800aff6:	461a      	mov	r2, r3
 800aff8:	4623      	mov	r3, r4
 800affa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800affe:	f7f5 fadb 	bl	80005b8 <__aeabi_dmul>
 800b002:	4603      	mov	r3, r0
 800b004:	460c      	mov	r4, r1
 800b006:	4618      	mov	r0, r3
 800b008:	4621      	mov	r1, r4
 800b00a:	4b76      	ldr	r3, [pc, #472]	; (800b1e4 <Filter_2st_Order_Bessel+0x224>)
 800b00c:	cb18      	ldmia	r3, {r3, r4}
 800b00e:	461a      	mov	r2, r3
 800b010:	4623      	mov	r3, r4
 800b012:	f7f5 fbfb 	bl	800080c <__aeabi_ddiv>
 800b016:	4603      	mov	r3, r0
 800b018:	460c      	mov	r4, r1
 800b01a:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	sn = sin(omega);
 800b01e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800b022:	f005 f865 	bl	80100f0 <sin>
 800b026:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
	cs = cos(omega);
 800b02a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800b02e:	f005 f829 	bl	8010084 <cos>
 800b032:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	alpha = sn / (2 * (1 / sqrt(3)));
 800b036:	a368      	add	r3, pc, #416	; (adr r3, 800b1d8 <Filter_2st_Order_Bessel+0x218>)
 800b038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800b040:	f7f5 fbe4 	bl	800080c <__aeabi_ddiv>
 800b044:	4603      	mov	r3, r0
 800b046:	460c      	mov	r4, r1
 800b048:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	a0 = 1 + alpha; 
 800b04c:	f04f 0200 	mov.w	r2, #0
 800b050:	4b65      	ldr	r3, [pc, #404]	; (800b1e8 <Filter_2st_Order_Bessel+0x228>)
 800b052:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800b056:	f7f5 f8f9 	bl	800024c <__adddf3>
 800b05a:	4603      	mov	r3, r0
 800b05c:	460c      	mov	r4, r1
 800b05e:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(Gain/20));
 800b062:	8a3b      	ldrh	r3, [r7, #16]
 800b064:	4a61      	ldr	r2, [pc, #388]	; (800b1ec <Filter_2st_Order_Bessel+0x22c>)
 800b066:	fba2 2303 	umull	r2, r3, r2, r3
 800b06a:	091b      	lsrs	r3, r3, #4
 800b06c:	b29b      	uxth	r3, r3
 800b06e:	4618      	mov	r0, r3
 800b070:	f7f5 fa38 	bl	80004e4 <__aeabi_i2d>
 800b074:	4603      	mov	r3, r0
 800b076:	460c      	mov	r4, r1
 800b078:	461a      	mov	r2, r3
 800b07a:	4623      	mov	r3, r4
 800b07c:	f04f 0000 	mov.w	r0, #0
 800b080:	495b      	ldr	r1, [pc, #364]	; (800b1f0 <Filter_2st_Order_Bessel+0x230>)
 800b082:	f005 f86f 	bl	8010164 <pow>
 800b086:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800b08a:	7cfb      	ldrb	r3, [r7, #19]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	f040 80b1 	bne.w	800b1f4 <Filter_2st_Order_Bessel+0x234>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800b092:	f04f 0200 	mov.w	r2, #0
 800b096:	4b54      	ldr	r3, [pc, #336]	; (800b1e8 <Filter_2st_Order_Bessel+0x228>)
 800b098:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800b09c:	f7f5 f8d6 	bl	800024c <__adddf3>
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	460c      	mov	r4, r1
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	4621      	mov	r1, r4
 800b0a8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b0ac:	f7f5 fbae 	bl	800080c <__aeabi_ddiv>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	460c      	mov	r4, r1
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	4621      	mov	r1, r4
 800b0b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b0bc:	f7f5 fa7c 	bl	80005b8 <__aeabi_dmul>
 800b0c0:	4603      	mov	r3, r0
 800b0c2:	460c      	mov	r4, r1
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	4621      	mov	r1, r4
 800b0c8:	697c      	ldr	r4, [r7, #20]
 800b0ca:	f104 0308 	add.w	r3, r4, #8
 800b0ce:	617b      	str	r3, [r7, #20]
 800b0d0:	f04f 0200 	mov.w	r2, #0
 800b0d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b0d8:	f7f5 fb98 	bl	800080c <__aeabi_ddiv>
 800b0dc:	4602      	mov	r2, r0
 800b0de:	460b      	mov	r3, r1
 800b0e0:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800b0e4:	f04f 0200 	mov.w	r2, #0
 800b0e8:	4b3f      	ldr	r3, [pc, #252]	; (800b1e8 <Filter_2st_Order_Bessel+0x228>)
 800b0ea:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800b0ee:	f7f5 f8ad 	bl	800024c <__adddf3>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	460c      	mov	r4, r1
 800b0f6:	469a      	mov	sl, r3
 800b0f8:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800b0fc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b100:	4650      	mov	r0, sl
 800b102:	4659      	mov	r1, fp
 800b104:	f7f5 fb82 	bl	800080c <__aeabi_ddiv>
 800b108:	4603      	mov	r3, r0
 800b10a:	460c      	mov	r4, r1
 800b10c:	4618      	mov	r0, r3
 800b10e:	4621      	mov	r1, r4
 800b110:	697c      	ldr	r4, [r7, #20]
 800b112:	f104 0308 	add.w	r3, r4, #8
 800b116:	617b      	str	r3, [r7, #20]
 800b118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b11c:	f7f5 fa4c 	bl	80005b8 <__aeabi_dmul>
 800b120:	4602      	mov	r2, r0
 800b122:	460b      	mov	r3, r1
 800b124:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800b128:	f04f 0200 	mov.w	r2, #0
 800b12c:	4b2e      	ldr	r3, [pc, #184]	; (800b1e8 <Filter_2st_Order_Bessel+0x228>)
 800b12e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800b132:	f7f5 f88b 	bl	800024c <__adddf3>
 800b136:	4603      	mov	r3, r0
 800b138:	460c      	mov	r4, r1
 800b13a:	4618      	mov	r0, r3
 800b13c:	4621      	mov	r1, r4
 800b13e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b142:	f7f5 fb63 	bl	800080c <__aeabi_ddiv>
 800b146:	4603      	mov	r3, r0
 800b148:	460c      	mov	r4, r1
 800b14a:	4618      	mov	r0, r3
 800b14c:	4621      	mov	r1, r4
 800b14e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b152:	f7f5 fa31 	bl	80005b8 <__aeabi_dmul>
 800b156:	4603      	mov	r3, r0
 800b158:	460c      	mov	r4, r1
 800b15a:	4618      	mov	r0, r3
 800b15c:	4621      	mov	r1, r4
 800b15e:	697c      	ldr	r4, [r7, #20]
 800b160:	f104 0308 	add.w	r3, r4, #8
 800b164:	617b      	str	r3, [r7, #20]
 800b166:	f04f 0200 	mov.w	r2, #0
 800b16a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b16e:	f7f5 fb4d 	bl	800080c <__aeabi_ddiv>
 800b172:	4602      	mov	r2, r0
 800b174:	460b      	mov	r3, r1
 800b176:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800b17a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b17e:	f04f 0000 	mov.w	r0, #0
 800b182:	4919      	ldr	r1, [pc, #100]	; (800b1e8 <Filter_2st_Order_Bessel+0x228>)
 800b184:	f7f5 f860 	bl	8000248 <__aeabi_dsub>
 800b188:	4603      	mov	r3, r0
 800b18a:	460c      	mov	r4, r1
 800b18c:	4698      	mov	r8, r3
 800b18e:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800b192:	697c      	ldr	r4, [r7, #20]
 800b194:	f104 0308 	add.w	r3, r4, #8
 800b198:	617b      	str	r3, [r7, #20]
 800b19a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b19e:	4640      	mov	r0, r8
 800b1a0:	4649      	mov	r1, r9
 800b1a2:	f7f5 fb33 	bl	800080c <__aeabi_ddiv>
 800b1a6:	4602      	mov	r2, r0
 800b1a8:	460b      	mov	r3, r1
 800b1aa:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800b1ae:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800b1b2:	4602      	mov	r2, r0
 800b1b4:	460b      	mov	r3, r1
 800b1b6:	f7f5 f849 	bl	800024c <__adddf3>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	460c      	mov	r4, r1
 800b1be:	4618      	mov	r0, r3
 800b1c0:	4621      	mov	r1, r4
 800b1c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b1c6:	f7f5 fb21 	bl	800080c <__aeabi_ddiv>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	460c      	mov	r4, r1
 800b1ce:	697a      	ldr	r2, [r7, #20]
 800b1d0:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800b1d4:	e0b0      	b.n	800b338 <Filter_2st_Order_Bessel+0x378>
 800b1d6:	bf00      	nop
 800b1d8:	4590331d 	.word	0x4590331d
 800b1dc:	3ff279a7 	.word	0x3ff279a7
 800b1e0:	0801f900 	.word	0x0801f900
 800b1e4:	0801f8f8 	.word	0x0801f8f8
 800b1e8:	3ff00000 	.word	0x3ff00000
 800b1ec:	cccccccd 	.word	0xcccccccd
 800b1f0:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800b1f4:	7cfb      	ldrb	r3, [r7, #19]
 800b1f6:	2b01      	cmp	r3, #1
 800b1f8:	f040 809e 	bne.w	800b338 <Filter_2st_Order_Bessel+0x378>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800b1fc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b200:	f04f 0000 	mov.w	r0, #0
 800b204:	494f      	ldr	r1, [pc, #316]	; (800b344 <Filter_2st_Order_Bessel+0x384>)
 800b206:	f7f5 f81f 	bl	8000248 <__aeabi_dsub>
 800b20a:	4603      	mov	r3, r0
 800b20c:	460c      	mov	r4, r1
 800b20e:	4618      	mov	r0, r3
 800b210:	4621      	mov	r1, r4
 800b212:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b216:	f7f5 faf9 	bl	800080c <__aeabi_ddiv>
 800b21a:	4603      	mov	r3, r0
 800b21c:	460c      	mov	r4, r1
 800b21e:	4618      	mov	r0, r3
 800b220:	4621      	mov	r1, r4
 800b222:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b226:	f7f5 f9c7 	bl	80005b8 <__aeabi_dmul>
 800b22a:	4603      	mov	r3, r0
 800b22c:	460c      	mov	r4, r1
 800b22e:	4618      	mov	r0, r3
 800b230:	4621      	mov	r1, r4
 800b232:	697c      	ldr	r4, [r7, #20]
 800b234:	f104 0308 	add.w	r3, r4, #8
 800b238:	617b      	str	r3, [r7, #20]
 800b23a:	f04f 0200 	mov.w	r2, #0
 800b23e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b242:	f7f5 fae3 	bl	800080c <__aeabi_ddiv>
 800b246:	4602      	mov	r2, r0
 800b248:	460b      	mov	r3, r1
 800b24a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800b24e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b252:	f04f 0000 	mov.w	r0, #0
 800b256:	493b      	ldr	r1, [pc, #236]	; (800b344 <Filter_2st_Order_Bessel+0x384>)
 800b258:	f7f4 fff6 	bl	8000248 <__aeabi_dsub>
 800b25c:	4603      	mov	r3, r0
 800b25e:	460c      	mov	r4, r1
 800b260:	4618      	mov	r0, r3
 800b262:	4621      	mov	r1, r4
 800b264:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b268:	f7f5 fad0 	bl	800080c <__aeabi_ddiv>
 800b26c:	4603      	mov	r3, r0
 800b26e:	460c      	mov	r4, r1
 800b270:	4618      	mov	r0, r3
 800b272:	4621      	mov	r1, r4
 800b274:	697c      	ldr	r4, [r7, #20]
 800b276:	f104 0308 	add.w	r3, r4, #8
 800b27a:	617b      	str	r3, [r7, #20]
 800b27c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b280:	f7f5 f99a 	bl	80005b8 <__aeabi_dmul>
 800b284:	4602      	mov	r2, r0
 800b286:	460b      	mov	r3, r1
 800b288:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800b28c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b290:	f04f 0000 	mov.w	r0, #0
 800b294:	492b      	ldr	r1, [pc, #172]	; (800b344 <Filter_2st_Order_Bessel+0x384>)
 800b296:	f7f4 ffd7 	bl	8000248 <__aeabi_dsub>
 800b29a:	4603      	mov	r3, r0
 800b29c:	460c      	mov	r4, r1
 800b29e:	4618      	mov	r0, r3
 800b2a0:	4621      	mov	r1, r4
 800b2a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b2a6:	f7f5 fab1 	bl	800080c <__aeabi_ddiv>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	460c      	mov	r4, r1
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	4621      	mov	r1, r4
 800b2b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b2b6:	f7f5 f97f 	bl	80005b8 <__aeabi_dmul>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	460c      	mov	r4, r1
 800b2be:	4618      	mov	r0, r3
 800b2c0:	4621      	mov	r1, r4
 800b2c2:	697c      	ldr	r4, [r7, #20]
 800b2c4:	f104 0308 	add.w	r3, r4, #8
 800b2c8:	617b      	str	r3, [r7, #20]
 800b2ca:	f04f 0200 	mov.w	r2, #0
 800b2ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b2d2:	f7f5 fa9b 	bl	800080c <__aeabi_ddiv>
 800b2d6:	4602      	mov	r2, r0
 800b2d8:	460b      	mov	r3, r1
 800b2da:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800b2de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b2e2:	f04f 0000 	mov.w	r0, #0
 800b2e6:	4917      	ldr	r1, [pc, #92]	; (800b344 <Filter_2st_Order_Bessel+0x384>)
 800b2e8:	f7f4 ffae 	bl	8000248 <__aeabi_dsub>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	460c      	mov	r4, r1
 800b2f0:	461d      	mov	r5, r3
 800b2f2:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800b2f6:	697c      	ldr	r4, [r7, #20]
 800b2f8:	f104 0308 	add.w	r3, r4, #8
 800b2fc:	617b      	str	r3, [r7, #20]
 800b2fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b302:	4628      	mov	r0, r5
 800b304:	4631      	mov	r1, r6
 800b306:	f7f5 fa81 	bl	800080c <__aeabi_ddiv>
 800b30a:	4602      	mov	r2, r0
 800b30c:	460b      	mov	r3, r1
 800b30e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800b312:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800b316:	4602      	mov	r2, r0
 800b318:	460b      	mov	r3, r1
 800b31a:	f7f4 ff97 	bl	800024c <__adddf3>
 800b31e:	4603      	mov	r3, r0
 800b320:	460c      	mov	r4, r1
 800b322:	4618      	mov	r0, r3
 800b324:	4621      	mov	r1, r4
 800b326:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b32a:	f7f5 fa6f 	bl	800080c <__aeabi_ddiv>
 800b32e:	4603      	mov	r3, r0
 800b330:	460c      	mov	r4, r1
 800b332:	697a      	ldr	r2, [r7, #20]
 800b334:	e9c2 3400 	strd	r3, r4, [r2]
}
 800b338:	bf00      	nop
 800b33a:	374c      	adds	r7, #76	; 0x4c
 800b33c:	46bd      	mov	sp, r7
 800b33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b342:	bf00      	nop
 800b344:	3ff00000 	.word	0x3ff00000

0800b348 <Dsp_GEN_Filter>:
SCH_BOOL Dsp_GEN_Filter(SCH_U8 Channel,Filter_HPLP HPLP,Filters_T *P_Filter)
{
 800b348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b34c:	b0b5      	sub	sp, #212	; 0xd4
 800b34e:	af02      	add	r7, sp, #8
 800b350:	4603      	mov	r3, r0
 800b352:	603a      	str	r2, [r7, #0]
 800b354:	71fb      	strb	r3, [r7, #7]
 800b356:	460b      	mov	r3, r1
 800b358:	71bb      	strb	r3, [r7, #6]
	double buff_double[4][5];
	SCH_U8 index,buff[20] = {0x00};
 800b35a:	f107 030c 	add.w	r3, r7, #12
 800b35e:	2200      	movs	r2, #0
 800b360:	601a      	str	r2, [r3, #0]
 800b362:	605a      	str	r2, [r3, #4]
 800b364:	609a      	str	r2, [r3, #8]
 800b366:	60da      	str	r2, [r3, #12]
 800b368:	611a      	str	r2, [r3, #16]
	SCH_BOOL PHASE_Flag;
	if(Channel >= DSP_CHANNEL_CNT || HPLP>= HPLP_FILTER_CNT)
 800b36a:	79fb      	ldrb	r3, [r7, #7]
 800b36c:	2b07      	cmp	r3, #7
 800b36e:	d802      	bhi.n	800b376 <Dsp_GEN_Filter+0x2e>
 800b370:	79bb      	ldrb	r3, [r7, #6]
 800b372:	2b01      	cmp	r3, #1
 800b374:	d901      	bls.n	800b37a <Dsp_GEN_Filter+0x32>
		return FALSE;
 800b376:	2300      	movs	r3, #0
 800b378:	e2fe      	b.n	800b978 <Dsp_GEN_Filter+0x630>
	PHASE_Flag = (P_Filter->Other.bit.PHASE != App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Other.bit.PHASE) ? TRUE : FALSE;
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	781b      	ldrb	r3, [r3, #0]
 800b37e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800b382:	b2d8      	uxtb	r0, r3
 800b384:	79f9      	ldrb	r1, [r7, #7]
 800b386:	79bb      	ldrb	r3, [r7, #6]
 800b388:	4ea8      	ldr	r6, [pc, #672]	; (800b62c <Dsp_GEN_Filter+0x2e4>)
 800b38a:	461a      	mov	r2, r3
 800b38c:	0052      	lsls	r2, r2, #1
 800b38e:	441a      	add	r2, r3
 800b390:	0093      	lsls	r3, r2, #2
 800b392:	461a      	mov	r2, r3
 800b394:	460b      	mov	r3, r1
 800b396:	005b      	lsls	r3, r3, #1
 800b398:	440b      	add	r3, r1
 800b39a:	00db      	lsls	r3, r3, #3
 800b39c:	4413      	add	r3, r2
 800b39e:	4433      	add	r3, r6
 800b3a0:	33b0      	adds	r3, #176	; 0xb0
 800b3a2:	781b      	ldrb	r3, [r3, #0]
 800b3a4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800b3a8:	b2db      	uxtb	r3, r3
 800b3aa:	4298      	cmp	r0, r3
 800b3ac:	bf14      	ite	ne
 800b3ae:	2301      	movne	r3, #1
 800b3b0:	2300      	moveq	r3, #0
 800b3b2:	b2db      	uxtb	r3, r3
 800b3b4:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
	P_Filter->Freq = LimitMaxMin(DSP_FREQ_MIN, P_Filter->Freq, DSP_FREQ_MAX);
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	685b      	ldr	r3, [r3, #4]
 800b3bc:	4a9c      	ldr	r2, [pc, #624]	; (800b630 <Dsp_GEN_Filter+0x2e8>)
 800b3be:	4619      	mov	r1, r3
 800b3c0:	2000      	movs	r0, #0
 800b3c2:	f002 ff8f 	bl	800e2e4 <LimitMaxMin>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	605a      	str	r2, [r3, #4]
	if(P_Filter->Other.bit.EN_DIS)//enable
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	781b      	ldrb	r3, [r3, #0]
 800b3d0:	f003 0301 	and.w	r3, r3, #1
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	f000 81de 	beq.w	800b798 <Dsp_GEN_Filter+0x450>
	{
		if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	785b      	ldrb	r3, [r3, #1]
 800b3e0:	2b01      	cmp	r3, #1
 800b3e2:	d125      	bne.n	800b430 <Dsp_GEN_Filter+0xe8>
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	789b      	ldrb	r3, [r3, #2]
 800b3e8:	2b01      	cmp	r3, #1
 800b3ea:	d121      	bne.n	800b430 <Dsp_GEN_Filter+0xe8>
		{
			Filter_1st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b3ec:	683b      	ldr	r3, [r7, #0]
 800b3ee:	685a      	ldr	r2, [r3, #4]
 800b3f0:	683b      	ldr	r3, [r7, #0]
 800b3f2:	891b      	ldrh	r3, [r3, #8]
 800b3f4:	79b9      	ldrb	r1, [r7, #6]
 800b3f6:	f107 0020 	add.w	r0, r7, #32
 800b3fa:	f7ff f8cf 	bl	800a59c <Filter_1st_Order_Butterworth>
			Filter_1st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	685a      	ldr	r2, [r3, #4]
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	891e      	ldrh	r6, [r3, #8]
 800b406:	79b9      	ldrb	r1, [r7, #6]
 800b408:	f107 0320 	add.w	r3, r7, #32
 800b40c:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b410:	4633      	mov	r3, r6
 800b412:	f7ff f8c3 	bl	800a59c <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800b416:	f107 0320 	add.w	r3, r7, #32
 800b41a:	3350      	adds	r3, #80	; 0x50
 800b41c:	4618      	mov	r0, r3
 800b41e:	f7ff f881 	bl	800a524 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b422:	f107 0320 	add.w	r3, r7, #32
 800b426:	3378      	adds	r3, #120	; 0x78
 800b428:	4618      	mov	r0, r3
 800b42a:	f7ff f87b 	bl	800a524 <Filter_Bypassed>
 800b42e:	e1ce      	b.n	800b7ce <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	785b      	ldrb	r3, [r3, #1]
 800b434:	2b01      	cmp	r3, #1
 800b436:	d125      	bne.n	800b484 <Dsp_GEN_Filter+0x13c>
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	789b      	ldrb	r3, [r3, #2]
 800b43c:	2b03      	cmp	r3, #3
 800b43e:	d121      	bne.n	800b484 <Dsp_GEN_Filter+0x13c>
		{
			Filter_2st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	685a      	ldr	r2, [r3, #4]
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	891b      	ldrh	r3, [r3, #8]
 800b448:	79b9      	ldrb	r1, [r7, #6]
 800b44a:	f107 0020 	add.w	r0, r7, #32
 800b44e:	f7ff f9eb 	bl	800a828 <Filter_2st_Order_Butterworth>
			Filter_2st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	685a      	ldr	r2, [r3, #4]
 800b456:	683b      	ldr	r3, [r7, #0]
 800b458:	891e      	ldrh	r6, [r3, #8]
 800b45a:	79b9      	ldrb	r1, [r7, #6]
 800b45c:	f107 0320 	add.w	r3, r7, #32
 800b460:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b464:	4633      	mov	r3, r6
 800b466:	f7ff f9df 	bl	800a828 <Filter_2st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800b46a:	f107 0320 	add.w	r3, r7, #32
 800b46e:	3350      	adds	r3, #80	; 0x50
 800b470:	4618      	mov	r0, r3
 800b472:	f7ff f857 	bl	800a524 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b476:	f107 0320 	add.w	r3, r7, #32
 800b47a:	3378      	adds	r3, #120	; 0x78
 800b47c:	4618      	mov	r0, r3
 800b47e:	f7ff f851 	bl	800a524 <Filter_Bypassed>
 800b482:	e1a4      	b.n	800b7ce <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_36dB_Oct))
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	785b      	ldrb	r3, [r3, #1]
 800b488:	2b01      	cmp	r3, #1
 800b48a:	d13a      	bne.n	800b502 <Dsp_GEN_Filter+0x1ba>
 800b48c:	683b      	ldr	r3, [r7, #0]
 800b48e:	789b      	ldrb	r3, [r3, #2]
 800b490:	2b05      	cmp	r3, #5
 800b492:	d136      	bne.n	800b502 <Dsp_GEN_Filter+0x1ba>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	685a      	ldr	r2, [r3, #4]
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	891e      	ldrh	r6, [r3, #8]
 800b49c:	79b9      	ldrb	r1, [r7, #6]
 800b49e:	f107 0020 	add.w	r0, r7, #32
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	9301      	str	r3, [sp, #4]
 800b4a6:	2303      	movs	r3, #3
 800b4a8:	9300      	str	r3, [sp, #0]
 800b4aa:	4633      	mov	r3, r6
 800b4ac:	f7ff fb80 	bl	800abb0 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	685a      	ldr	r2, [r3, #4]
 800b4b4:	683b      	ldr	r3, [r7, #0]
 800b4b6:	891e      	ldrh	r6, [r3, #8]
 800b4b8:	79b9      	ldrb	r1, [r7, #6]
 800b4ba:	f107 0320 	add.w	r3, r7, #32
 800b4be:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b4c2:	4633      	mov	r3, r6
 800b4c4:	f7ff f86a 	bl	800a59c <Filter_1st_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[2],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	685a      	ldr	r2, [r3, #4]
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	891e      	ldrh	r6, [r3, #8]
 800b4d0:	79b9      	ldrb	r1, [r7, #6]
 800b4d2:	f107 0320 	add.w	r3, r7, #32
 800b4d6:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800b4da:	2300      	movs	r3, #0
 800b4dc:	9301      	str	r3, [sp, #4]
 800b4de:	2303      	movs	r3, #3
 800b4e0:	9300      	str	r3, [sp, #0]
 800b4e2:	4633      	mov	r3, r6
 800b4e4:	f7ff fb64 	bl	800abb0 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[3],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	685a      	ldr	r2, [r3, #4]
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	891e      	ldrh	r6, [r3, #8]
 800b4f0:	79b9      	ldrb	r1, [r7, #6]
 800b4f2:	f107 0320 	add.w	r3, r7, #32
 800b4f6:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800b4fa:	4633      	mov	r3, r6
 800b4fc:	f7ff f84e 	bl	800a59c <Filter_1st_Order_Butterworth>
 800b500:	e165      	b.n	800b7ce <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_48dB_Oct))
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	785b      	ldrb	r3, [r3, #1]
 800b506:	2b01      	cmp	r3, #1
 800b508:	d142      	bne.n	800b590 <Dsp_GEN_Filter+0x248>
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	789b      	ldrb	r3, [r3, #2]
 800b50e:	2b07      	cmp	r3, #7
 800b510:	d13e      	bne.n	800b590 <Dsp_GEN_Filter+0x248>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	685a      	ldr	r2, [r3, #4]
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	891e      	ldrh	r6, [r3, #8]
 800b51a:	79b9      	ldrb	r1, [r7, #6]
 800b51c:	f107 0020 	add.w	r0, r7, #32
 800b520:	2300      	movs	r3, #0
 800b522:	9301      	str	r3, [sp, #4]
 800b524:	2304      	movs	r3, #4
 800b526:	9300      	str	r3, [sp, #0]
 800b528:	4633      	mov	r3, r6
 800b52a:	f7ff fb41 	bl	800abb0 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	685a      	ldr	r2, [r3, #4]
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	891e      	ldrh	r6, [r3, #8]
 800b536:	79b9      	ldrb	r1, [r7, #6]
 800b538:	f107 0320 	add.w	r3, r7, #32
 800b53c:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b540:	2301      	movs	r3, #1
 800b542:	9301      	str	r3, [sp, #4]
 800b544:	2304      	movs	r3, #4
 800b546:	9300      	str	r3, [sp, #0]
 800b548:	4633      	mov	r3, r6
 800b54a:	f7ff fb31 	bl	800abb0 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[2],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	685a      	ldr	r2, [r3, #4]
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	891e      	ldrh	r6, [r3, #8]
 800b556:	79b9      	ldrb	r1, [r7, #6]
 800b558:	f107 0320 	add.w	r3, r7, #32
 800b55c:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800b560:	2300      	movs	r3, #0
 800b562:	9301      	str	r3, [sp, #4]
 800b564:	2304      	movs	r3, #4
 800b566:	9300      	str	r3, [sp, #0]
 800b568:	4633      	mov	r3, r6
 800b56a:	f7ff fb21 	bl	800abb0 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[3],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	685a      	ldr	r2, [r3, #4]
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	891e      	ldrh	r6, [r3, #8]
 800b576:	79b9      	ldrb	r1, [r7, #6]
 800b578:	f107 0320 	add.w	r3, r7, #32
 800b57c:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800b580:	2301      	movs	r3, #1
 800b582:	9301      	str	r3, [sp, #4]
 800b584:	2304      	movs	r3, #4
 800b586:	9300      	str	r3, [sp, #0]
 800b588:	4633      	mov	r3, r6
 800b58a:	f7ff fb11 	bl	800abb0 <Filter_Higher_Order_Butterworth>
 800b58e:	e11e      	b.n	800b7ce <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	785b      	ldrb	r3, [r3, #1]
 800b594:	2b02      	cmp	r3, #2
 800b596:	d11f      	bne.n	800b5d8 <Dsp_GEN_Filter+0x290>
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	789b      	ldrb	r3, [r3, #2]
 800b59c:	2b01      	cmp	r3, #1
 800b59e:	d11b      	bne.n	800b5d8 <Dsp_GEN_Filter+0x290>
		{
			Filter_2st_Order_Bessel(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	685a      	ldr	r2, [r3, #4]
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	891b      	ldrh	r3, [r3, #8]
 800b5a8:	79b9      	ldrb	r1, [r7, #6]
 800b5aa:	f107 0020 	add.w	r0, r7, #32
 800b5ae:	f7ff fd07 	bl	800afc0 <Filter_2st_Order_Bessel>
			Filter_Bypassed(buff_double[1]);
 800b5b2:	f107 0320 	add.w	r3, r7, #32
 800b5b6:	3328      	adds	r3, #40	; 0x28
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	f7fe ffb3 	bl	800a524 <Filter_Bypassed>
			Filter_Bypassed(buff_double[2]);
 800b5be:	f107 0320 	add.w	r3, r7, #32
 800b5c2:	3350      	adds	r3, #80	; 0x50
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	f7fe ffad 	bl	800a524 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b5ca:	f107 0320 	add.w	r3, r7, #32
 800b5ce:	3378      	adds	r3, #120	; 0x78
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	f7fe ffa7 	bl	800a524 <Filter_Bypassed>
 800b5d6:	e0fa      	b.n	800b7ce <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_18dB_Oct))
 800b5d8:	683b      	ldr	r3, [r7, #0]
 800b5da:	785b      	ldrb	r3, [r3, #1]
 800b5dc:	2b02      	cmp	r3, #2
 800b5de:	d129      	bne.n	800b634 <Dsp_GEN_Filter+0x2ec>
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	789b      	ldrb	r3, [r3, #2]
 800b5e4:	2b02      	cmp	r3, #2
 800b5e6:	d125      	bne.n	800b634 <Dsp_GEN_Filter+0x2ec>
		{
			Filter_2st_Order_Bessel(     buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	685a      	ldr	r2, [r3, #4]
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	891b      	ldrh	r3, [r3, #8]
 800b5f0:	79b9      	ldrb	r1, [r7, #6]
 800b5f2:	f107 0020 	add.w	r0, r7, #32
 800b5f6:	f7ff fce3 	bl	800afc0 <Filter_2st_Order_Bessel>
			Filter_1st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b5fa:	683b      	ldr	r3, [r7, #0]
 800b5fc:	685a      	ldr	r2, [r3, #4]
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	891e      	ldrh	r6, [r3, #8]
 800b602:	79b9      	ldrb	r1, [r7, #6]
 800b604:	f107 0320 	add.w	r3, r7, #32
 800b608:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b60c:	4633      	mov	r3, r6
 800b60e:	f7fe ffc5 	bl	800a59c <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800b612:	f107 0320 	add.w	r3, r7, #32
 800b616:	3350      	adds	r3, #80	; 0x50
 800b618:	4618      	mov	r0, r3
 800b61a:	f7fe ff83 	bl	800a524 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b61e:	f107 0320 	add.w	r3, r7, #32
 800b622:	3378      	adds	r3, #120	; 0x78
 800b624:	4618      	mov	r0, r3
 800b626:	f7fe ff7d 	bl	800a524 <Filter_Bypassed>
 800b62a:	e0d0      	b.n	800b7ce <Dsp_GEN_Filter+0x486>
 800b62c:	20002c34 	.word	0x20002c34
 800b630:	00017700 	.word	0x00017700
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	785b      	ldrb	r3, [r3, #1]
 800b638:	2b02      	cmp	r3, #2
 800b63a:	d125      	bne.n	800b688 <Dsp_GEN_Filter+0x340>
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	789b      	ldrb	r3, [r3, #2]
 800b640:	2b03      	cmp	r3, #3
 800b642:	d121      	bne.n	800b688 <Dsp_GEN_Filter+0x340>
		{
			Filter_2st_Order_Bessel(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	685a      	ldr	r2, [r3, #4]
 800b648:	683b      	ldr	r3, [r7, #0]
 800b64a:	891b      	ldrh	r3, [r3, #8]
 800b64c:	79b9      	ldrb	r1, [r7, #6]
 800b64e:	f107 0020 	add.w	r0, r7, #32
 800b652:	f7ff fcb5 	bl	800afc0 <Filter_2st_Order_Bessel>
			Filter_2st_Order_Bessel(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b656:	683b      	ldr	r3, [r7, #0]
 800b658:	685a      	ldr	r2, [r3, #4]
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	891e      	ldrh	r6, [r3, #8]
 800b65e:	79b9      	ldrb	r1, [r7, #6]
 800b660:	f107 0320 	add.w	r3, r7, #32
 800b664:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b668:	4633      	mov	r3, r6
 800b66a:	f7ff fca9 	bl	800afc0 <Filter_2st_Order_Bessel>
			Filter_Bypassed(buff_double[2]);
 800b66e:	f107 0320 	add.w	r3, r7, #32
 800b672:	3350      	adds	r3, #80	; 0x50
 800b674:	4618      	mov	r0, r3
 800b676:	f7fe ff55 	bl	800a524 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b67a:	f107 0320 	add.w	r3, r7, #32
 800b67e:	3378      	adds	r3, #120	; 0x78
 800b680:	4618      	mov	r0, r3
 800b682:	f7fe ff4f 	bl	800a524 <Filter_Bypassed>
 800b686:	e0a2      	b.n	800b7ce <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	785b      	ldrb	r3, [r3, #1]
 800b68c:	2b03      	cmp	r3, #3
 800b68e:	d11f      	bne.n	800b6d0 <Dsp_GEN_Filter+0x388>
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	789b      	ldrb	r3, [r3, #2]
 800b694:	2b01      	cmp	r3, #1
 800b696:	d11b      	bne.n	800b6d0 <Dsp_GEN_Filter+0x388>
		{
			Filter_2st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	685a      	ldr	r2, [r3, #4]
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	891b      	ldrh	r3, [r3, #8]
 800b6a0:	79b9      	ldrb	r1, [r7, #6]
 800b6a2:	f107 0020 	add.w	r0, r7, #32
 800b6a6:	f7ff f8bf 	bl	800a828 <Filter_2st_Order_Butterworth>
			Filter_Bypassed(buff_double[1]);
 800b6aa:	f107 0320 	add.w	r3, r7, #32
 800b6ae:	3328      	adds	r3, #40	; 0x28
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	f7fe ff37 	bl	800a524 <Filter_Bypassed>
			Filter_Bypassed(buff_double[2]);
 800b6b6:	f107 0320 	add.w	r3, r7, #32
 800b6ba:	3350      	adds	r3, #80	; 0x50
 800b6bc:	4618      	mov	r0, r3
 800b6be:	f7fe ff31 	bl	800a524 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b6c2:	f107 0320 	add.w	r3, r7, #32
 800b6c6:	3378      	adds	r3, #120	; 0x78
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	f7fe ff2b 	bl	800a524 <Filter_Bypassed>
 800b6ce:	e07e      	b.n	800b7ce <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_18dB_Oct))
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	785b      	ldrb	r3, [r3, #1]
 800b6d4:	2b03      	cmp	r3, #3
 800b6d6:	d12a      	bne.n	800b72e <Dsp_GEN_Filter+0x3e6>
 800b6d8:	683b      	ldr	r3, [r7, #0]
 800b6da:	789b      	ldrb	r3, [r3, #2]
 800b6dc:	2b02      	cmp	r3, #2
 800b6de:	d126      	bne.n	800b72e <Dsp_GEN_Filter+0x3e6>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	685a      	ldr	r2, [r3, #4]
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	891e      	ldrh	r6, [r3, #8]
 800b6e8:	79b9      	ldrb	r1, [r7, #6]
 800b6ea:	f107 0020 	add.w	r0, r7, #32
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	9301      	str	r3, [sp, #4]
 800b6f2:	2303      	movs	r3, #3
 800b6f4:	9300      	str	r3, [sp, #0]
 800b6f6:	4633      	mov	r3, r6
 800b6f8:	f7ff fa5a 	bl	800abb0 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	685a      	ldr	r2, [r3, #4]
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	891e      	ldrh	r6, [r3, #8]
 800b704:	79b9      	ldrb	r1, [r7, #6]
 800b706:	f107 0320 	add.w	r3, r7, #32
 800b70a:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b70e:	4633      	mov	r3, r6
 800b710:	f7fe ff44 	bl	800a59c <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800b714:	f107 0320 	add.w	r3, r7, #32
 800b718:	3350      	adds	r3, #80	; 0x50
 800b71a:	4618      	mov	r0, r3
 800b71c:	f7fe ff02 	bl	800a524 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b720:	f107 0320 	add.w	r3, r7, #32
 800b724:	3378      	adds	r3, #120	; 0x78
 800b726:	4618      	mov	r0, r3
 800b728:	f7fe fefc 	bl	800a524 <Filter_Bypassed>
 800b72c:	e04f      	b.n	800b7ce <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800b72e:	683b      	ldr	r3, [r7, #0]
 800b730:	785b      	ldrb	r3, [r3, #1]
 800b732:	2b03      	cmp	r3, #3
 800b734:	d12e      	bne.n	800b794 <Dsp_GEN_Filter+0x44c>
 800b736:	683b      	ldr	r3, [r7, #0]
 800b738:	789b      	ldrb	r3, [r3, #2]
 800b73a:	2b03      	cmp	r3, #3
 800b73c:	d12a      	bne.n	800b794 <Dsp_GEN_Filter+0x44c>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	685a      	ldr	r2, [r3, #4]
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	891e      	ldrh	r6, [r3, #8]
 800b746:	79b9      	ldrb	r1, [r7, #6]
 800b748:	f107 0020 	add.w	r0, r7, #32
 800b74c:	2300      	movs	r3, #0
 800b74e:	9301      	str	r3, [sp, #4]
 800b750:	2304      	movs	r3, #4
 800b752:	9300      	str	r3, [sp, #0]
 800b754:	4633      	mov	r3, r6
 800b756:	f7ff fa2b 	bl	800abb0 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	685a      	ldr	r2, [r3, #4]
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	891e      	ldrh	r6, [r3, #8]
 800b762:	79b9      	ldrb	r1, [r7, #6]
 800b764:	f107 0320 	add.w	r3, r7, #32
 800b768:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800b76c:	2301      	movs	r3, #1
 800b76e:	9301      	str	r3, [sp, #4]
 800b770:	2304      	movs	r3, #4
 800b772:	9300      	str	r3, [sp, #0]
 800b774:	4633      	mov	r3, r6
 800b776:	f7ff fa1b 	bl	800abb0 <Filter_Higher_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800b77a:	f107 0320 	add.w	r3, r7, #32
 800b77e:	3350      	adds	r3, #80	; 0x50
 800b780:	4618      	mov	r0, r3
 800b782:	f7fe fecf 	bl	800a524 <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800b786:	f107 0320 	add.w	r3, r7, #32
 800b78a:	3378      	adds	r3, #120	; 0x78
 800b78c:	4618      	mov	r0, r3
 800b78e:	f7fe fec9 	bl	800a524 <Filter_Bypassed>
 800b792:	e01c      	b.n	800b7ce <Dsp_GEN_Filter+0x486>
		}
		else
			return FALSE;
 800b794:	2300      	movs	r3, #0
 800b796:	e0ef      	b.n	800b978 <Dsp_GEN_Filter+0x630>
	}
	else///disable
	{
		SysWaitUs(300);
 800b798:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800b79c:	f002 fd62 	bl	800e264 <SysWaitUs>
		Filter_Bypassed(buff_double[0]);
 800b7a0:	f107 0320 	add.w	r3, r7, #32
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	f7fe febd 	bl	800a524 <Filter_Bypassed>
		Filter_Bypassed(buff_double[1]);
 800b7aa:	f107 0320 	add.w	r3, r7, #32
 800b7ae:	3328      	adds	r3, #40	; 0x28
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f7fe feb7 	bl	800a524 <Filter_Bypassed>
		Filter_Bypassed(buff_double[2]);
 800b7b6:	f107 0320 	add.w	r3, r7, #32
 800b7ba:	3350      	adds	r3, #80	; 0x50
 800b7bc:	4618      	mov	r0, r3
 800b7be:	f7fe feb1 	bl	800a524 <Filter_Bypassed>
		Filter_Bypassed(buff_double[3]);
 800b7c2:	f107 0320 	add.w	r3, r7, #32
 800b7c6:	3378      	adds	r3, #120	; 0x78
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	f7fe feab 	bl	800a524 <Filter_Bypassed>
	}
	if(P_Filter->Other.bit.PHASE)///反向
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	781b      	ldrb	r3, [r3, #0]
 800b7d2:	f003 0310 	and.w	r3, r3, #16
 800b7d6:	b2db      	uxtb	r3, r3
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d014      	beq.n	800b806 <Dsp_GEN_Filter+0x4be>
	{
		buff_double[0][0] = -buff_double[0][0];
 800b7dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b7e0:	4692      	mov	sl, r2
 800b7e2:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800b7e6:	e9c7 ab08 	strd	sl, fp, [r7, #32]
		buff_double[0][1] = -buff_double[0][1];
 800b7ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b7ee:	4690      	mov	r8, r2
 800b7f0:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800b7f4:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
		buff_double[0][2] = -buff_double[0][2];
 800b7f8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b7fc:	4614      	mov	r4, r2
 800b7fe:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800b802:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	}
	if((PHASE_Flag)&&(App_Dsp.Dsp_Data.Mute[Channel+1]==DSP_UNMUTE))
 800b806:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d012      	beq.n	800b834 <Dsp_GEN_Filter+0x4ec>
 800b80e:	79fb      	ldrb	r3, [r7, #7]
 800b810:	3301      	adds	r3, #1
 800b812:	4a5c      	ldr	r2, [pc, #368]	; (800b984 <Dsp_GEN_Filter+0x63c>)
 800b814:	4413      	add	r3, r2
 800b816:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800b81a:	2b01      	cmp	r3, #1
 800b81c:	d10a      	bne.n	800b834 <Dsp_GEN_Filter+0x4ec>
	{
		Dsp_Mute_A(Channel+1,DSP_MUTE,0);
 800b81e:	79fb      	ldrb	r3, [r7, #7]
 800b820:	3301      	adds	r3, #1
 800b822:	b2db      	uxtb	r3, r3
 800b824:	2200      	movs	r2, #0
 800b826:	2100      	movs	r1, #0
 800b828:	4618      	mov	r0, r3
 800b82a:	f000 fced 	bl	800c208 <Dsp_Mute_A>
		SysWaitMs(10);
 800b82e:	200a      	movs	r0, #10
 800b830:	f002 fd28 	bl	800e284 <SysWaitMs>
	}
	for(index=0;index<4;index++)
 800b834:	2300      	movs	r3, #0
 800b836:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800b83a:	e06e      	b.n	800b91a <Dsp_GEN_Filter+0x5d2>
	{
		SIGMASTUDIOTYPE(buff_double[index][0],&buff[0]);
 800b83c:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800b840:	4613      	mov	r3, r2
 800b842:	009b      	lsls	r3, r3, #2
 800b844:	4413      	add	r3, r2
 800b846:	00db      	lsls	r3, r3, #3
 800b848:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800b84c:	4413      	add	r3, r2
 800b84e:	3ba8      	subs	r3, #168	; 0xa8
 800b850:	cb18      	ldmia	r3, {r3, r4}
 800b852:	f107 020c 	add.w	r2, r7, #12
 800b856:	4618      	mov	r0, r3
 800b858:	4621      	mov	r1, r4
 800b85a:	f7fd fc61 	bl	8009120 <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][1],&buff[4]);
 800b85e:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800b862:	4613      	mov	r3, r2
 800b864:	009b      	lsls	r3, r3, #2
 800b866:	4413      	add	r3, r2
 800b868:	00db      	lsls	r3, r3, #3
 800b86a:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800b86e:	4413      	add	r3, r2
 800b870:	3ba0      	subs	r3, #160	; 0xa0
 800b872:	cb18      	ldmia	r3, {r3, r4}
 800b874:	f107 020c 	add.w	r2, r7, #12
 800b878:	3204      	adds	r2, #4
 800b87a:	4618      	mov	r0, r3
 800b87c:	4621      	mov	r1, r4
 800b87e:	f7fd fc4f 	bl	8009120 <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][2],&buff[8]);
 800b882:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800b886:	4613      	mov	r3, r2
 800b888:	009b      	lsls	r3, r3, #2
 800b88a:	4413      	add	r3, r2
 800b88c:	00db      	lsls	r3, r3, #3
 800b88e:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800b892:	4413      	add	r3, r2
 800b894:	3b98      	subs	r3, #152	; 0x98
 800b896:	cb18      	ldmia	r3, {r3, r4}
 800b898:	f107 020c 	add.w	r2, r7, #12
 800b89c:	3208      	adds	r2, #8
 800b89e:	4618      	mov	r0, r3
 800b8a0:	4621      	mov	r1, r4
 800b8a2:	f7fd fc3d 	bl	8009120 <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][3],&buff[12]);
 800b8a6:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800b8aa:	4613      	mov	r3, r2
 800b8ac:	009b      	lsls	r3, r3, #2
 800b8ae:	4413      	add	r3, r2
 800b8b0:	00db      	lsls	r3, r3, #3
 800b8b2:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800b8b6:	4413      	add	r3, r2
 800b8b8:	3b90      	subs	r3, #144	; 0x90
 800b8ba:	cb18      	ldmia	r3, {r3, r4}
 800b8bc:	f107 020c 	add.w	r2, r7, #12
 800b8c0:	320c      	adds	r2, #12
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	4621      	mov	r1, r4
 800b8c6:	f7fd fc2b 	bl	8009120 <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][4],&buff[16]);
 800b8ca:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800b8ce:	4613      	mov	r3, r2
 800b8d0:	009b      	lsls	r3, r3, #2
 800b8d2:	4413      	add	r3, r2
 800b8d4:	00db      	lsls	r3, r3, #3
 800b8d6:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800b8da:	4413      	add	r3, r2
 800b8dc:	3b88      	subs	r3, #136	; 0x88
 800b8de:	cb18      	ldmia	r3, {r3, r4}
 800b8e0:	f107 020c 	add.w	r2, r7, #12
 800b8e4:	3210      	adds	r2, #16
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	4621      	mov	r1, r4
 800b8ea:	f7fd fc19 	bl	8009120 <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, GEN_Filter_addr[Channel][HPLP][index],   5, buff);
 800b8ee:	79f9      	ldrb	r1, [r7, #7]
 800b8f0:	79ba      	ldrb	r2, [r7, #6]
 800b8f2:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800b8f6:	4824      	ldr	r0, [pc, #144]	; (800b988 <Dsp_GEN_Filter+0x640>)
 800b8f8:	0049      	lsls	r1, r1, #1
 800b8fa:	440a      	add	r2, r1
 800b8fc:	0092      	lsls	r2, r2, #2
 800b8fe:	4413      	add	r3, r2
 800b900:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
 800b904:	f107 030c 	add.w	r3, r7, #12
 800b908:	2205      	movs	r2, #5
 800b90a:	2000      	movs	r0, #0
 800b90c:	f7fd ffb4 	bl	8009878 <SIGMA_SAFELOAD_WRITE_REGISTER>
	for(index=0;index<4;index++)
 800b910:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800b914:	3301      	adds	r3, #1
 800b916:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800b91a:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800b91e:	2b03      	cmp	r3, #3
 800b920:	d98c      	bls.n	800b83c <Dsp_GEN_Filter+0x4f4>
	}
	if((PHASE_Flag)&&(App_Dsp.Dsp_Data.Mute[Channel+1]==DSP_UNMUTE))
 800b922:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800b926:	2b00      	cmp	r3, #0
 800b928:	d012      	beq.n	800b950 <Dsp_GEN_Filter+0x608>
 800b92a:	79fb      	ldrb	r3, [r7, #7]
 800b92c:	3301      	adds	r3, #1
 800b92e:	4a15      	ldr	r2, [pc, #84]	; (800b984 <Dsp_GEN_Filter+0x63c>)
 800b930:	4413      	add	r3, r2
 800b932:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800b936:	2b01      	cmp	r3, #1
 800b938:	d10a      	bne.n	800b950 <Dsp_GEN_Filter+0x608>
	{
		SysWaitMs(30);
 800b93a:	201e      	movs	r0, #30
 800b93c:	f002 fca2 	bl	800e284 <SysWaitMs>
		Dsp_Mute_A(Channel+1,DSP_UNMUTE,0);
 800b940:	79fb      	ldrb	r3, [r7, #7]
 800b942:	3301      	adds	r3, #1
 800b944:	b2db      	uxtb	r3, r3
 800b946:	2200      	movs	r2, #0
 800b948:	2101      	movs	r1, #1
 800b94a:	4618      	mov	r0, r3
 800b94c:	f000 fc5c 	bl	800c208 <Dsp_Mute_A>
	}
	App_Dsp.Dsp_Data.FiltersData[Channel][HPLP] = *P_Filter;
 800b950:	79f9      	ldrb	r1, [r7, #7]
 800b952:	79bb      	ldrb	r3, [r7, #6]
 800b954:	480b      	ldr	r0, [pc, #44]	; (800b984 <Dsp_GEN_Filter+0x63c>)
 800b956:	461a      	mov	r2, r3
 800b958:	0052      	lsls	r2, r2, #1
 800b95a:	441a      	add	r2, r3
 800b95c:	0093      	lsls	r3, r2, #2
 800b95e:	461a      	mov	r2, r3
 800b960:	460b      	mov	r3, r1
 800b962:	005b      	lsls	r3, r3, #1
 800b964:	440b      	add	r3, r1
 800b966:	00db      	lsls	r3, r3, #3
 800b968:	4413      	add	r3, r2
 800b96a:	4403      	add	r3, r0
 800b96c:	33b0      	adds	r3, #176	; 0xb0
 800b96e:	683a      	ldr	r2, [r7, #0]
 800b970:	ca07      	ldmia	r2, {r0, r1, r2}
 800b972:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return TRUE;
 800b976:	2301      	movs	r3, #1
}
 800b978:	4618      	mov	r0, r3
 800b97a:	37cc      	adds	r7, #204	; 0xcc
 800b97c:	46bd      	mov	sp, r7
 800b97e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b982:	bf00      	nop
 800b984:	20002c34 	.word	0x20002c34
 800b988:	0801fa24 	.word	0x0801fa24

0800b98c <Dsp_Mix_Init>:
***************************************************************************************************
*/
#include "include.h"

void Dsp_Mix_Init(void)
{
 800b98c:	b480      	push	{r7}
 800b98e:	b083      	sub	sp, #12
 800b990:	af00      	add	r7, sp, #0
	SCH_U16 index,index0;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800b992:	2300      	movs	r3, #0
 800b994:	80fb      	strh	r3, [r7, #6]
 800b996:	e030      	b.n	800b9fa <Dsp_Mix_Init+0x6e>
	{
		for(index0=0;index0<(DSP_INPUT_CNT+1);index0++)
 800b998:	2300      	movs	r3, #0
 800b99a:	80bb      	strh	r3, [r7, #4]
 800b99c:	e027      	b.n	800b9ee <Dsp_Mix_Init+0x62>
		{
			if((index==0x00)||(index0==0x00)||(index==index0))
 800b99e:	88fb      	ldrh	r3, [r7, #6]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d006      	beq.n	800b9b2 <Dsp_Mix_Init+0x26>
 800b9a4:	88bb      	ldrh	r3, [r7, #4]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d003      	beq.n	800b9b2 <Dsp_Mix_Init+0x26>
 800b9aa:	88fa      	ldrh	r2, [r7, #6]
 800b9ac:	88bb      	ldrh	r3, [r7, #4]
 800b9ae:	429a      	cmp	r2, r3
 800b9b0:	d10d      	bne.n	800b9ce <Dsp_Mix_Init+0x42>
				App_Dsp.Dsp_Data.MixData[index][index0] = DSP_MIXER_DEFAULT;
 800b9b2:	88fa      	ldrh	r2, [r7, #6]
 800b9b4:	88b9      	ldrh	r1, [r7, #4]
 800b9b6:	4815      	ldr	r0, [pc, #84]	; (800ba0c <Dsp_Mix_Init+0x80>)
 800b9b8:	4613      	mov	r3, r2
 800b9ba:	009b      	lsls	r3, r3, #2
 800b9bc:	4413      	add	r3, r2
 800b9be:	005b      	lsls	r3, r3, #1
 800b9c0:	4413      	add	r3, r2
 800b9c2:	4403      	add	r3, r0
 800b9c4:	440b      	add	r3, r1
 800b9c6:	334c      	adds	r3, #76	; 0x4c
 800b9c8:	2290      	movs	r2, #144	; 0x90
 800b9ca:	701a      	strb	r2, [r3, #0]
 800b9cc:	e00c      	b.n	800b9e8 <Dsp_Mix_Init+0x5c>
			else
				App_Dsp.Dsp_Data.MixData[index][index0] = DSP_MIXER_MIN;
 800b9ce:	88fa      	ldrh	r2, [r7, #6]
 800b9d0:	88b9      	ldrh	r1, [r7, #4]
 800b9d2:	480e      	ldr	r0, [pc, #56]	; (800ba0c <Dsp_Mix_Init+0x80>)
 800b9d4:	4613      	mov	r3, r2
 800b9d6:	009b      	lsls	r3, r3, #2
 800b9d8:	4413      	add	r3, r2
 800b9da:	005b      	lsls	r3, r3, #1
 800b9dc:	4413      	add	r3, r2
 800b9de:	4403      	add	r3, r0
 800b9e0:	440b      	add	r3, r1
 800b9e2:	334c      	adds	r3, #76	; 0x4c
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	701a      	strb	r2, [r3, #0]
		for(index0=0;index0<(DSP_INPUT_CNT+1);index0++)
 800b9e8:	88bb      	ldrh	r3, [r7, #4]
 800b9ea:	3301      	adds	r3, #1
 800b9ec:	80bb      	strh	r3, [r7, #4]
 800b9ee:	88bb      	ldrh	r3, [r7, #4]
 800b9f0:	2b0a      	cmp	r3, #10
 800b9f2:	d9d4      	bls.n	800b99e <Dsp_Mix_Init+0x12>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800b9f4:	88fb      	ldrh	r3, [r7, #6]
 800b9f6:	3301      	adds	r3, #1
 800b9f8:	80fb      	strh	r3, [r7, #6]
 800b9fa:	88fb      	ldrh	r3, [r7, #6]
 800b9fc:	2b08      	cmp	r3, #8
 800b9fe:	d9cb      	bls.n	800b998 <Dsp_Mix_Init+0xc>
		}
	}
}
 800ba00:	bf00      	nop
 800ba02:	370c      	adds	r7, #12
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bc80      	pop	{r7}
 800ba08:	4770      	bx	lr
 800ba0a:	bf00      	nop
 800ba0c:	20002c34 	.word	0x20002c34

0800ba10 <Dsp_Mix_Mixer>:
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN50_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN60_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN70_ADDR
};
SCH_BOOL Dsp_Mix_Mixer(SCH_U8 Channel,SCH_U8 *data)
{
 800ba10:	b590      	push	{r4, r7, lr}
 800ba12:	b089      	sub	sp, #36	; 0x24
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	4603      	mov	r3, r0
 800ba18:	6039      	str	r1, [r7, #0]
 800ba1a:	71fb      	strb	r3, [r7, #7]
	double Data;
	SCH_U8 index,buff[4] = {0x00, 0x00, 0x00, 0x00};
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	60fb      	str	r3, [r7, #12]
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800ba20:	79fb      	ldrb	r3, [r7, #7]
 800ba22:	2b08      	cmp	r3, #8
 800ba24:	d802      	bhi.n	800ba2c <Dsp_Mix_Mixer+0x1c>
 800ba26:	79fb      	ldrb	r3, [r7, #7]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d101      	bne.n	800ba30 <Dsp_Mix_Mixer+0x20>
		return FALSE;
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	e057      	b.n	800bae0 <Dsp_Mix_Mixer+0xd0>
	for(index=0;index<DSP_INPUT_CNT;index++)
 800ba30:	2300      	movs	r3, #0
 800ba32:	77fb      	strb	r3, [r7, #31]
 800ba34:	e050      	b.n	800bad8 <Dsp_Mix_Mixer+0xc8>
	{
		*data = LimitMaxMin(DSP_MIXER_MIN,*data,DSP_MIXER_MAX);
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	781b      	ldrb	r3, [r3, #0]
 800ba3a:	22ba      	movs	r2, #186	; 0xba
 800ba3c:	4619      	mov	r1, r3
 800ba3e:	2000      	movs	r0, #0
 800ba40:	f002 fc50 	bl	800e2e4 <LimitMaxMin>
 800ba44:	4603      	mov	r3, r0
 800ba46:	b2da      	uxtb	r2, r3
 800ba48:	683b      	ldr	r3, [r7, #0]
 800ba4a:	701a      	strb	r2, [r3, #0]
		Data = (double)*data-144;
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	781b      	ldrb	r3, [r3, #0]
 800ba50:	4618      	mov	r0, r3
 800ba52:	f7f4 fd37 	bl	80004c4 <__aeabi_ui2d>
 800ba56:	f04f 0200 	mov.w	r2, #0
 800ba5a:	4b23      	ldr	r3, [pc, #140]	; (800bae8 <Dsp_Mix_Mixer+0xd8>)
 800ba5c:	f7f4 fbf4 	bl	8000248 <__aeabi_dsub>
 800ba60:	4603      	mov	r3, r0
 800ba62:	460c      	mov	r4, r1
 800ba64:	e9c7 3404 	strd	r3, r4, [r7, #16]
		SIGMASTUDIOTYPE(pow(10,Data/20),buff);
 800ba68:	f04f 0200 	mov.w	r2, #0
 800ba6c:	4b1f      	ldr	r3, [pc, #124]	; (800baec <Dsp_Mix_Mixer+0xdc>)
 800ba6e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800ba72:	f7f4 fecb 	bl	800080c <__aeabi_ddiv>
 800ba76:	4603      	mov	r3, r0
 800ba78:	460c      	mov	r4, r1
 800ba7a:	461a      	mov	r2, r3
 800ba7c:	4623      	mov	r3, r4
 800ba7e:	f04f 0000 	mov.w	r0, #0
 800ba82:	491b      	ldr	r1, [pc, #108]	; (800baf0 <Dsp_Mix_Mixer+0xe0>)
 800ba84:	f004 fb6e 	bl	8010164 <pow>
 800ba88:	f107 030c 	add.w	r3, r7, #12
 800ba8c:	461a      	mov	r2, r3
 800ba8e:	f7fd fb47 	bl	8009120 <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, Mix_Mixer_addr[Channel]+index, 1, buff);
 800ba92:	79fb      	ldrb	r3, [r7, #7]
 800ba94:	4a17      	ldr	r2, [pc, #92]	; (800baf4 <Dsp_Mix_Mixer+0xe4>)
 800ba96:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800ba9a:	7ffb      	ldrb	r3, [r7, #31]
 800ba9c:	b29b      	uxth	r3, r3
 800ba9e:	4413      	add	r3, r2
 800baa0:	b299      	uxth	r1, r3
 800baa2:	f107 030c 	add.w	r3, r7, #12
 800baa6:	2201      	movs	r2, #1
 800baa8:	2000      	movs	r0, #0
 800baaa:	f7fd fee5 	bl	8009878 <SIGMA_SAFELOAD_WRITE_REGISTER>
		App_Dsp.Dsp_Data.MixData[Channel][index+1] = *data++;
 800baae:	683b      	ldr	r3, [r7, #0]
 800bab0:	1c5a      	adds	r2, r3, #1
 800bab2:	603a      	str	r2, [r7, #0]
 800bab4:	79fa      	ldrb	r2, [r7, #7]
 800bab6:	7ff9      	ldrb	r1, [r7, #31]
 800bab8:	3101      	adds	r1, #1
 800baba:	781c      	ldrb	r4, [r3, #0]
 800babc:	480e      	ldr	r0, [pc, #56]	; (800baf8 <Dsp_Mix_Mixer+0xe8>)
 800babe:	4613      	mov	r3, r2
 800bac0:	009b      	lsls	r3, r3, #2
 800bac2:	4413      	add	r3, r2
 800bac4:	005b      	lsls	r3, r3, #1
 800bac6:	4413      	add	r3, r2
 800bac8:	4403      	add	r3, r0
 800baca:	440b      	add	r3, r1
 800bacc:	334c      	adds	r3, #76	; 0x4c
 800bace:	4622      	mov	r2, r4
 800bad0:	701a      	strb	r2, [r3, #0]
	for(index=0;index<DSP_INPUT_CNT;index++)
 800bad2:	7ffb      	ldrb	r3, [r7, #31]
 800bad4:	3301      	adds	r3, #1
 800bad6:	77fb      	strb	r3, [r7, #31]
 800bad8:	7ffb      	ldrb	r3, [r7, #31]
 800bada:	2b09      	cmp	r3, #9
 800badc:	d9ab      	bls.n	800ba36 <Dsp_Mix_Mixer+0x26>
	}
	return TRUE;
 800bade:	2301      	movs	r3, #1
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	3724      	adds	r7, #36	; 0x24
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd90      	pop	{r4, r7, pc}
 800bae8:	40620000 	.word	0x40620000
 800baec:	40340000 	.word	0x40340000
 800baf0:	40240000 	.word	0x40240000
 800baf4:	0801faa4 	.word	0x0801faa4
 800baf8:	20002c34 	.word	0x20002c34

0800bafc <Dsp_Mix_Input>:
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN7_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN8_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN9_ADDR
};
SCH_BOOL Dsp_Mix_Input(SCH_U8 data)
{
 800bafc:	b590      	push	{r4, r7, lr}
 800bafe:	b089      	sub	sp, #36	; 0x24
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	4603      	mov	r3, r0
 800bb04:	71fb      	strb	r3, [r7, #7]
	double Data;
	SCH_U8 index,buff[4] = {0x00, 0x00, 0x00, 0x00};
 800bb06:	2300      	movs	r3, #0
 800bb08:	60fb      	str	r3, [r7, #12]
	for(index=0;index<DSP_INPUT_CNT;index++)
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	77fb      	strb	r3, [r7, #31]
 800bb0e:	e02e      	b.n	800bb6e <Dsp_Mix_Input+0x72>
	{
		Data = (double)data-144;
 800bb10:	79fb      	ldrb	r3, [r7, #7]
 800bb12:	4618      	mov	r0, r3
 800bb14:	f7f4 fcd6 	bl	80004c4 <__aeabi_ui2d>
 800bb18:	f04f 0200 	mov.w	r2, #0
 800bb1c:	4b18      	ldr	r3, [pc, #96]	; (800bb80 <Dsp_Mix_Input+0x84>)
 800bb1e:	f7f4 fb93 	bl	8000248 <__aeabi_dsub>
 800bb22:	4603      	mov	r3, r0
 800bb24:	460c      	mov	r4, r1
 800bb26:	e9c7 3404 	strd	r3, r4, [r7, #16]
		SIGMASTUDIOTYPE(pow(10,Data/20),buff);
 800bb2a:	f04f 0200 	mov.w	r2, #0
 800bb2e:	4b15      	ldr	r3, [pc, #84]	; (800bb84 <Dsp_Mix_Input+0x88>)
 800bb30:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bb34:	f7f4 fe6a 	bl	800080c <__aeabi_ddiv>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	460c      	mov	r4, r1
 800bb3c:	461a      	mov	r2, r3
 800bb3e:	4623      	mov	r3, r4
 800bb40:	f04f 0000 	mov.w	r0, #0
 800bb44:	4910      	ldr	r1, [pc, #64]	; (800bb88 <Dsp_Mix_Input+0x8c>)
 800bb46:	f004 fb0d 	bl	8010164 <pow>
 800bb4a:	f107 030c 	add.w	r3, r7, #12
 800bb4e:	461a      	mov	r2, r3
 800bb50:	f7fd fae6 	bl	8009120 <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, Mix_Mixer_Input_addr[index], 1, buff);
 800bb54:	7ffb      	ldrb	r3, [r7, #31]
 800bb56:	4a0d      	ldr	r2, [pc, #52]	; (800bb8c <Dsp_Mix_Input+0x90>)
 800bb58:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800bb5c:	f107 030c 	add.w	r3, r7, #12
 800bb60:	2201      	movs	r2, #1
 800bb62:	2000      	movs	r0, #0
 800bb64:	f7fd fe88 	bl	8009878 <SIGMA_SAFELOAD_WRITE_REGISTER>
	for(index=0;index<DSP_INPUT_CNT;index++)
 800bb68:	7ffb      	ldrb	r3, [r7, #31]
 800bb6a:	3301      	adds	r3, #1
 800bb6c:	77fb      	strb	r3, [r7, #31]
 800bb6e:	7ffb      	ldrb	r3, [r7, #31]
 800bb70:	2b09      	cmp	r3, #9
 800bb72:	d9cd      	bls.n	800bb10 <Dsp_Mix_Input+0x14>
	}
	return TRUE;
 800bb74:	2301      	movs	r3, #1
}
 800bb76:	4618      	mov	r0, r3
 800bb78:	3724      	adds	r7, #36	; 0x24
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	bd90      	pop	{r4, r7, pc}
 800bb7e:	bf00      	nop
 800bb80:	40620000 	.word	0x40620000
 800bb84:	40340000 	.word	0x40340000
 800bb88:	40240000 	.word	0x40240000
 800bb8c:	0801fab8 	.word	0x0801fab8

0800bb90 <Dsp_Info_Data>:
	{0.00130,  0.00200,  0.00500},
	{0.00130,  0.00200,  0.00500},
	{0.00130,  0.00200,  0.00500},
};
void Dsp_Info_Data(SCH_U8 Channel,SCH_U8 *Cnt)
{
 800bb90:	b5b0      	push	{r4, r5, r7, lr}
 800bb92:	b084      	sub	sp, #16
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	4603      	mov	r3, r0
 800bb98:	6039      	str	r1, [r7, #0]
 800bb9a:	71fb      	strb	r3, [r7, #7]
	SCH_U8 DataBuff[4];
	SCH_S32 Data_S32;
	SIGMA_READ(DEVICE_ADDR_IC_1|0x01,Mix_READBACK_addr[Channel-1],DataBuff);
 800bb9c:	79fb      	ldrb	r3, [r7, #7]
 800bb9e:	3b01      	subs	r3, #1
 800bba0:	4a7a      	ldr	r2, [pc, #488]	; (800bd8c <Dsp_Info_Data+0x1fc>)
 800bba2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bba6:	f107 0208 	add.w	r2, r7, #8
 800bbaa:	4619      	mov	r1, r3
 800bbac:	2001      	movs	r0, #1
 800bbae:	f7fd fe01 	bl	80097b4 <SIGMA_READ>
	Data_S32 = (DataBuff[0]<<24)+(DataBuff[1]<<16)+(DataBuff[2]<<8)+DataBuff[3];
 800bbb2:	7a3b      	ldrb	r3, [r7, #8]
 800bbb4:	061a      	lsls	r2, r3, #24
 800bbb6:	7a7b      	ldrb	r3, [r7, #9]
 800bbb8:	041b      	lsls	r3, r3, #16
 800bbba:	441a      	add	r2, r3
 800bbbc:	7abb      	ldrb	r3, [r7, #10]
 800bbbe:	021b      	lsls	r3, r3, #8
 800bbc0:	4413      	add	r3, r2
 800bbc2:	7afa      	ldrb	r2, [r7, #11]
 800bbc4:	4413      	add	r3, r2
 800bbc6:	60fb      	str	r3, [r7, #12]
	Data_dbe[Channel-1] = fabs((double)Data_S32/0x1000000);
 800bbc8:	68f8      	ldr	r0, [r7, #12]
 800bbca:	f7f4 fc8b 	bl	80004e4 <__aeabi_i2d>
 800bbce:	f04f 0200 	mov.w	r2, #0
 800bbd2:	4b6f      	ldr	r3, [pc, #444]	; (800bd90 <Dsp_Info_Data+0x200>)
 800bbd4:	f7f4 fe1a 	bl	800080c <__aeabi_ddiv>
 800bbd8:	4602      	mov	r2, r0
 800bbda:	460b      	mov	r3, r1
 800bbdc:	79f9      	ldrb	r1, [r7, #7]
 800bbde:	3901      	subs	r1, #1
 800bbe0:	4614      	mov	r4, r2
 800bbe2:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800bbe6:	4a6b      	ldr	r2, [pc, #428]	; (800bd94 <Dsp_Info_Data+0x204>)
 800bbe8:	00cb      	lsls	r3, r1, #3
 800bbea:	4413      	add	r3, r2
 800bbec:	e9c3 4500 	strd	r4, r5, [r3]
	if(Data_dbe[Channel-1] == 0)
 800bbf0:	79fb      	ldrb	r3, [r7, #7]
 800bbf2:	3b01      	subs	r3, #1
 800bbf4:	4a67      	ldr	r2, [pc, #412]	; (800bd94 <Dsp_Info_Data+0x204>)
 800bbf6:	00db      	lsls	r3, r3, #3
 800bbf8:	4413      	add	r3, r2
 800bbfa:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bbfe:	f04f 0200 	mov.w	r2, #0
 800bc02:	f04f 0300 	mov.w	r3, #0
 800bc06:	f7f4 ff3f 	bl	8000a88 <__aeabi_dcmpeq>
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d005      	beq.n	800bc1c <Dsp_Info_Data+0x8c>
	{
		Dsp_REM_Flag[Channel-1] = 0;
 800bc10:	79fb      	ldrb	r3, [r7, #7]
 800bc12:	3b01      	subs	r3, #1
 800bc14:	4a60      	ldr	r2, [pc, #384]	; (800bd98 <Dsp_Info_Data+0x208>)
 800bc16:	2100      	movs	r1, #0
 800bc18:	54d1      	strb	r1, [r2, r3]
	}
	else
	{
		*Cnt = 0;
	}
}
 800bc1a:	e0b3      	b.n	800bd84 <Dsp_Info_Data+0x1f4>
	else if(Data_dbe[Channel-1] < Data_dbe_MaxMin[Channel-1][0])
 800bc1c:	79fb      	ldrb	r3, [r7, #7]
 800bc1e:	3b01      	subs	r3, #1
 800bc20:	4a5c      	ldr	r2, [pc, #368]	; (800bd94 <Dsp_Info_Data+0x204>)
 800bc22:	00db      	lsls	r3, r3, #3
 800bc24:	4413      	add	r3, r2
 800bc26:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bc2a:	79fb      	ldrb	r3, [r7, #7]
 800bc2c:	1e5a      	subs	r2, r3, #1
 800bc2e:	4c5b      	ldr	r4, [pc, #364]	; (800bd9c <Dsp_Info_Data+0x20c>)
 800bc30:	4613      	mov	r3, r2
 800bc32:	005b      	lsls	r3, r3, #1
 800bc34:	4413      	add	r3, r2
 800bc36:	00db      	lsls	r3, r3, #3
 800bc38:	4423      	add	r3, r4
 800bc3a:	cb18      	ldmia	r3, {r3, r4}
 800bc3c:	461a      	mov	r2, r3
 800bc3e:	4623      	mov	r3, r4
 800bc40:	f7f4 ff2c 	bl	8000a9c <__aeabi_dcmplt>
 800bc44:	4603      	mov	r3, r0
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d033      	beq.n	800bcb2 <Dsp_Info_Data+0x122>
		if(*Cnt >= 50)
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	781b      	ldrb	r3, [r3, #0]
 800bc4e:	2b31      	cmp	r3, #49	; 0x31
 800bc50:	d904      	bls.n	800bc5c <Dsp_Info_Data+0xcc>
			Dsp_REM_Flag[Channel-1] = 0;
 800bc52:	79fb      	ldrb	r3, [r7, #7]
 800bc54:	3b01      	subs	r3, #1
 800bc56:	4a50      	ldr	r2, [pc, #320]	; (800bd98 <Dsp_Info_Data+0x208>)
 800bc58:	2100      	movs	r1, #0
 800bc5a:	54d1      	strb	r1, [r2, r3]
		if(++*Cnt >= 100)
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	781b      	ldrb	r3, [r3, #0]
 800bc60:	3301      	adds	r3, #1
 800bc62:	b2da      	uxtb	r2, r3
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	701a      	strb	r2, [r3, #0]
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	781b      	ldrb	r3, [r3, #0]
 800bc6c:	2b63      	cmp	r3, #99	; 0x63
 800bc6e:	d916      	bls.n	800bc9e <Dsp_Info_Data+0x10e>
			*Cnt = 0;
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	2200      	movs	r2, #0
 800bc74:	701a      	strb	r2, [r3, #0]
			if(Dsp_Audio_Flag[Channel-1] == 0)
 800bc76:	79fb      	ldrb	r3, [r7, #7]
 800bc78:	3b01      	subs	r3, #1
 800bc7a:	4a49      	ldr	r2, [pc, #292]	; (800bda0 <Dsp_Info_Data+0x210>)
 800bc7c:	5cd3      	ldrb	r3, [r2, r3]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d10d      	bne.n	800bc9e <Dsp_Info_Data+0x10e>
				Dsp_Audio_Flag[Channel-1] = 1;
 800bc82:	79fb      	ldrb	r3, [r7, #7]
 800bc84:	3b01      	subs	r3, #1
 800bc86:	4a46      	ldr	r2, [pc, #280]	; (800bda0 <Dsp_Info_Data+0x210>)
 800bc88:	2101      	movs	r1, #1
 800bc8a:	54d1      	strb	r1, [r2, r3]
				Dsp_Mute_A(Channel,DSP_MUTE,1);
 800bc8c:	79fb      	ldrb	r3, [r7, #7]
 800bc8e:	2201      	movs	r2, #1
 800bc90:	2100      	movs	r1, #0
 800bc92:	4618      	mov	r0, r3
 800bc94:	f000 fab8 	bl	800c208 <Dsp_Mute_A>
				AudioMute(HARDON);
 800bc98:	2002      	movs	r0, #2
 800bc9a:	f001 fcdf 	bl	800d65c <AudioMute>
		if(Dsp_Audio_Flag[Channel-1] == 1)
 800bc9e:	79fb      	ldrb	r3, [r7, #7]
 800bca0:	3b01      	subs	r3, #1
 800bca2:	4a3f      	ldr	r2, [pc, #252]	; (800bda0 <Dsp_Info_Data+0x210>)
 800bca4:	5cd3      	ldrb	r3, [r2, r3]
 800bca6:	2b01      	cmp	r3, #1
 800bca8:	d16c      	bne.n	800bd84 <Dsp_Info_Data+0x1f4>
			*Cnt = 0;
 800bcaa:	683b      	ldr	r3, [r7, #0]
 800bcac:	2200      	movs	r2, #0
 800bcae:	701a      	strb	r2, [r3, #0]
}
 800bcb0:	e068      	b.n	800bd84 <Dsp_Info_Data+0x1f4>
	else if(Data_dbe[Channel-1] > Data_dbe_MaxMin[Channel-1][1])
 800bcb2:	79fb      	ldrb	r3, [r7, #7]
 800bcb4:	3b01      	subs	r3, #1
 800bcb6:	4a37      	ldr	r2, [pc, #220]	; (800bd94 <Dsp_Info_Data+0x204>)
 800bcb8:	00db      	lsls	r3, r3, #3
 800bcba:	4413      	add	r3, r2
 800bcbc:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bcc0:	79fb      	ldrb	r3, [r7, #7]
 800bcc2:	1e5a      	subs	r2, r3, #1
 800bcc4:	4c35      	ldr	r4, [pc, #212]	; (800bd9c <Dsp_Info_Data+0x20c>)
 800bcc6:	4613      	mov	r3, r2
 800bcc8:	005b      	lsls	r3, r3, #1
 800bcca:	4413      	add	r3, r2
 800bccc:	00db      	lsls	r3, r3, #3
 800bcce:	4423      	add	r3, r4
 800bcd0:	3308      	adds	r3, #8
 800bcd2:	cb18      	ldmia	r3, {r3, r4}
 800bcd4:	461a      	mov	r2, r3
 800bcd6:	4623      	mov	r3, r4
 800bcd8:	f7f4 fefe 	bl	8000ad8 <__aeabi_dcmpgt>
 800bcdc:	4603      	mov	r3, r0
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d04d      	beq.n	800bd7e <Dsp_Info_Data+0x1ee>
		if(Data_dbe[Channel-1] > Data_dbe_MaxMin[Channel-1][2])
 800bce2:	79fb      	ldrb	r3, [r7, #7]
 800bce4:	3b01      	subs	r3, #1
 800bce6:	4a2b      	ldr	r2, [pc, #172]	; (800bd94 <Dsp_Info_Data+0x204>)
 800bce8:	00db      	lsls	r3, r3, #3
 800bcea:	4413      	add	r3, r2
 800bcec:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bcf0:	79fb      	ldrb	r3, [r7, #7]
 800bcf2:	1e5a      	subs	r2, r3, #1
 800bcf4:	4c29      	ldr	r4, [pc, #164]	; (800bd9c <Dsp_Info_Data+0x20c>)
 800bcf6:	4613      	mov	r3, r2
 800bcf8:	005b      	lsls	r3, r3, #1
 800bcfa:	4413      	add	r3, r2
 800bcfc:	00db      	lsls	r3, r3, #3
 800bcfe:	4423      	add	r3, r4
 800bd00:	3310      	adds	r3, #16
 800bd02:	cb18      	ldmia	r3, {r3, r4}
 800bd04:	461a      	mov	r2, r3
 800bd06:	4623      	mov	r3, r4
 800bd08:	f7f4 fee6 	bl	8000ad8 <__aeabi_dcmpgt>
 800bd0c:	4603      	mov	r3, r0
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d016      	beq.n	800bd40 <Dsp_Info_Data+0x1b0>
			if(SysPower.nPowerState == POWER_NORMAL_RUN)
 800bd12:	4b24      	ldr	r3, [pc, #144]	; (800bda4 <Dsp_Info_Data+0x214>)
 800bd14:	781b      	ldrb	r3, [r3, #0]
 800bd16:	2b06      	cmp	r3, #6
 800bd18:	d115      	bne.n	800bd46 <Dsp_Info_Data+0x1b6>
				if(++*Cnt >= 10)
 800bd1a:	683b      	ldr	r3, [r7, #0]
 800bd1c:	781b      	ldrb	r3, [r3, #0]
 800bd1e:	3301      	adds	r3, #1
 800bd20:	b2da      	uxtb	r2, r3
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	701a      	strb	r2, [r3, #0]
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	781b      	ldrb	r3, [r3, #0]
 800bd2a:	2b09      	cmp	r3, #9
 800bd2c:	d90b      	bls.n	800bd46 <Dsp_Info_Data+0x1b6>
					*Cnt = 0;
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	2200      	movs	r2, #0
 800bd32:	701a      	strb	r2, [r3, #0]
					Dsp_REM_Flag[Channel-1] = 1;
 800bd34:	79fb      	ldrb	r3, [r7, #7]
 800bd36:	3b01      	subs	r3, #1
 800bd38:	4a17      	ldr	r2, [pc, #92]	; (800bd98 <Dsp_Info_Data+0x208>)
 800bd3a:	2101      	movs	r1, #1
 800bd3c:	54d1      	strb	r1, [r2, r3]
 800bd3e:	e002      	b.n	800bd46 <Dsp_Info_Data+0x1b6>
			*Cnt = 0;
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	2200      	movs	r2, #0
 800bd44:	701a      	strb	r2, [r3, #0]
		if(Dsp_Audio_Flag[Channel-1] == 1)
 800bd46:	79fb      	ldrb	r3, [r7, #7]
 800bd48:	3b01      	subs	r3, #1
 800bd4a:	4a15      	ldr	r2, [pc, #84]	; (800bda0 <Dsp_Info_Data+0x210>)
 800bd4c:	5cd3      	ldrb	r3, [r2, r3]
 800bd4e:	2b01      	cmp	r3, #1
 800bd50:	d118      	bne.n	800bd84 <Dsp_Info_Data+0x1f4>
			Dsp_Audio_Flag[Channel-1] = 0;
 800bd52:	79fb      	ldrb	r3, [r7, #7]
 800bd54:	3b01      	subs	r3, #1
 800bd56:	4a12      	ldr	r2, [pc, #72]	; (800bda0 <Dsp_Info_Data+0x210>)
 800bd58:	2100      	movs	r1, #0
 800bd5a:	54d1      	strb	r1, [r2, r3]
			if(App_Dsp.Dsp_Data.Mute[Channel] == DSP_UNMUTE)
 800bd5c:	79fb      	ldrb	r3, [r7, #7]
 800bd5e:	4a12      	ldr	r2, [pc, #72]	; (800bda8 <Dsp_Info_Data+0x218>)
 800bd60:	4413      	add	r3, r2
 800bd62:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800bd66:	2b01      	cmp	r3, #1
 800bd68:	d10c      	bne.n	800bd84 <Dsp_Info_Data+0x1f4>
				Dsp_Mute_A(Channel,DSP_UNMUTE,1);
 800bd6a:	79fb      	ldrb	r3, [r7, #7]
 800bd6c:	2201      	movs	r2, #1
 800bd6e:	2101      	movs	r1, #1
 800bd70:	4618      	mov	r0, r3
 800bd72:	f000 fa49 	bl	800c208 <Dsp_Mute_A>
				AudioMute(HARDOFF);
 800bd76:	2003      	movs	r0, #3
 800bd78:	f001 fc70 	bl	800d65c <AudioMute>
}
 800bd7c:	e002      	b.n	800bd84 <Dsp_Info_Data+0x1f4>
		*Cnt = 0;
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	2200      	movs	r2, #0
 800bd82:	701a      	strb	r2, [r3, #0]
}
 800bd84:	bf00      	nop
 800bd86:	3710      	adds	r7, #16
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bdb0      	pop	{r4, r5, r7, pc}
 800bd8c:	0801facc 	.word	0x0801facc
 800bd90:	41700000 	.word	0x41700000
 800bd94:	20003a40 	.word	0x20003a40
 800bd98:	200000e4 	.word	0x200000e4
 800bd9c:	0801fae0 	.word	0x0801fae0
 800bda0:	20003a80 	.word	0x20003a80
 800bda4:	20003a88 	.word	0x20003a88
 800bda8:	20002c34 	.word	0x20002c34

0800bdac <Dsp_Info_Det>:
void Dsp_Info_Det(void)
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b082      	sub	sp, #8
 800bdb0:	af00      	add	r7, sp, #0
	SCH_U8 index;
	static SCH_U8 Timer=0;
	static SCH_U8 Cnt[DSP_CHANNEL_CNT];
	if(App_Dsp.DspPwrState != DSP_NORMAL)
 800bdb2:	4b39      	ldr	r3, [pc, #228]	; (800be98 <Dsp_Info_Det+0xec>)
 800bdb4:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800bdb8:	2b03      	cmp	r3, #3
 800bdba:	d162      	bne.n	800be82 <Dsp_Info_Det+0xd6>
		return;
	if(SysPower.nPowerState != POWER_NORMAL_RUN)
 800bdbc:	4b37      	ldr	r3, [pc, #220]	; (800be9c <Dsp_Info_Det+0xf0>)
 800bdbe:	781b      	ldrb	r3, [r3, #0]
 800bdc0:	2b06      	cmp	r3, #6
 800bdc2:	d160      	bne.n	800be86 <Dsp_Info_Det+0xda>
		return;
	if(App_Dsp.DSP_Updata_State != UpData_Idle)
 800bdc4:	4b34      	ldr	r3, [pc, #208]	; (800be98 <Dsp_Info_Det+0xec>)
 800bdc6:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d15d      	bne.n	800be8a <Dsp_Info_Det+0xde>
		return;
	switch(Timer)
 800bdce:	4b34      	ldr	r3, [pc, #208]	; (800bea0 <Dsp_Info_Det+0xf4>)
 800bdd0:	781b      	ldrb	r3, [r3, #0]
 800bdd2:	2b07      	cmp	r3, #7
 800bdd4:	d83a      	bhi.n	800be4c <Dsp_Info_Det+0xa0>
 800bdd6:	a201      	add	r2, pc, #4	; (adr r2, 800bddc <Dsp_Info_Det+0x30>)
 800bdd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bddc:	0800bdfd 	.word	0x0800bdfd
 800bde0:	0800be07 	.word	0x0800be07
 800bde4:	0800be11 	.word	0x0800be11
 800bde8:	0800be1b 	.word	0x0800be1b
 800bdec:	0800be25 	.word	0x0800be25
 800bdf0:	0800be2f 	.word	0x0800be2f
 800bdf4:	0800be39 	.word	0x0800be39
 800bdf8:	0800be43 	.word	0x0800be43
	{
		case 0:
			Dsp_Info_Data(1,&Cnt[0]);
 800bdfc:	4929      	ldr	r1, [pc, #164]	; (800bea4 <Dsp_Info_Det+0xf8>)
 800bdfe:	2001      	movs	r0, #1
 800be00:	f7ff fec6 	bl	800bb90 <Dsp_Info_Data>
			break;
 800be04:	e023      	b.n	800be4e <Dsp_Info_Det+0xa2>
		case 1:
			Dsp_Info_Data(2,&Cnt[1]);
 800be06:	4928      	ldr	r1, [pc, #160]	; (800bea8 <Dsp_Info_Det+0xfc>)
 800be08:	2002      	movs	r0, #2
 800be0a:	f7ff fec1 	bl	800bb90 <Dsp_Info_Data>
			break;
 800be0e:	e01e      	b.n	800be4e <Dsp_Info_Det+0xa2>
		case 2:
			Dsp_Info_Data(3,&Cnt[2]);
 800be10:	4926      	ldr	r1, [pc, #152]	; (800beac <Dsp_Info_Det+0x100>)
 800be12:	2003      	movs	r0, #3
 800be14:	f7ff febc 	bl	800bb90 <Dsp_Info_Data>
			break;
 800be18:	e019      	b.n	800be4e <Dsp_Info_Det+0xa2>
		case 3:
			Dsp_Info_Data(4,&Cnt[3]);
 800be1a:	4925      	ldr	r1, [pc, #148]	; (800beb0 <Dsp_Info_Det+0x104>)
 800be1c:	2004      	movs	r0, #4
 800be1e:	f7ff feb7 	bl	800bb90 <Dsp_Info_Data>
			break;
 800be22:	e014      	b.n	800be4e <Dsp_Info_Det+0xa2>
		case 4:
			Dsp_Info_Data(5,&Cnt[4]);
 800be24:	4923      	ldr	r1, [pc, #140]	; (800beb4 <Dsp_Info_Det+0x108>)
 800be26:	2005      	movs	r0, #5
 800be28:	f7ff feb2 	bl	800bb90 <Dsp_Info_Data>
			break;
 800be2c:	e00f      	b.n	800be4e <Dsp_Info_Det+0xa2>
		case 5:
			Dsp_Info_Data(6,&Cnt[5]);
 800be2e:	4922      	ldr	r1, [pc, #136]	; (800beb8 <Dsp_Info_Det+0x10c>)
 800be30:	2006      	movs	r0, #6
 800be32:	f7ff fead 	bl	800bb90 <Dsp_Info_Data>
			break;
 800be36:	e00a      	b.n	800be4e <Dsp_Info_Det+0xa2>
		case 6:
			Dsp_Info_Data(7,&Cnt[6]);
 800be38:	4920      	ldr	r1, [pc, #128]	; (800bebc <Dsp_Info_Det+0x110>)
 800be3a:	2007      	movs	r0, #7
 800be3c:	f7ff fea8 	bl	800bb90 <Dsp_Info_Data>
			break;
 800be40:	e005      	b.n	800be4e <Dsp_Info_Det+0xa2>
		case 7:
			Dsp_Info_Data(8,&Cnt[7]);
 800be42:	491f      	ldr	r1, [pc, #124]	; (800bec0 <Dsp_Info_Det+0x114>)
 800be44:	2008      	movs	r0, #8
 800be46:	f7ff fea3 	bl	800bb90 <Dsp_Info_Data>
			break;
 800be4a:	e000      	b.n	800be4e <Dsp_Info_Det+0xa2>
		default:break;
 800be4c:	bf00      	nop
	}
	if(Timer++ >= T96MS_8)
 800be4e:	4b14      	ldr	r3, [pc, #80]	; (800bea0 <Dsp_Info_Det+0xf4>)
 800be50:	781b      	ldrb	r3, [r3, #0]
 800be52:	1c5a      	adds	r2, r3, #1
 800be54:	b2d1      	uxtb	r1, r2
 800be56:	4a12      	ldr	r2, [pc, #72]	; (800bea0 <Dsp_Info_Det+0xf4>)
 800be58:	7011      	strb	r1, [r2, #0]
 800be5a:	2b0b      	cmp	r3, #11
 800be5c:	d902      	bls.n	800be64 <Dsp_Info_Det+0xb8>
	{
		Timer = 0;
 800be5e:	4b10      	ldr	r3, [pc, #64]	; (800bea0 <Dsp_Info_Det+0xf4>)
 800be60:	2200      	movs	r2, #0
 800be62:	701a      	strb	r2, [r3, #0]
	}
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800be64:	2300      	movs	r3, #0
 800be66:	71fb      	strb	r3, [r7, #7]
 800be68:	e007      	b.n	800be7a <Dsp_Info_Det+0xce>
	{
		if(Dsp_REM_Flag[index] == 1)
 800be6a:	79fb      	ldrb	r3, [r7, #7]
 800be6c:	4a15      	ldr	r2, [pc, #84]	; (800bec4 <Dsp_Info_Det+0x118>)
 800be6e:	5cd3      	ldrb	r3, [r2, r3]
 800be70:	2b01      	cmp	r3, #1
 800be72:	d00c      	beq.n	800be8e <Dsp_Info_Det+0xe2>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800be74:	79fb      	ldrb	r3, [r7, #7]
 800be76:	3301      	adds	r3, #1
 800be78:	71fb      	strb	r3, [r7, #7]
 800be7a:	79fb      	ldrb	r3, [r7, #7]
 800be7c:	2b07      	cmp	r3, #7
 800be7e:	d9f4      	bls.n	800be6a <Dsp_Info_Det+0xbe>
 800be80:	e006      	b.n	800be90 <Dsp_Info_Det+0xe4>
		return;
 800be82:	bf00      	nop
 800be84:	e004      	b.n	800be90 <Dsp_Info_Det+0xe4>
		return;
 800be86:	bf00      	nop
 800be88:	e002      	b.n	800be90 <Dsp_Info_Det+0xe4>
		return;
 800be8a:	bf00      	nop
 800be8c:	e000      	b.n	800be90 <Dsp_Info_Det+0xe4>
			break;
 800be8e:	bf00      	nop
	}
	if(index == DSP_CHANNEL_CNT)
		TurnOff_REM_EN;
}
 800be90:	3708      	adds	r7, #8
 800be92:	46bd      	mov	sp, r7
 800be94:	bd80      	pop	{r7, pc}
 800be96:	bf00      	nop
 800be98:	20002c34 	.word	0x20002c34
 800be9c:	20003a88 	.word	0x20003a88
 800bea0:	20002874 	.word	0x20002874
 800bea4:	20002878 	.word	0x20002878
 800bea8:	20002879 	.word	0x20002879
 800beac:	2000287a 	.word	0x2000287a
 800beb0:	2000287b 	.word	0x2000287b
 800beb4:	2000287c 	.word	0x2000287c
 800beb8:	2000287d 	.word	0x2000287d
 800bebc:	2000287e 	.word	0x2000287e
 800bec0:	2000287f 	.word	0x2000287f
 800bec4:	200000e4 	.word	0x200000e4

0800bec8 <Dsp_Single_Init>:

SCH_U8 VolData = DSP_VOL_DEFAULT;


void Dsp_Single_Init(void)
{
 800bec8:	b480      	push	{r7}
 800beca:	b083      	sub	sp, #12
 800becc:	af00      	add	r7, sp, #0
	SCH_U16 index;	
	App_Dsp.Dsp_Data.SingleData[DSP_CHANNEL_ALL_NONE] = DSP_SINGLE_ALL_DEFAULT;
 800bece:	4b10      	ldr	r3, [pc, #64]	; (800bf10 <Dsp_Single_Init+0x48>)
 800bed0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800bed4:	f8a3 2d82 	strh.w	r2, [r3, #3458]	; 0xd82
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800bed8:	2301      	movs	r3, #1
 800beda:	80fb      	strh	r3, [r7, #6]
 800bedc:	e00b      	b.n	800bef6 <Dsp_Single_Init+0x2e>
	{
		App_Dsp.Dsp_Data.SingleData[index] = DSP_SINGLE_DEFAULT;
 800bede:	88fb      	ldrh	r3, [r7, #6]
 800bee0:	4a0b      	ldr	r2, [pc, #44]	; (800bf10 <Dsp_Single_Init+0x48>)
 800bee2:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800bee6:	005b      	lsls	r3, r3, #1
 800bee8:	4413      	add	r3, r2
 800beea:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800beee:	805a      	strh	r2, [r3, #2]
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800bef0:	88fb      	ldrh	r3, [r7, #6]
 800bef2:	3301      	adds	r3, #1
 800bef4:	80fb      	strh	r3, [r7, #6]
 800bef6:	88fb      	ldrh	r3, [r7, #6]
 800bef8:	2b08      	cmp	r3, #8
 800befa:	d9f0      	bls.n	800bede <Dsp_Single_Init+0x16>
	}
	App_Dsp.Dsp_Data.SingleMaxData = DSP_SINGLE_ALL_MAX;
 800befc:	4b04      	ldr	r3, [pc, #16]	; (800bf10 <Dsp_Single_Init+0x48>)
 800befe:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800bf02:	f8a3 2d96 	strh.w	r2, [r3, #3478]	; 0xd96
}
 800bf06:	bf00      	nop
 800bf08:	370c      	adds	r7, #12
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bc80      	pop	{r7}
 800bf0e:	4770      	bx	lr
 800bf10:	20002c34 	.word	0x20002c34

0800bf14 <Dsp_Mute_Init>:
void Dsp_Mute_Init(void)
{
 800bf14:	b480      	push	{r7}
 800bf16:	b083      	sub	sp, #12
 800bf18:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	80fb      	strh	r3, [r7, #6]
 800bf1e:	e008      	b.n	800bf32 <Dsp_Mute_Init+0x1e>
	{
		App_Dsp.Dsp_Data.Mute[index] = DSP_UNMUTE;///unmute
 800bf20:	88fb      	ldrh	r3, [r7, #6]
 800bf22:	4a08      	ldr	r2, [pc, #32]	; (800bf44 <Dsp_Mute_Init+0x30>)
 800bf24:	4413      	add	r3, r2
 800bf26:	2201      	movs	r2, #1
 800bf28:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800bf2c:	88fb      	ldrh	r3, [r7, #6]
 800bf2e:	3301      	adds	r3, #1
 800bf30:	80fb      	strh	r3, [r7, #6]
 800bf32:	88fb      	ldrh	r3, [r7, #6]
 800bf34:	2b08      	cmp	r3, #8
 800bf36:	d9f3      	bls.n	800bf20 <Dsp_Mute_Init+0xc>
	}
}
 800bf38:	bf00      	nop
 800bf3a:	370c      	adds	r7, #12
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	bc80      	pop	{r7}
 800bf40:	4770      	bx	lr
 800bf42:	bf00      	nop
 800bf44:	20002c34 	.word	0x20002c34

0800bf48 <Dsp_Single_A>:
	MOD_DELAY_6_SINGLE1_ALG0_TARGET_ADDR,
	MOD_DELAY_7_SINGLE1_ALG0_TARGET_ADDR,
	MOD_DELAY_8_SINGLE1_ALG0_TARGET_ADDR
};
void Dsp_Single_A(SCH_U8 Channel,SCH_U16 data)
{
 800bf48:	b590      	push	{r4, r7, lr}
 800bf4a:	b089      	sub	sp, #36	; 0x24
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	4603      	mov	r3, r0
 800bf50:	460a      	mov	r2, r1
 800bf52:	71fb      	strb	r3, [r7, #7]
 800bf54:	4613      	mov	r3, r2
 800bf56:	80bb      	strh	r3, [r7, #4]
	double Data,index;
	SCH_U8 buff[4] = {0x00, 0x00, 0x20, 0x8A};
 800bf58:	4b2b      	ldr	r3, [pc, #172]	; (800c008 <Dsp_Single_A+0xc0>)
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	60fb      	str	r3, [r7, #12]
	data = LimitMaxMin(DSP_SINGLE_MIN, data, DSP_SINGLE_MAX);
 800bf5e:	88bb      	ldrh	r3, [r7, #4]
 800bf60:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800bf64:	4619      	mov	r1, r3
 800bf66:	2000      	movs	r0, #0
 800bf68:	f002 f9bc 	bl	800e2e4 <LimitMaxMin>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	80bb      	strh	r3, [r7, #4]
	Data = ((double)data-8000)/100;
 800bf70:	88bb      	ldrh	r3, [r7, #4]
 800bf72:	4618      	mov	r0, r3
 800bf74:	f7f4 faa6 	bl	80004c4 <__aeabi_ui2d>
 800bf78:	f04f 0200 	mov.w	r2, #0
 800bf7c:	4b23      	ldr	r3, [pc, #140]	; (800c00c <Dsp_Single_A+0xc4>)
 800bf7e:	f7f4 f963 	bl	8000248 <__aeabi_dsub>
 800bf82:	4603      	mov	r3, r0
 800bf84:	460c      	mov	r4, r1
 800bf86:	4618      	mov	r0, r3
 800bf88:	4621      	mov	r1, r4
 800bf8a:	f04f 0200 	mov.w	r2, #0
 800bf8e:	4b20      	ldr	r3, [pc, #128]	; (800c010 <Dsp_Single_A+0xc8>)
 800bf90:	f7f4 fc3c 	bl	800080c <__aeabi_ddiv>
 800bf94:	4603      	mov	r3, r0
 800bf96:	460c      	mov	r4, r1
 800bf98:	e9c7 3406 	strd	r3, r4, [r7, #24]
	index = pow(10,Data/20);
 800bf9c:	f04f 0200 	mov.w	r2, #0
 800bfa0:	4b1c      	ldr	r3, [pc, #112]	; (800c014 <Dsp_Single_A+0xcc>)
 800bfa2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800bfa6:	f7f4 fc31 	bl	800080c <__aeabi_ddiv>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	460c      	mov	r4, r1
 800bfae:	461a      	mov	r2, r3
 800bfb0:	4623      	mov	r3, r4
 800bfb2:	f04f 0000 	mov.w	r0, #0
 800bfb6:	4918      	ldr	r1, [pc, #96]	; (800c018 <Dsp_Single_A+0xd0>)
 800bfb8:	f004 f8d4 	bl	8010164 <pow>
 800bfbc:	e9c7 0104 	strd	r0, r1, [r7, #16]
	SIGMA_WRITE_REGISTER_BLOCK(    DEVICE_ADDR_IC_1, Single_addr[Channel]+1,  4, buff);
 800bfc0:	79fb      	ldrb	r3, [r7, #7]
 800bfc2:	4a16      	ldr	r2, [pc, #88]	; (800c01c <Dsp_Single_A+0xd4>)
 800bfc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bfc8:	3301      	adds	r3, #1
 800bfca:	b299      	uxth	r1, r3
 800bfcc:	f107 030c 	add.w	r3, r7, #12
 800bfd0:	2204      	movs	r2, #4
 800bfd2:	2000      	movs	r0, #0
 800bfd4:	f7fd fc9e 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMASTUDIOTYPE(index,buff);
 800bfd8:	f107 030c 	add.w	r3, r7, #12
 800bfdc:	461a      	mov	r2, r3
 800bfde:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bfe2:	f7fd f89d 	bl	8009120 <SIGMASTUDIOTYPE>
	SIGMA_SAFELOAD_WRITE_REGISTER( DEVICE_ADDR_IC_1, Single_addr[Channel],    1, buff);
 800bfe6:	79fb      	ldrb	r3, [r7, #7]
 800bfe8:	4a0c      	ldr	r2, [pc, #48]	; (800c01c <Dsp_Single_A+0xd4>)
 800bfea:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800bfee:	f107 030c 	add.w	r3, r7, #12
 800bff2:	2201      	movs	r2, #1
 800bff4:	2000      	movs	r0, #0
 800bff6:	f7fd fc3f 	bl	8009878 <SIGMA_SAFELOAD_WRITE_REGISTER>
	SysWaitMs(1);
 800bffa:	2001      	movs	r0, #1
 800bffc:	f002 f942 	bl	800e284 <SysWaitMs>
}
 800c000:	bf00      	nop
 800c002:	3724      	adds	r7, #36	; 0x24
 800c004:	46bd      	mov	sp, r7
 800c006:	bd90      	pop	{r4, r7, pc}
 800c008:	080122dc 	.word	0x080122dc
 800c00c:	40bf4000 	.word	0x40bf4000
 800c010:	40590000 	.word	0x40590000
 800c014:	40340000 	.word	0x40340000
 800c018:	40240000 	.word	0x40240000
 800c01c:	0801fba0 	.word	0x0801fba0

0800c020 <Dsp_Single>:
void Dsp_Single(SCH_U8 Channel,SCH_U16 data)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b084      	sub	sp, #16
 800c024:	af00      	add	r7, sp, #0
 800c026:	4603      	mov	r3, r0
 800c028:	460a      	mov	r2, r1
 800c02a:	71fb      	strb	r3, [r7, #7]
 800c02c:	4613      	mov	r3, r2
 800c02e:	80bb      	strh	r3, [r7, #4]
	SCH_U16 startVol,targetVol;
	if(Channel > DSP_CHANNEL_CNT)
 800c030:	79fb      	ldrb	r3, [r7, #7]
 800c032:	2b08      	cmp	r3, #8
 800c034:	d851      	bhi.n	800c0da <Dsp_Single+0xba>
		return;
	if(Channel == DSP_CHANNEL_ALL_NONE)
 800c036:	79fb      	ldrb	r3, [r7, #7]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d109      	bne.n	800c050 <Dsp_Single+0x30>
		data = LimitMaxMin(DSP_SINGLE_MIN, data, App_Dsp.Dsp_Data.SingleMaxData);
 800c03c:	88b9      	ldrh	r1, [r7, #4]
 800c03e:	4b29      	ldr	r3, [pc, #164]	; (800c0e4 <Dsp_Single+0xc4>)
 800c040:	f8b3 3d96 	ldrh.w	r3, [r3, #3478]	; 0xd96
 800c044:	461a      	mov	r2, r3
 800c046:	2000      	movs	r0, #0
 800c048:	f002 f94c 	bl	800e2e4 <LimitMaxMin>
 800c04c:	4603      	mov	r3, r0
 800c04e:	80bb      	strh	r3, [r7, #4]
	startVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800c050:	79fb      	ldrb	r3, [r7, #7]
 800c052:	4a24      	ldr	r2, [pc, #144]	; (800c0e4 <Dsp_Single+0xc4>)
 800c054:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800c058:	005b      	lsls	r3, r3, #1
 800c05a:	4413      	add	r3, r2
 800c05c:	885b      	ldrh	r3, [r3, #2]
 800c05e:	4a22      	ldr	r2, [pc, #136]	; (800c0e8 <Dsp_Single+0xc8>)
 800c060:	fba2 2303 	umull	r2, r3, r2, r3
 800c064:	095b      	lsrs	r3, r3, #5
 800c066:	81fb      	strh	r3, [r7, #14]
	targetVol = data/100;
 800c068:	88bb      	ldrh	r3, [r7, #4]
 800c06a:	4a1f      	ldr	r2, [pc, #124]	; (800c0e8 <Dsp_Single+0xc8>)
 800c06c:	fba2 2303 	umull	r2, r3, r2, r3
 800c070:	095b      	lsrs	r3, r3, #5
 800c072:	81bb      	strh	r3, [r7, #12]
	while(1)
	{	        
		if(startVol>targetVol)
 800c074:	89fa      	ldrh	r2, [r7, #14]
 800c076:	89bb      	ldrh	r3, [r7, #12]
 800c078:	429a      	cmp	r2, r3
 800c07a:	d903      	bls.n	800c084 <Dsp_Single+0x64>
			--startVol;       
 800c07c:	89fb      	ldrh	r3, [r7, #14]
 800c07e:	3b01      	subs	r3, #1
 800c080:	81fb      	strh	r3, [r7, #14]
 800c082:	e006      	b.n	800c092 <Dsp_Single+0x72>
		else if(startVol<targetVol)
 800c084:	89fa      	ldrh	r2, [r7, #14]
 800c086:	89bb      	ldrh	r3, [r7, #12]
 800c088:	429a      	cmp	r2, r3
 800c08a:	d202      	bcs.n	800c092 <Dsp_Single+0x72>
			++startVol;
 800c08c:	89fb      	ldrh	r3, [r7, #14]
 800c08e:	3301      	adds	r3, #1
 800c090:	81fb      	strh	r3, [r7, #14]
		Dsp_Single_A(Channel,startVol*100);
 800c092:	89fb      	ldrh	r3, [r7, #14]
 800c094:	461a      	mov	r2, r3
 800c096:	0092      	lsls	r2, r2, #2
 800c098:	4413      	add	r3, r2
 800c09a:	461a      	mov	r2, r3
 800c09c:	0091      	lsls	r1, r2, #2
 800c09e:	461a      	mov	r2, r3
 800c0a0:	460b      	mov	r3, r1
 800c0a2:	4413      	add	r3, r2
 800c0a4:	009b      	lsls	r3, r3, #2
 800c0a6:	b29a      	uxth	r2, r3
 800c0a8:	79fb      	ldrb	r3, [r7, #7]
 800c0aa:	4611      	mov	r1, r2
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	f7ff ff4b 	bl	800bf48 <Dsp_Single_A>
		if(startVol==targetVol)
 800c0b2:	89fa      	ldrh	r2, [r7, #14]
 800c0b4:	89bb      	ldrh	r3, [r7, #12]
 800c0b6:	429a      	cmp	r2, r3
 800c0b8:	d1dc      	bne.n	800c074 <Dsp_Single+0x54>
		{
			Dsp_Single_A(Channel,data);
 800c0ba:	88ba      	ldrh	r2, [r7, #4]
 800c0bc:	79fb      	ldrb	r3, [r7, #7]
 800c0be:	4611      	mov	r1, r2
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	f7ff ff41 	bl	800bf48 <Dsp_Single_A>
			break;
 800c0c6:	bf00      	nop
		}
	}
	App_Dsp.Dsp_Data.SingleData[Channel] = data;
 800c0c8:	79fb      	ldrb	r3, [r7, #7]
 800c0ca:	4a06      	ldr	r2, [pc, #24]	; (800c0e4 <Dsp_Single+0xc4>)
 800c0cc:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800c0d0:	005b      	lsls	r3, r3, #1
 800c0d2:	4413      	add	r3, r2
 800c0d4:	88ba      	ldrh	r2, [r7, #4]
 800c0d6:	805a      	strh	r2, [r3, #2]
 800c0d8:	e000      	b.n	800c0dc <Dsp_Single+0xbc>
		return;
 800c0da:	bf00      	nop
}
 800c0dc:	3710      	adds	r7, #16
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	bd80      	pop	{r7, pc}
 800c0e2:	bf00      	nop
 800c0e4:	20002c34 	.word	0x20002c34
 800c0e8:	51eb851f 	.word	0x51eb851f

0800c0ec <Dsp_VolUpdate>:
void Dsp_VolUpdate(SCH_U8 Channel,MUTE_T MUTE_Type)
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	b084      	sub	sp, #16
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	4603      	mov	r3, r0
 800c0f4:	460a      	mov	r2, r1
 800c0f6:	71fb      	strb	r3, [r7, #7]
 800c0f8:	4613      	mov	r3, r2
 800c0fa:	71bb      	strb	r3, [r7, #6]
	SCH_U16 startVol,targetVol;
	if(MUTE_Type == SOFTON)
 800c0fc:	79bb      	ldrb	r3, [r7, #6]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d10e      	bne.n	800c120 <Dsp_VolUpdate+0x34>
	{
		startVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800c102:	79fb      	ldrb	r3, [r7, #7]
 800c104:	4a2a      	ldr	r2, [pc, #168]	; (800c1b0 <Dsp_VolUpdate+0xc4>)
 800c106:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800c10a:	005b      	lsls	r3, r3, #1
 800c10c:	4413      	add	r3, r2
 800c10e:	885b      	ldrh	r3, [r3, #2]
 800c110:	4a28      	ldr	r2, [pc, #160]	; (800c1b4 <Dsp_VolUpdate+0xc8>)
 800c112:	fba2 2303 	umull	r2, r3, r2, r3
 800c116:	095b      	lsrs	r3, r3, #5
 800c118:	81fb      	strh	r3, [r7, #14]
		targetVol = 0x0000;
 800c11a:	2300      	movs	r3, #0
 800c11c:	81bb      	strh	r3, [r7, #12]
 800c11e:	e010      	b.n	800c142 <Dsp_VolUpdate+0x56>
	}
	else if(MUTE_Type == SOFTOFF)
 800c120:	79bb      	ldrb	r3, [r7, #6]
 800c122:	2b01      	cmp	r3, #1
 800c124:	d10d      	bne.n	800c142 <Dsp_VolUpdate+0x56>
	{
		startVol = 0x0000;
 800c126:	2300      	movs	r3, #0
 800c128:	81fb      	strh	r3, [r7, #14]
		targetVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800c12a:	79fb      	ldrb	r3, [r7, #7]
 800c12c:	4a20      	ldr	r2, [pc, #128]	; (800c1b0 <Dsp_VolUpdate+0xc4>)
 800c12e:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800c132:	005b      	lsls	r3, r3, #1
 800c134:	4413      	add	r3, r2
 800c136:	885b      	ldrh	r3, [r3, #2]
 800c138:	4a1e      	ldr	r2, [pc, #120]	; (800c1b4 <Dsp_VolUpdate+0xc8>)
 800c13a:	fba2 2303 	umull	r2, r3, r2, r3
 800c13e:	095b      	lsrs	r3, r3, #5
 800c140:	81bb      	strh	r3, [r7, #12]
	}
	while(1)
	{	        
		if(startVol>targetVol)
 800c142:	89fa      	ldrh	r2, [r7, #14]
 800c144:	89bb      	ldrh	r3, [r7, #12]
 800c146:	429a      	cmp	r2, r3
 800c148:	d903      	bls.n	800c152 <Dsp_VolUpdate+0x66>
			--startVol;       
 800c14a:	89fb      	ldrh	r3, [r7, #14]
 800c14c:	3b01      	subs	r3, #1
 800c14e:	81fb      	strh	r3, [r7, #14]
 800c150:	e006      	b.n	800c160 <Dsp_VolUpdate+0x74>
		else if(startVol<targetVol)
 800c152:	89fa      	ldrh	r2, [r7, #14]
 800c154:	89bb      	ldrh	r3, [r7, #12]
 800c156:	429a      	cmp	r2, r3
 800c158:	d202      	bcs.n	800c160 <Dsp_VolUpdate+0x74>
			++startVol;
 800c15a:	89fb      	ldrh	r3, [r7, #14]
 800c15c:	3301      	adds	r3, #1
 800c15e:	81fb      	strh	r3, [r7, #14]
		Dsp_Single_A(Channel,startVol*100);
 800c160:	89fb      	ldrh	r3, [r7, #14]
 800c162:	461a      	mov	r2, r3
 800c164:	0092      	lsls	r2, r2, #2
 800c166:	4413      	add	r3, r2
 800c168:	461a      	mov	r2, r3
 800c16a:	0091      	lsls	r1, r2, #2
 800c16c:	461a      	mov	r2, r3
 800c16e:	460b      	mov	r3, r1
 800c170:	4413      	add	r3, r2
 800c172:	009b      	lsls	r3, r3, #2
 800c174:	b29a      	uxth	r2, r3
 800c176:	79fb      	ldrb	r3, [r7, #7]
 800c178:	4611      	mov	r1, r2
 800c17a:	4618      	mov	r0, r3
 800c17c:	f7ff fee4 	bl	800bf48 <Dsp_Single_A>
		if(startVol==targetVol)
 800c180:	89fa      	ldrh	r2, [r7, #14]
 800c182:	89bb      	ldrh	r3, [r7, #12]
 800c184:	429a      	cmp	r2, r3
 800c186:	d1dc      	bne.n	800c142 <Dsp_VolUpdate+0x56>
		{
			if(MUTE_Type == SOFTOFF)
 800c188:	79bb      	ldrb	r3, [r7, #6]
 800c18a:	2b01      	cmp	r3, #1
 800c18c:	d10b      	bne.n	800c1a6 <Dsp_VolUpdate+0xba>
				Dsp_Single_A(Channel,App_Dsp.Dsp_Data.SingleData[Channel]);
 800c18e:	79fb      	ldrb	r3, [r7, #7]
 800c190:	4a07      	ldr	r2, [pc, #28]	; (800c1b0 <Dsp_VolUpdate+0xc4>)
 800c192:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800c196:	005b      	lsls	r3, r3, #1
 800c198:	4413      	add	r3, r2
 800c19a:	885a      	ldrh	r2, [r3, #2]
 800c19c:	79fb      	ldrb	r3, [r7, #7]
 800c19e:	4611      	mov	r1, r2
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f7ff fed1 	bl	800bf48 <Dsp_Single_A>
			break;
 800c1a6:	bf00      	nop
		}
	}
}
 800c1a8:	bf00      	nop
 800c1aa:	3710      	adds	r7, #16
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd80      	pop	{r7, pc}
 800c1b0:	20002c34 	.word	0x20002c34
 800c1b4:	51eb851f 	.word	0x51eb851f

0800c1b8 <CheckVol>:
	3900, 4000, 4100, 4200, 4300, 4400, 4500, 4600, 4700, 4800,
	4900, 5000, 5200, 5400, 5600, 5800, 6000, 6200, 6400, 6600,
	6800, 7000, 7200, 7400, 7500, 7600, 7700, 7800, 7900, 8000,
};
void CheckVol(void)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b082      	sub	sp, #8
 800c1bc:	af00      	add	r7, sp, #0
	SCH_U8 index;
	for(index=0; index <= DSP_VOL_MAX; index++)
 800c1be:	2300      	movs	r3, #0
 800c1c0:	71fb      	strb	r3, [r7, #7]
 800c1c2:	e015      	b.n	800c1f0 <CheckVol+0x38>
	{
		if(App_Dsp.Dsp_Data.SingleData[DSP_CHANNEL_ALL_NONE] < VolList[index])
 800c1c4:	4b0d      	ldr	r3, [pc, #52]	; (800c1fc <CheckVol+0x44>)
 800c1c6:	f8b3 2d82 	ldrh.w	r2, [r3, #3458]	; 0xd82
 800c1ca:	79fb      	ldrb	r3, [r7, #7]
 800c1cc:	490c      	ldr	r1, [pc, #48]	; (800c200 <CheckVol+0x48>)
 800c1ce:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	d209      	bcs.n	800c1ea <CheckVol+0x32>
		{
			VolData = index;
 800c1d6:	4a0b      	ldr	r2, [pc, #44]	; (800c204 <CheckVol+0x4c>)
 800c1d8:	79fb      	ldrb	r3, [r7, #7]
 800c1da:	7013      	strb	r3, [r2, #0]
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x01,0x0D));
 800c1dc:	f240 120d 	movw	r2, #269	; 0x10d
 800c1e0:	210a      	movs	r1, #10
 800c1e2:	2003      	movs	r0, #3
 800c1e4:	f002 f8cc 	bl	800e380 <PostMessage>
			return;
 800c1e8:	e005      	b.n	800c1f6 <CheckVol+0x3e>
	for(index=0; index <= DSP_VOL_MAX; index++)
 800c1ea:	79fb      	ldrb	r3, [r7, #7]
 800c1ec:	3301      	adds	r3, #1
 800c1ee:	71fb      	strb	r3, [r7, #7]
 800c1f0:	79fb      	ldrb	r3, [r7, #7]
 800c1f2:	2b28      	cmp	r3, #40	; 0x28
 800c1f4:	d9e6      	bls.n	800c1c4 <CheckVol+0xc>
		}
	}
}
 800c1f6:	3708      	adds	r7, #8
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	bd80      	pop	{r7, pc}
 800c1fc:	20002c34 	.word	0x20002c34
 800c200:	0801fbb4 	.word	0x0801fbb4
 800c204:	200000ec 	.word	0x200000ec

0800c208 <Dsp_Mute_A>:
	MOD_MUTE4_3_MUTENOSLEWADAU145XALG6MUTE_ADDR,
	MOD_MUTE4_4_MUTENOSLEWADAU145XALG7MUTE_ADDR,
	MOD_MUTE4_5_MUTENOSLEWADAU145XALG8MUTE_ADDR
};
void Dsp_Mute_A(SCH_U8 Channel,SCH_U8 Data,SCH_U8 Direct)
{
 800c208:	b580      	push	{r7, lr}
 800c20a:	b084      	sub	sp, #16
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	4603      	mov	r3, r0
 800c210:	71fb      	strb	r3, [r7, #7]
 800c212:	460b      	mov	r3, r1
 800c214:	71bb      	strb	r3, [r7, #6]
 800c216:	4613      	mov	r3, r2
 800c218:	717b      	strb	r3, [r7, #5]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800c21a:	2300      	movs	r3, #0
 800c21c:	60fb      	str	r3, [r7, #12]
	buff[3] = Data;
 800c21e:	79bb      	ldrb	r3, [r7, #6]
 800c220:	73fb      	strb	r3, [r7, #15]
	if(Channel > DSP_CHANNEL_CNT)
 800c222:	79fb      	ldrb	r3, [r7, #7]
 800c224:	2b08      	cmp	r3, #8
 800c226:	d83a      	bhi.n	800c29e <Dsp_Mute_A+0x96>
		return;
	if(Data==DSP_MUTE&&Direct==0)
 800c228:	79bb      	ldrb	r3, [r7, #6]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d10a      	bne.n	800c244 <Dsp_Mute_A+0x3c>
 800c22e:	797b      	ldrb	r3, [r7, #5]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d107      	bne.n	800c244 <Dsp_Mute_A+0x3c>
	{
		Dsp_VolUpdate(Channel,SOFTON);
 800c234:	79fb      	ldrb	r3, [r7, #7]
 800c236:	2100      	movs	r1, #0
 800c238:	4618      	mov	r0, r3
 800c23a:	f7ff ff57 	bl	800c0ec <Dsp_VolUpdate>
		SysWaitMs(10);
 800c23e:	200a      	movs	r0, #10
 800c240:	f002 f820 	bl	800e284 <SysWaitMs>
	}
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Mute_addr[Channel],  4, buff);
 800c244:	79fb      	ldrb	r3, [r7, #7]
 800c246:	4a18      	ldr	r2, [pc, #96]	; (800c2a8 <Dsp_Mute_A+0xa0>)
 800c248:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800c24c:	f107 030c 	add.w	r3, r7, #12
 800c250:	2204      	movs	r2, #4
 800c252:	2000      	movs	r0, #0
 800c254:	f7fd fb5e 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
	if(Data==DSP_UNMUTE)
 800c258:	79bb      	ldrb	r3, [r7, #6]
 800c25a:	2b01      	cmp	r3, #1
 800c25c:	d120      	bne.n	800c2a0 <Dsp_Mute_A+0x98>
	{
		if((Channel!=DSP_CHANNEL_ALL_NONE)&&(App_Dsp.Dsp_Data.Mute[DSP_CHANNEL_ALL_NONE]==DSP_MUTE))
 800c25e:	79fb      	ldrb	r3, [r7, #7]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d010      	beq.n	800c286 <Dsp_Mute_A+0x7e>
 800c264:	4b11      	ldr	r3, [pc, #68]	; (800c2ac <Dsp_Mute_A+0xa4>)
 800c266:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d10b      	bne.n	800c286 <Dsp_Mute_A+0x7e>
		{
			SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Mute_addr[DSP_CHANNEL_ALL_NONE],  4, buff);
 800c26e:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 800c272:	f107 030c 	add.w	r3, r7, #12
 800c276:	2204      	movs	r2, #4
 800c278:	2000      	movs	r0, #0
 800c27a:	f7fd fb4b 	bl	8009914 <SIGMA_WRITE_REGISTER_BLOCK>
			App_Dsp.Dsp_Data.Mute[DSP_CHANNEL_ALL_NONE] = DSP_UNMUTE;
 800c27e:	4b0b      	ldr	r3, [pc, #44]	; (800c2ac <Dsp_Mute_A+0xa4>)
 800c280:	2201      	movs	r2, #1
 800c282:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
		}
		if(Direct==0)
 800c286:	797b      	ldrb	r3, [r7, #5]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d109      	bne.n	800c2a0 <Dsp_Mute_A+0x98>
		{
			SysWaitMs(10);
 800c28c:	200a      	movs	r0, #10
 800c28e:	f001 fff9 	bl	800e284 <SysWaitMs>
			Dsp_VolUpdate(Channel,SOFTOFF);
 800c292:	79fb      	ldrb	r3, [r7, #7]
 800c294:	2101      	movs	r1, #1
 800c296:	4618      	mov	r0, r3
 800c298:	f7ff ff28 	bl	800c0ec <Dsp_VolUpdate>
 800c29c:	e000      	b.n	800c2a0 <Dsp_Mute_A+0x98>
		return;
 800c29e:	bf00      	nop
		}
	}
}
 800c2a0:	3710      	adds	r7, #16
 800c2a2:	46bd      	mov	sp, r7
 800c2a4:	bd80      	pop	{r7, pc}
 800c2a6:	bf00      	nop
 800c2a8:	0801fc08 	.word	0x0801fc08
 800c2ac:	20002c34 	.word	0x20002c34

0800c2b0 <Dsp_Mute>:
void Dsp_Mute(SCH_U8 Channel,SCH_U8 data)
{
 800c2b0:	b580      	push	{r7, lr}
 800c2b2:	b084      	sub	sp, #16
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	460a      	mov	r2, r1
 800c2ba:	71fb      	strb	r3, [r7, #7]
 800c2bc:	4613      	mov	r3, r2
 800c2be:	71bb      	strb	r3, [r7, #6]
	MUTE_MODE Data = data ? DSP_UNMUTE : DSP_MUTE;
 800c2c0:	79bb      	ldrb	r3, [r7, #6]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	bf14      	ite	ne
 800c2c6:	2301      	movne	r3, #1
 800c2c8:	2300      	moveq	r3, #0
 800c2ca:	b2db      	uxtb	r3, r3
 800c2cc:	73fb      	strb	r3, [r7, #15]
	Dsp_Mute_A(Channel,Data,0);
 800c2ce:	7bf9      	ldrb	r1, [r7, #15]
 800c2d0:	79fb      	ldrb	r3, [r7, #7]
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	4618      	mov	r0, r3
 800c2d6:	f7ff ff97 	bl	800c208 <Dsp_Mute_A>
	App_Dsp.Dsp_Data.Mute[Channel] = Data;
 800c2da:	79fb      	ldrb	r3, [r7, #7]
 800c2dc:	4a04      	ldr	r2, [pc, #16]	; (800c2f0 <Dsp_Mute+0x40>)
 800c2de:	4413      	add	r3, r2
 800c2e0:	7bfa      	ldrb	r2, [r7, #15]
 800c2e2:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
}
 800c2e6:	bf00      	nop
 800c2e8:	3710      	adds	r7, #16
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	bd80      	pop	{r7, pc}
 800c2ee:	bf00      	nop
 800c2f0:	20002c34 	.word	0x20002c34

0800c2f4 <Dsp_Mute_Direct>:
void Dsp_Mute_Direct(SCH_U8 Channel,SCH_U8 data)
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b084      	sub	sp, #16
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	4603      	mov	r3, r0
 800c2fc:	460a      	mov	r2, r1
 800c2fe:	71fb      	strb	r3, [r7, #7]
 800c300:	4613      	mov	r3, r2
 800c302:	71bb      	strb	r3, [r7, #6]
	MUTE_MODE Data = data ? DSP_UNMUTE : DSP_MUTE;
 800c304:	79bb      	ldrb	r3, [r7, #6]
 800c306:	2b00      	cmp	r3, #0
 800c308:	bf14      	ite	ne
 800c30a:	2301      	movne	r3, #1
 800c30c:	2300      	moveq	r3, #0
 800c30e:	b2db      	uxtb	r3, r3
 800c310:	73fb      	strb	r3, [r7, #15]
	Dsp_Mute_A(Channel,Data,1);
 800c312:	7bf9      	ldrb	r1, [r7, #15]
 800c314:	79fb      	ldrb	r3, [r7, #7]
 800c316:	2201      	movs	r2, #1
 800c318:	4618      	mov	r0, r3
 800c31a:	f7ff ff75 	bl	800c208 <Dsp_Mute_A>
	App_Dsp.Dsp_Data.Mute[Channel] = Data;
 800c31e:	79fb      	ldrb	r3, [r7, #7]
 800c320:	4a04      	ldr	r2, [pc, #16]	; (800c334 <Dsp_Mute_Direct+0x40>)
 800c322:	4413      	add	r3, r2
 800c324:	7bfa      	ldrb	r2, [r7, #15]
 800c326:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
}
 800c32a:	bf00      	nop
 800c32c:	3710      	adds	r7, #16
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd80      	pop	{r7, pc}
 800c332:	bf00      	nop
 800c334:	20002c34 	.word	0x20002c34

0800c338 <Dsp_Store>:
*/
#include "include.h"
//#define NORMAL	1

SCH_BOOL Dsp_Store(SCH_U8 Num)
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b082      	sub	sp, #8
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	4603      	mov	r3, r0
 800c340:	71fb      	strb	r3, [r7, #7]
	if(Num == 0)
 800c342:	79fb      	ldrb	r3, [r7, #7]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d101      	bne.n	800c34c <Dsp_Store+0x14>
		return FALSE;	
 800c348:	2300      	movs	r3, #0
 800c34a:	e019      	b.n	800c380 <Dsp_Store+0x48>
	if(Flash_Dsp_WR(Num,&App_Dsp,DSP_SPI_DATA_LENGTH)==FALSE)
 800c34c:	79fb      	ldrb	r3, [r7, #7]
 800c34e:	f640 52ac 	movw	r2, #3500	; 0xdac
 800c352:	490d      	ldr	r1, [pc, #52]	; (800c388 <Dsp_Store+0x50>)
 800c354:	4618      	mov	r0, r3
 800c356:	f000 fbb9 	bl	800cacc <Flash_Dsp_WR>
 800c35a:	4603      	mov	r3, r0
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d101      	bne.n	800c364 <Dsp_Store+0x2c>
		return FALSE;
 800c360:	2300      	movs	r3, #0
 800c362:	e00d      	b.n	800c380 <Dsp_Store+0x48>
	sch_memcpy(App_Dsp.Dsp_ModeName.Name[Num-1],App_Dsp.Dsp_Data.ReName,DSP_NAME_SIZE);
 800c364:	79fb      	ldrb	r3, [r7, #7]
 800c366:	3b01      	subs	r3, #1
 800c368:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800c36c:	00db      	lsls	r3, r3, #3
 800c36e:	4a06      	ldr	r2, [pc, #24]	; (800c388 <Dsp_Store+0x50>)
 800c370:	4413      	add	r3, r2
 800c372:	3308      	adds	r3, #8
 800c374:	2208      	movs	r2, #8
 800c376:	4905      	ldr	r1, [pc, #20]	; (800c38c <Dsp_Store+0x54>)
 800c378:	4618      	mov	r0, r3
 800c37a:	f001 ffe2 	bl	800e342 <sch_memcpy>
	return TRUE;
 800c37e:	2301      	movs	r3, #1
}
 800c380:	4618      	mov	r0, r3
 800c382:	3708      	adds	r7, #8
 800c384:	46bd      	mov	sp, r7
 800c386:	bd80      	pop	{r7, pc}
 800c388:	20002c34 	.word	0x20002c34
 800c38c:	20002c38 	.word	0x20002c38

0800c390 <Dsp_Load>:
SCH_BOOL Dsp_Load(SCH_U8 Num)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b082      	sub	sp, #8
 800c394:	af00      	add	r7, sp, #0
 800c396:	4603      	mov	r3, r0
 800c398:	71fb      	strb	r3, [r7, #7]
	if(Num == 0)
 800c39a:	79fb      	ldrb	r3, [r7, #7]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d101      	bne.n	800c3a4 <Dsp_Load+0x14>
		return FALSE;
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	e01d      	b.n	800c3e0 <Dsp_Load+0x50>
	if(Flash_Dsp_RD(Num,&App_Dsp,DSP_SPI_DATA_LENGTH)==FALSE)
 800c3a4:	79fb      	ldrb	r3, [r7, #7]
 800c3a6:	f640 52ac 	movw	r2, #3500	; 0xdac
 800c3aa:	490f      	ldr	r1, [pc, #60]	; (800c3e8 <Dsp_Load+0x58>)
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	f000 fe5d 	bl	800d06c <Flash_Dsp_RD>
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d101      	bne.n	800c3bc <Dsp_Load+0x2c>
		return FALSE;
 800c3b8:	2300      	movs	r3, #0
 800c3ba:	e011      	b.n	800c3e0 <Dsp_Load+0x50>
	Dsp_Updata(ENABLE,ENABLE);
 800c3bc:	2101      	movs	r1, #1
 800c3be:	2001      	movs	r0, #1
 800c3c0:	f7fc fff8 	bl	80093b4 <Dsp_Updata>
	sch_memcpy(App_Dsp.Dsp_ModeName.Name[Num-1],App_Dsp.Dsp_Data.ReName,DSP_NAME_SIZE);
 800c3c4:	79fb      	ldrb	r3, [r7, #7]
 800c3c6:	3b01      	subs	r3, #1
 800c3c8:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800c3cc:	00db      	lsls	r3, r3, #3
 800c3ce:	4a06      	ldr	r2, [pc, #24]	; (800c3e8 <Dsp_Load+0x58>)
 800c3d0:	4413      	add	r3, r2
 800c3d2:	3308      	adds	r3, #8
 800c3d4:	2208      	movs	r2, #8
 800c3d6:	4905      	ldr	r1, [pc, #20]	; (800c3ec <Dsp_Load+0x5c>)
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f001 ffb2 	bl	800e342 <sch_memcpy>
	return TRUE;
 800c3de:	2301      	movs	r3, #1
}
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	3708      	adds	r7, #8
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	bd80      	pop	{r7, pc}
 800c3e8:	20002c34 	.word	0x20002c34
 800c3ec:	20002c38 	.word	0x20002c38

0800c3f0 <Dsp_Flash_TO_File>:
SCH_BOOL Dsp_Flash_TO_File(SCH_U8 Num,SCH_U8 Clear)
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b082      	sub	sp, #8
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	460a      	mov	r2, r1
 800c3fa:	71fb      	strb	r3, [r7, #7]
 800c3fc:	4613      	mov	r3, r2
 800c3fe:	71bb      	strb	r3, [r7, #6]
	static SCH_U8 State = 0;
	if(Clear == ERROR)
 800c400:	79bb      	ldrb	r3, [r7, #6]
 800c402:	2b01      	cmp	r3, #1
 800c404:	d102      	bne.n	800c40c <Dsp_Flash_TO_File+0x1c>
		State = 0;
 800c406:	4b19      	ldr	r3, [pc, #100]	; (800c46c <Dsp_Flash_TO_File+0x7c>)
 800c408:	2200      	movs	r2, #0
 800c40a:	701a      	strb	r2, [r3, #0]
	switch(State)
 800c40c:	4b17      	ldr	r3, [pc, #92]	; (800c46c <Dsp_Flash_TO_File+0x7c>)
 800c40e:	781b      	ldrb	r3, [r3, #0]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d002      	beq.n	800c41a <Dsp_Flash_TO_File+0x2a>
 800c414:	2b01      	cmp	r3, #1
 800c416:	d017      	beq.n	800c448 <Dsp_Flash_TO_File+0x58>
			{
				State = 0;
				return TRUE;
			}
			break;
		default:break;
 800c418:	e023      	b.n	800c462 <Dsp_Flash_TO_File+0x72>
			if(Dsp_Load(Num))
 800c41a:	79fb      	ldrb	r3, [r7, #7]
 800c41c:	4618      	mov	r0, r3
 800c41e:	f7ff ffb7 	bl	800c390 <Dsp_Load>
 800c422:	4603      	mov	r3, r0
 800c424:	2b00      	cmp	r3, #0
 800c426:	d019      	beq.n	800c45c <Dsp_Flash_TO_File+0x6c>
				App_Dsp.DspNum = Num;
 800c428:	4a11      	ldr	r2, [pc, #68]	; (800c470 <Dsp_Flash_TO_File+0x80>)
 800c42a:	79fb      	ldrb	r3, [r7, #7]
 800c42c:	f882 3df1 	strb.w	r3, [r2, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800c430:	f7fc fe68 	bl	8009104 <Flash_Set_DspNum>
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0x01,0x00));
 800c434:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c438:	210b      	movs	r1, #11
 800c43a:	2003      	movs	r0, #3
 800c43c:	f001 ffa0 	bl	800e380 <PostMessage>
				State = 1;
 800c440:	4b0a      	ldr	r3, [pc, #40]	; (800c46c <Dsp_Flash_TO_File+0x7c>)
 800c442:	2201      	movs	r2, #1
 800c444:	701a      	strb	r2, [r3, #0]
			break;
 800c446:	e009      	b.n	800c45c <Dsp_Flash_TO_File+0x6c>
			if(App_Dsp.DspUpdataNum == 0x00)
 800c448:	4b09      	ldr	r3, [pc, #36]	; (800c470 <Dsp_Flash_TO_File+0x80>)
 800c44a:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d106      	bne.n	800c460 <Dsp_Flash_TO_File+0x70>
				State = 0;
 800c452:	4b06      	ldr	r3, [pc, #24]	; (800c46c <Dsp_Flash_TO_File+0x7c>)
 800c454:	2200      	movs	r2, #0
 800c456:	701a      	strb	r2, [r3, #0]
				return TRUE;
 800c458:	2301      	movs	r3, #1
 800c45a:	e003      	b.n	800c464 <Dsp_Flash_TO_File+0x74>
			break;
 800c45c:	bf00      	nop
 800c45e:	e000      	b.n	800c462 <Dsp_Flash_TO_File+0x72>
			break;
 800c460:	bf00      	nop
	}
	return FALSE;
 800c462:	2300      	movs	r3, #0
}
 800c464:	4618      	mov	r0, r3
 800c466:	3708      	adds	r7, #8
 800c468:	46bd      	mov	sp, r7
 800c46a:	bd80      	pop	{r7, pc}
 800c46c:	20002881 	.word	0x20002881
 800c470:	20002c34 	.word	0x20002c34

0800c474 <Dsp_File_TO_Flash>:
SCH_BOOL Dsp_File_TO_Flash(SCH_U8 Num)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b086      	sub	sp, #24
 800c478:	af00      	add	r7, sp, #0
 800c47a:	4603      	mov	r3, r0
 800c47c:	71fb      	strb	r3, [r7, #7]
	static SCH_U8 State = 0;
	static SCH_U8 Flash_Dsp_Timer = 0;
	Flash_Dsp_Timer++;
 800c47e:	4b91      	ldr	r3, [pc, #580]	; (800c6c4 <Dsp_File_TO_Flash+0x250>)
 800c480:	781b      	ldrb	r3, [r3, #0]
 800c482:	3301      	adds	r3, #1
 800c484:	b2da      	uxtb	r2, r3
 800c486:	4b8f      	ldr	r3, [pc, #572]	; (800c6c4 <Dsp_File_TO_Flash+0x250>)
 800c488:	701a      	strb	r2, [r3, #0]
	switch(State)
 800c48a:	4b8f      	ldr	r3, [pc, #572]	; (800c6c8 <Dsp_File_TO_Flash+0x254>)
 800c48c:	781b      	ldrb	r3, [r3, #0]
 800c48e:	2b04      	cmp	r3, #4
 800c490:	f200 810c 	bhi.w	800c6ac <Dsp_File_TO_Flash+0x238>
 800c494:	a201      	add	r2, pc, #4	; (adr r2, 800c49c <Dsp_File_TO_Flash+0x28>)
 800c496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c49a:	bf00      	nop
 800c49c:	0800c4b1 	.word	0x0800c4b1
 800c4a0:	0800c4d9 	.word	0x0800c4d9
 800c4a4:	0800c531 	.word	0x0800c531
 800c4a8:	0800c5c1 	.word	0x0800c5c1
 800c4ac:	0800c63d 	.word	0x0800c63d
	{
		case 0:
			PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
 800c4b0:	4b86      	ldr	r3, [pc, #536]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c4b2:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c4b6:	b29b      	uxth	r3, r3
 800c4b8:	021b      	lsls	r3, r3, #8
 800c4ba:	b29b      	uxth	r3, r3
 800c4bc:	3303      	adds	r3, #3
 800c4be:	b29b      	uxth	r3, r3
 800c4c0:	461a      	mov	r2, r3
 800c4c2:	210b      	movs	r1, #11
 800c4c4:	2003      	movs	r0, #3
 800c4c6:	f001 ff5b 	bl	800e380 <PostMessage>
			Flash_Dsp_Timer = 0x00;
 800c4ca:	4b7e      	ldr	r3, [pc, #504]	; (800c6c4 <Dsp_File_TO_Flash+0x250>)
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	701a      	strb	r2, [r3, #0]
			State = 1;
 800c4d0:	4b7d      	ldr	r3, [pc, #500]	; (800c6c8 <Dsp_File_TO_Flash+0x254>)
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	701a      	strb	r2, [r3, #0]
			break;
 800c4d6:	e0f0      	b.n	800c6ba <Dsp_File_TO_Flash+0x246>
		case 1:
			if(App_Dsp.DspUpdataLen)
 800c4d8:	4b7c      	ldr	r3, [pc, #496]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c4da:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d010      	beq.n	800c504 <Dsp_File_TO_Flash+0x90>
			{
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 800c4e2:	4b7a      	ldr	r3, [pc, #488]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c4e4:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c4e8:	b29b      	uxth	r3, r3
 800c4ea:	021b      	lsls	r3, r3, #8
 800c4ec:	b29b      	uxth	r3, r3
 800c4ee:	3304      	adds	r3, #4
 800c4f0:	b29b      	uxth	r3, r3
 800c4f2:	461a      	mov	r2, r3
 800c4f4:	210b      	movs	r1, #11
 800c4f6:	2003      	movs	r0, #3
 800c4f8:	f001 ff42 	bl	800e380 <PostMessage>
				State = 2;
 800c4fc:	4b72      	ldr	r3, [pc, #456]	; (800c6c8 <Dsp_File_TO_Flash+0x254>)
 800c4fe:	2202      	movs	r2, #2
 800c500:	701a      	strb	r2, [r3, #0]
			else if(Flash_Dsp_Timer >= T80MS_8)
			{
				Flash_Dsp_Timer = 0x00;
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
			}
			break;
 800c502:	e0d5      	b.n	800c6b0 <Dsp_File_TO_Flash+0x23c>
			else if(Flash_Dsp_Timer >= T80MS_8)
 800c504:	4b6f      	ldr	r3, [pc, #444]	; (800c6c4 <Dsp_File_TO_Flash+0x250>)
 800c506:	781b      	ldrb	r3, [r3, #0]
 800c508:	2b09      	cmp	r3, #9
 800c50a:	f240 80d1 	bls.w	800c6b0 <Dsp_File_TO_Flash+0x23c>
				Flash_Dsp_Timer = 0x00;
 800c50e:	4b6d      	ldr	r3, [pc, #436]	; (800c6c4 <Dsp_File_TO_Flash+0x250>)
 800c510:	2200      	movs	r2, #0
 800c512:	701a      	strb	r2, [r3, #0]
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
 800c514:	4b6d      	ldr	r3, [pc, #436]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c516:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c51a:	b29b      	uxth	r3, r3
 800c51c:	021b      	lsls	r3, r3, #8
 800c51e:	b29b      	uxth	r3, r3
 800c520:	3303      	adds	r3, #3
 800c522:	b29b      	uxth	r3, r3
 800c524:	461a      	mov	r2, r3
 800c526:	210b      	movs	r1, #11
 800c528:	2003      	movs	r0, #3
 800c52a:	f001 ff29 	bl	800e380 <PostMessage>
			break;
 800c52e:	e0bf      	b.n	800c6b0 <Dsp_File_TO_Flash+0x23c>
		case 2:
			if(App_Dsp.DspUpdata_DataOk)
 800c530:	4b66      	ldr	r3, [pc, #408]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c532:	f893 3dfa 	ldrb.w	r3, [r3, #3578]	; 0xdfa
 800c536:	2b00      	cmp	r3, #0
 800c538:	d02c      	beq.n	800c594 <Dsp_File_TO_Flash+0x120>
			{
				if((App_Dsp.DspUpdataSn+1) >= (App_Dsp.DspUpdataLen+63)/64)
 800c53a:	4b64      	ldr	r3, [pc, #400]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c53c:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 800c540:	3301      	adds	r3, #1
 800c542:	461a      	mov	r2, r3
 800c544:	4b61      	ldr	r3, [pc, #388]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c546:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800c54a:	333f      	adds	r3, #63	; 0x3f
 800c54c:	099b      	lsrs	r3, r3, #6
 800c54e:	429a      	cmp	r2, r3
 800c550:	d303      	bcc.n	800c55a <Dsp_File_TO_Flash+0xe6>
				{
					State = 3;
 800c552:	4b5d      	ldr	r3, [pc, #372]	; (800c6c8 <Dsp_File_TO_Flash+0x254>)
 800c554:	2203      	movs	r2, #3
 800c556:	701a      	strb	r2, [r3, #0]
 800c558:	e017      	b.n	800c58a <Dsp_File_TO_Flash+0x116>
				}
				else
				{	
					Flash_Dsp_Timer = 0x00;
 800c55a:	4b5a      	ldr	r3, [pc, #360]	; (800c6c4 <Dsp_File_TO_Flash+0x250>)
 800c55c:	2200      	movs	r2, #0
 800c55e:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataSn++;
 800c560:	4b5a      	ldr	r3, [pc, #360]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c562:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 800c566:	3301      	adds	r3, #1
 800c568:	b2da      	uxtb	r2, r3
 800c56a:	4b58      	ldr	r3, [pc, #352]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c56c:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
					PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 800c570:	4b56      	ldr	r3, [pc, #344]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c572:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c576:	b29b      	uxth	r3, r3
 800c578:	021b      	lsls	r3, r3, #8
 800c57a:	b29b      	uxth	r3, r3
 800c57c:	3304      	adds	r3, #4
 800c57e:	b29b      	uxth	r3, r3
 800c580:	461a      	mov	r2, r3
 800c582:	210b      	movs	r1, #11
 800c584:	2003      	movs	r0, #3
 800c586:	f001 fefb 	bl	800e380 <PostMessage>
				}
				App_Dsp.DspUpdata_DataOk = 0x00;
 800c58a:	4b50      	ldr	r3, [pc, #320]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c58c:	2200      	movs	r2, #0
 800c58e:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
			else if(Flash_Dsp_Timer >= T400MS_8)
			{
				Flash_Dsp_Timer = 0x00;
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
			}
			break;
 800c592:	e08f      	b.n	800c6b4 <Dsp_File_TO_Flash+0x240>
			else if(Flash_Dsp_Timer >= T400MS_8)
 800c594:	4b4b      	ldr	r3, [pc, #300]	; (800c6c4 <Dsp_File_TO_Flash+0x250>)
 800c596:	781b      	ldrb	r3, [r3, #0]
 800c598:	2b31      	cmp	r3, #49	; 0x31
 800c59a:	f240 808b 	bls.w	800c6b4 <Dsp_File_TO_Flash+0x240>
				Flash_Dsp_Timer = 0x00;
 800c59e:	4b49      	ldr	r3, [pc, #292]	; (800c6c4 <Dsp_File_TO_Flash+0x250>)
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	701a      	strb	r2, [r3, #0]
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 800c5a4:	4b49      	ldr	r3, [pc, #292]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c5a6:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c5aa:	b29b      	uxth	r3, r3
 800c5ac:	021b      	lsls	r3, r3, #8
 800c5ae:	b29b      	uxth	r3, r3
 800c5b0:	3304      	adds	r3, #4
 800c5b2:	b29b      	uxth	r3, r3
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	210b      	movs	r1, #11
 800c5b8:	2003      	movs	r0, #3
 800c5ba:	f001 fee1 	bl	800e380 <PostMessage>
			break;
 800c5be:	e079      	b.n	800c6b4 <Dsp_File_TO_Flash+0x240>
		case 3:
			{
				SCH_U32 i,Checksum = 0x00000000;
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	613b      	str	r3, [r7, #16]
				SCH_U8 *pData = (SCH_U8 *)(&App_Dsp.Dsp_Data);
 800c5c4:	4b41      	ldr	r3, [pc, #260]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c5c6:	60fb      	str	r3, [r7, #12]
				for(i=0;i<App_Dsp.DspUpdataLen;i++)
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	617b      	str	r3, [r7, #20]
 800c5cc:	e00b      	b.n	800c5e6 <Dsp_File_TO_Flash+0x172>
				{
					Checksum += *pData;
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	781b      	ldrb	r3, [r3, #0]
 800c5d2:	461a      	mov	r2, r3
 800c5d4:	693b      	ldr	r3, [r7, #16]
 800c5d6:	4413      	add	r3, r2
 800c5d8:	613b      	str	r3, [r7, #16]
					pData++;
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	3301      	adds	r3, #1
 800c5de:	60fb      	str	r3, [r7, #12]
				for(i=0;i<App_Dsp.DspUpdataLen;i++)
 800c5e0:	697b      	ldr	r3, [r7, #20]
 800c5e2:	3301      	adds	r3, #1
 800c5e4:	617b      	str	r3, [r7, #20]
 800c5e6:	4b39      	ldr	r3, [pc, #228]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c5e8:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800c5ec:	697a      	ldr	r2, [r7, #20]
 800c5ee:	429a      	cmp	r2, r3
 800c5f0:	d3ed      	bcc.n	800c5ce <Dsp_File_TO_Flash+0x15a>
				}
				if(Checksum == App_Dsp.DspUpdataChecksum)
 800c5f2:	4b36      	ldr	r3, [pc, #216]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c5f4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800c5f8:	693a      	ldr	r2, [r7, #16]
 800c5fa:	429a      	cmp	r2, r3
 800c5fc:	d103      	bne.n	800c606 <Dsp_File_TO_Flash+0x192>
				{
					State = 4;
 800c5fe:	4b32      	ldr	r3, [pc, #200]	; (800c6c8 <Dsp_File_TO_Flash+0x254>)
 800c600:	2204      	movs	r2, #4
 800c602:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataCnt = 0x00; 
					App_Dsp.DspUpdata_DataOk  = 0x00;
					App_Dsp.DspUpdataChecksum = 0x00;
				}
			}
			break;
 800c604:	e059      	b.n	800c6ba <Dsp_File_TO_Flash+0x246>
					State = 0;
 800c606:	4b30      	ldr	r3, [pc, #192]	; (800c6c8 <Dsp_File_TO_Flash+0x254>)
 800c608:	2200      	movs	r2, #0
 800c60a:	701a      	strb	r2, [r3, #0]
					Flash_Dsp_Timer = 0x00;
 800c60c:	4b2d      	ldr	r3, [pc, #180]	; (800c6c4 <Dsp_File_TO_Flash+0x250>)
 800c60e:	2200      	movs	r2, #0
 800c610:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataLen = 0x00000000;
 800c612:	4b2e      	ldr	r3, [pc, #184]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c614:	2200      	movs	r2, #0
 800c616:	f8c3 2dfc 	str.w	r2, [r3, #3580]	; 0xdfc
					App_Dsp.DspUpdataSn  = 0x00;
 800c61a:	4b2c      	ldr	r3, [pc, #176]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c61c:	2200      	movs	r2, #0
 800c61e:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
					App_Dsp.DspUpdataCnt = 0x00; 
 800c622:	4b2a      	ldr	r3, [pc, #168]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c624:	2200      	movs	r2, #0
 800c626:	f883 2df9 	strb.w	r2, [r3, #3577]	; 0xdf9
					App_Dsp.DspUpdata_DataOk  = 0x00;
 800c62a:	4b28      	ldr	r3, [pc, #160]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c62c:	2200      	movs	r2, #0
 800c62e:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
					App_Dsp.DspUpdataChecksum = 0x00;
 800c632:	4b26      	ldr	r3, [pc, #152]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c634:	2200      	movs	r2, #0
 800c636:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
			break;
 800c63a:	e03e      	b.n	800c6ba <Dsp_File_TO_Flash+0x246>
		case 4:
			if(Dsp_Store(App_Dsp.DspUpdataNum))
 800c63c:	4b23      	ldr	r3, [pc, #140]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c63e:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c642:	4618      	mov	r0, r3
 800c644:	f7ff fe78 	bl	800c338 <Dsp_Store>
 800c648:	4603      	mov	r3, r0
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d034      	beq.n	800c6b8 <Dsp_File_TO_Flash+0x244>
			{
				State = 0;
 800c64e:	4b1e      	ldr	r3, [pc, #120]	; (800c6c8 <Dsp_File_TO_Flash+0x254>)
 800c650:	2200      	movs	r2, #0
 800c652:	701a      	strb	r2, [r3, #0]
				Dsp_Updata(ENABLE,ENABLE);
 800c654:	2101      	movs	r1, #1
 800c656:	2001      	movs	r0, #1
 800c658:	f7fc feac 	bl	80093b4 <Dsp_Updata>
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 800c65c:	4b1b      	ldr	r3, [pc, #108]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c65e:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 800c662:	4b1a      	ldr	r3, [pc, #104]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c664:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800c668:	f7fc fd4c 	bl	8009104 <Flash_Set_DspNum>
				App_Dsp.DspUpdataNum = 0x00;
 800c66c:	4b17      	ldr	r3, [pc, #92]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c66e:	2200      	movs	r2, #0
 800c670:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
				App_Dsp.DspUpdataLen = 0x00000000;
 800c674:	4b15      	ldr	r3, [pc, #84]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c676:	2200      	movs	r2, #0
 800c678:	f8c3 2dfc 	str.w	r2, [r3, #3580]	; 0xdfc
				App_Dsp.DspUpdataSn  = 0x00;
 800c67c:	4b13      	ldr	r3, [pc, #76]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c67e:	2200      	movs	r2, #0
 800c680:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
				App_Dsp.DspUpdataCnt = 0x00;
 800c684:	4b11      	ldr	r3, [pc, #68]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c686:	2200      	movs	r2, #0
 800c688:	f883 2df9 	strb.w	r2, [r3, #3577]	; 0xdf9
				App_Dsp.DspUpdata_DataOk  = 0x00;
 800c68c:	4b0f      	ldr	r3, [pc, #60]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c68e:	2200      	movs	r2, #0
 800c690:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
				App_Dsp.DspUpdataChecksum = 0x00;
 800c694:	4b0d      	ldr	r3, [pc, #52]	; (800c6cc <Dsp_File_TO_Flash+0x258>)
 800c696:	2200      	movs	r2, #0
 800c698:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0x82,0x00));
 800c69c:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 800c6a0:	210b      	movs	r1, #11
 800c6a2:	2003      	movs	r0, #3
 800c6a4:	f001 fe6c 	bl	800e380 <PostMessage>
				return TRUE;
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	e007      	b.n	800c6bc <Dsp_File_TO_Flash+0x248>
			}
			break;
		default:break;
 800c6ac:	bf00      	nop
 800c6ae:	e004      	b.n	800c6ba <Dsp_File_TO_Flash+0x246>
			break;
 800c6b0:	bf00      	nop
 800c6b2:	e002      	b.n	800c6ba <Dsp_File_TO_Flash+0x246>
			break;
 800c6b4:	bf00      	nop
 800c6b6:	e000      	b.n	800c6ba <Dsp_File_TO_Flash+0x246>
			break;
 800c6b8:	bf00      	nop
	}
	return FALSE;
 800c6ba:	2300      	movs	r3, #0
}
 800c6bc:	4618      	mov	r0, r3
 800c6be:	3718      	adds	r7, #24
 800c6c0:	46bd      	mov	sp, r7
 800c6c2:	bd80      	pop	{r7, pc}
 800c6c4:	20002882 	.word	0x20002882
 800c6c8:	20002883 	.word	0x20002883
 800c6cc:	20002c34 	.word	0x20002c34

0800c6d0 <Dsp_Load_Mode_Name>:
SCH_BOOL Dsp_Load_Mode_Name(void)
{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	af00      	add	r7, sp, #0
	if(Flash_Dsp_RD(0x00,&App_Dsp.Dsp_ModeName,sizeof(ModeName_T))==FALSE)
 800c6d4:	2244      	movs	r2, #68	; 0x44
 800c6d6:	4906      	ldr	r1, [pc, #24]	; (800c6f0 <Dsp_Load_Mode_Name+0x20>)
 800c6d8:	2000      	movs	r0, #0
 800c6da:	f000 fcc7 	bl	800d06c <Flash_Dsp_RD>
 800c6de:	4603      	mov	r3, r0
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d101      	bne.n	800c6e8 <Dsp_Load_Mode_Name+0x18>
		return FALSE;
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	e000      	b.n	800c6ea <Dsp_Load_Mode_Name+0x1a>
	return TRUE;
 800c6e8:	2301      	movs	r3, #1
}
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	bd80      	pop	{r7, pc}
 800c6ee:	bf00      	nop
 800c6f0:	200039e0 	.word	0x200039e0

0800c6f4 <Dsp_Store_Mode_Name>:
SCH_BOOL Dsp_Store_Mode_Name(void)
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	af00      	add	r7, sp, #0
	if(Flash_Dsp_WR(0x00,&App_Dsp.Dsp_ModeName,sizeof(ModeName_T))==FALSE)
 800c6f8:	2244      	movs	r2, #68	; 0x44
 800c6fa:	4906      	ldr	r1, [pc, #24]	; (800c714 <Dsp_Store_Mode_Name+0x20>)
 800c6fc:	2000      	movs	r0, #0
 800c6fe:	f000 f9e5 	bl	800cacc <Flash_Dsp_WR>
 800c702:	4603      	mov	r3, r0
 800c704:	2b00      	cmp	r3, #0
 800c706:	d101      	bne.n	800c70c <Dsp_Store_Mode_Name+0x18>
		return FALSE;
 800c708:	2300      	movs	r3, #0
 800c70a:	e000      	b.n	800c70e <Dsp_Store_Mode_Name+0x1a>
	return TRUE;
 800c70c:	2301      	movs	r3, #1
}
 800c70e:	4618      	mov	r0, r3
 800c710:	bd80      	pop	{r7, pc}
 800c712:	bf00      	nop
 800c714:	200039e0 	.word	0x200039e0

0800c718 <Dsp_StoreLoadPro>:
void Dsp_StoreLoadPro(void)
{	
 800c718:	b580      	push	{r7, lr}
 800c71a:	af00      	add	r7, sp, #0
	static SCH_U16 Flash_Dsp_Timer;
	Flash_Dsp_Timer++;
 800c71c:	4b91      	ldr	r3, [pc, #580]	; (800c964 <Dsp_StoreLoadPro+0x24c>)
 800c71e:	881b      	ldrh	r3, [r3, #0]
 800c720:	3301      	adds	r3, #1
 800c722:	b29a      	uxth	r2, r3
 800c724:	4b8f      	ldr	r3, [pc, #572]	; (800c964 <Dsp_StoreLoadPro+0x24c>)
 800c726:	801a      	strh	r2, [r3, #0]
	switch(App_Dsp.DSP_Updata_State)
 800c728:	4b8f      	ldr	r3, [pc, #572]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c72a:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800c72e:	2b06      	cmp	r3, #6
 800c730:	f200 8108 	bhi.w	800c944 <Dsp_StoreLoadPro+0x22c>
 800c734:	a201      	add	r2, pc, #4	; (adr r2, 800c73c <Dsp_StoreLoadPro+0x24>)
 800c736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c73a:	bf00      	nop
 800c73c:	0800c759 	.word	0x0800c759
 800c740:	0800c761 	.word	0x0800c761
 800c744:	0800c7b7 	.word	0x0800c7b7
 800c748:	0800c82f 	.word	0x0800c82f
 800c74c:	0800c893 	.word	0x0800c893
 800c750:	0800c8e3 	.word	0x0800c8e3
 800c754:	0800c911 	.word	0x0800c911
	{
		case UpData_Idle:
			Flash_Dsp_Timer = T_NOW;
 800c758:	4b82      	ldr	r3, [pc, #520]	; (800c964 <Dsp_StoreLoadPro+0x24c>)
 800c75a:	2200      	movs	r2, #0
 800c75c:	801a      	strh	r2, [r3, #0]
			break;
 800c75e:	e0fe      	b.n	800c95e <Dsp_StoreLoadPro+0x246>
		case Curr_TO_Flash:///1--锟芥储锟斤拷前锟斤拷FLASH  
			if(Flash_Dsp_Timer > T3S_8)
 800c760:	4b80      	ldr	r3, [pc, #512]	; (800c964 <Dsp_StoreLoadPro+0x24c>)
 800c762:	881b      	ldrh	r3, [r3, #0]
 800c764:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800c768:	d30b      	bcc.n	800c782 <Dsp_StoreLoadPro+0x6a>
			{
				Flash_WR_State_Clear();
 800c76a:	f000 f9a3 	bl	800cab4 <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c76e:	4b7e      	ldr	r3, [pc, #504]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c770:	2200      	movs	r2, #0
 800c772:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFF,0x00));///ERROR
 800c776:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800c77a:	210a      	movs	r1, #10
 800c77c:	2003      	movs	r0, #3
 800c77e:	f001 fdff 	bl	800e380 <PostMessage>
			}
			if(Dsp_Store(App_Dsp.DspUpdataNum))
 800c782:	4b79      	ldr	r3, [pc, #484]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c784:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c788:	4618      	mov	r0, r3
 800c78a:	f7ff fdd5 	bl	800c338 <Dsp_Store>
 800c78e:	4603      	mov	r3, r0
 800c790:	2b00      	cmp	r3, #0
 800c792:	f000 80d9 	beq.w	800c948 <Dsp_StoreLoadPro+0x230>
			{
				Flash_Dsp_Timer = T_NOW;
 800c796:	4b73      	ldr	r3, [pc, #460]	; (800c964 <Dsp_StoreLoadPro+0x24c>)
 800c798:	2200      	movs	r2, #0
 800c79a:	801a      	strh	r2, [r3, #0]
				App_Dsp.DSP_Updata_State = Store_Mode_Name;
 800c79c:	4b72      	ldr	r3, [pc, #456]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c79e:	2206      	movs	r2, #6
 800c7a0:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 800c7a4:	4b70      	ldr	r3, [pc, #448]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c7a6:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 800c7aa:	4b6f      	ldr	r3, [pc, #444]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c7ac:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800c7b0:	f7fc fca8 	bl	8009104 <Flash_Set_DspNum>
			}
			break;
 800c7b4:	e0c8      	b.n	800c948 <Dsp_StoreLoadPro+0x230>
		case Flash_TO_Curr:///2--锟斤拷锟斤拷FLASH锟斤拷锟斤拷前  
			if(Flash_Dsp_Timer > T3S_8)
 800c7b6:	4b6b      	ldr	r3, [pc, #428]	; (800c964 <Dsp_StoreLoadPro+0x24c>)
 800c7b8:	881b      	ldrh	r3, [r3, #0]
 800c7ba:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800c7be:	d30d      	bcc.n	800c7dc <Dsp_StoreLoadPro+0xc4>
			{
				Flash_RD_State_Clear();
 800c7c0:	f000 fc48 	bl	800d054 <Flash_RD_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c7c4:	4b68      	ldr	r3, [pc, #416]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c7c6:	2200      	movs	r2, #0
 800c7c8:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFF,0x00));///ERROR
 800c7cc:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800c7d0:	210a      	movs	r1, #10
 800c7d2:	2003      	movs	r0, #3
 800c7d4:	f001 fdd4 	bl	800e380 <PostMessage>
				Dsp_Data_Reset();
 800c7d8:	f7fc fecc 	bl	8009574 <Dsp_Data_Reset>
			}
			if(Dsp_Load(App_Dsp.DspUpdataNum))
 800c7dc:	4b62      	ldr	r3, [pc, #392]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c7de:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	f7ff fdd4 	bl	800c390 <Dsp_Load>
 800c7e8:	4603      	mov	r3, r0
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	f000 80ae 	beq.w	800c94c <Dsp_StoreLoadPro+0x234>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c7f0:	4b5d      	ldr	r3, [pc, #372]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 800c7f8:	4b5b      	ldr	r3, [pc, #364]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c7fa:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 800c7fe:	4b5a      	ldr	r3, [pc, #360]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c800:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 800c804:	f7fc fc7e 	bl	8009104 <Flash_Set_DspNum>
				CheckVol();
 800c808:	f7ff fcd6 	bl	800c1b8 <CheckVol>
				if(/*BtSPPCONFlag || BtGATTCONFlag || */!PCSTATFlag)
 800c80c:	4b57      	ldr	r3, [pc, #348]	; (800c96c <Dsp_StoreLoadPro+0x254>)
 800c80e:	781b      	ldrb	r3, [r3, #0]
 800c810:	2b00      	cmp	r3, #0
 800c812:	f040 809b 	bne.w	800c94c <Dsp_StoreLoadPro+0x234>
				{
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800c816:	2200      	movs	r2, #0
 800c818:	210a      	movs	r1, #10
 800c81a:	2003      	movs	r0, #3
 800c81c:	f001 fdb0 	bl	800e380 <PostMessage>
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///刷锟斤拷
 800c820:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800c824:	210a      	movs	r1, #10
 800c826:	2003      	movs	r0, #3
 800c828:	f001 fdaa 	bl	800e380 <PostMessage>
				}
			}
			break;
 800c82c:	e08e      	b.n	800c94c <Dsp_StoreLoadPro+0x234>
		case Flash_TO_File:///3--FLASH锟芥储锟斤拷FILE
			if(Flash_Dsp_Timer > T8S_8)
 800c82e:	4b4d      	ldr	r3, [pc, #308]	; (800c964 <Dsp_StoreLoadPro+0x24c>)
 800c830:	881b      	ldrh	r3, [r3, #0]
 800c832:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c836:	d912      	bls.n	800c85e <Dsp_StoreLoadPro+0x146>
			{
				Flash_RD_State_Clear();
 800c838:	f000 fc0c 	bl	800d054 <Flash_RD_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c83c:	4b4a      	ldr	r3, [pc, #296]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c83e:	2200      	movs	r2, #0
 800c840:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0xFF,0x00));///ERROR
 800c844:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800c848:	210b      	movs	r1, #11
 800c84a:	2003      	movs	r0, #3
 800c84c:	f001 fd98 	bl	800e380 <PostMessage>
				Dsp_Flash_TO_File(App_Dsp.DspUpdataNum,ERROR);
 800c850:	4b45      	ldr	r3, [pc, #276]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c852:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c856:	2101      	movs	r1, #1
 800c858:	4618      	mov	r0, r3
 800c85a:	f7ff fdc9 	bl	800c3f0 <Dsp_Flash_TO_File>
			}
			if(Dsp_Flash_TO_File(App_Dsp.DspUpdataNum,NORMAL))
 800c85e:	4b42      	ldr	r3, [pc, #264]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c860:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c864:	2100      	movs	r1, #0
 800c866:	4618      	mov	r0, r3
 800c868:	f7ff fdc2 	bl	800c3f0 <Dsp_Flash_TO_File>
 800c86c:	4603      	mov	r3, r0
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d06e      	beq.n	800c950 <Dsp_StoreLoadPro+0x238>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c872:	4b3d      	ldr	r3, [pc, #244]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c874:	2200      	movs	r2, #0
 800c876:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800c87a:	2200      	movs	r2, #0
 800c87c:	210a      	movs	r1, #10
 800c87e:	2003      	movs	r0, #3
 800c880:	f001 fd7e 	bl	800e380 <PostMessage>
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///刷锟斤拷
 800c884:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800c888:	210a      	movs	r1, #10
 800c88a:	2003      	movs	r0, #3
 800c88c:	f001 fd78 	bl	800e380 <PostMessage>
			}
			break;
 800c890:	e05e      	b.n	800c950 <Dsp_StoreLoadPro+0x238>
		case File_TO_Flash:///4--FILE锟斤拷锟斤拷锟FLASH
			if(Flash_Dsp_Timer > T8S_8)
 800c892:	4b34      	ldr	r3, [pc, #208]	; (800c964 <Dsp_StoreLoadPro+0x24c>)
 800c894:	881b      	ldrh	r3, [r3, #0]
 800c896:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c89a:	d90b      	bls.n	800c8b4 <Dsp_StoreLoadPro+0x19c>
			{
				Flash_WR_State_Clear();
 800c89c:	f000 f90a 	bl	800cab4 <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c8a0:	4b31      	ldr	r3, [pc, #196]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0xFF,0x00));///ERROR
 800c8a8:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 800c8ac:	210b      	movs	r1, #11
 800c8ae:	2003      	movs	r0, #3
 800c8b0:	f001 fd66 	bl	800e380 <PostMessage>
			}
			if(Dsp_File_TO_Flash(App_Dsp.DspUpdataNum))
 800c8b4:	4b2c      	ldr	r3, [pc, #176]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c8b6:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	f7ff fdda 	bl	800c474 <Dsp_File_TO_Flash>
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d046      	beq.n	800c954 <Dsp_StoreLoadPro+0x23c>
			{
				Flash_Dsp_Timer = T_NOW;
 800c8c6:	4b27      	ldr	r3, [pc, #156]	; (800c964 <Dsp_StoreLoadPro+0x24c>)
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	801a      	strh	r2, [r3, #0]
				App_Dsp.DSP_Updata_State = Store_Mode_Name;
 800c8cc:	4b26      	ldr	r3, [pc, #152]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c8ce:	2206      	movs	r2, #6
 800c8d0:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///刷锟斤拷
 800c8d4:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800c8d8:	210a      	movs	r1, #10
 800c8da:	2003      	movs	r0, #3
 800c8dc:	f001 fd50 	bl	800e380 <PostMessage>
			}
			break;
 800c8e0:	e038      	b.n	800c954 <Dsp_StoreLoadPro+0x23c>
		case Load_Mode_Name:
			if(Flash_Dsp_Timer > T3S_8)///
 800c8e2:	4b20      	ldr	r3, [pc, #128]	; (800c964 <Dsp_StoreLoadPro+0x24c>)
 800c8e4:	881b      	ldrh	r3, [r3, #0]
 800c8e6:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800c8ea:	d307      	bcc.n	800c8fc <Dsp_StoreLoadPro+0x1e4>
			{
				Flash_RD_State_Clear();
 800c8ec:	f000 fbb2 	bl	800d054 <Flash_RD_State_Clear>
				DspModeNameInit();
 800c8f0:	f7fc fcfc 	bl	80092ec <DspModeNameInit>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c8f4:	4b1c      	ldr	r3, [pc, #112]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			if(Dsp_Load_Mode_Name())
 800c8fc:	f7ff fee8 	bl	800c6d0 <Dsp_Load_Mode_Name>
 800c900:	4603      	mov	r3, r0
 800c902:	2b00      	cmp	r3, #0
 800c904:	d028      	beq.n	800c958 <Dsp_StoreLoadPro+0x240>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c906:	4b18      	ldr	r3, [pc, #96]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c908:	2200      	movs	r2, #0
 800c90a:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			break;
 800c90e:	e023      	b.n	800c958 <Dsp_StoreLoadPro+0x240>
		case Store_Mode_Name:
			if(Flash_Dsp_Timer > T3S_8)///
 800c910:	4b14      	ldr	r3, [pc, #80]	; (800c964 <Dsp_StoreLoadPro+0x24c>)
 800c912:	881b      	ldrh	r3, [r3, #0]
 800c914:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 800c918:	d305      	bcc.n	800c926 <Dsp_StoreLoadPro+0x20e>
			{
				Flash_WR_State_Clear();
 800c91a:	f000 f8cb 	bl	800cab4 <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c91e:	4b12      	ldr	r3, [pc, #72]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c920:	2200      	movs	r2, #0
 800c922:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			if(Dsp_Store_Mode_Name())
 800c926:	f7ff fee5 	bl	800c6f4 <Dsp_Store_Mode_Name>
 800c92a:	4603      	mov	r3, r0
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d015      	beq.n	800c95c <Dsp_StoreLoadPro+0x244>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 800c930:	4b0d      	ldr	r3, [pc, #52]	; (800c968 <Dsp_StoreLoadPro+0x250>)
 800c932:	2200      	movs	r2, #0
 800c934:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800c938:	2200      	movs	r2, #0
 800c93a:	210a      	movs	r1, #10
 800c93c:	2003      	movs	r0, #3
 800c93e:	f001 fd1f 	bl	800e380 <PostMessage>
			}		
			break;
 800c942:	e00b      	b.n	800c95c <Dsp_StoreLoadPro+0x244>
		default:break;
 800c944:	bf00      	nop
 800c946:	e00a      	b.n	800c95e <Dsp_StoreLoadPro+0x246>
			break;
 800c948:	bf00      	nop
 800c94a:	e008      	b.n	800c95e <Dsp_StoreLoadPro+0x246>
			break;
 800c94c:	bf00      	nop
 800c94e:	e006      	b.n	800c95e <Dsp_StoreLoadPro+0x246>
			break;
 800c950:	bf00      	nop
 800c952:	e004      	b.n	800c95e <Dsp_StoreLoadPro+0x246>
			break;
 800c954:	bf00      	nop
 800c956:	e002      	b.n	800c95e <Dsp_StoreLoadPro+0x246>
			break;
 800c958:	bf00      	nop
 800c95a:	e000      	b.n	800c95e <Dsp_StoreLoadPro+0x246>
			break;
 800c95c:	bf00      	nop
	}
}
 800c95e:	bf00      	nop
 800c960:	bd80      	pop	{r7, pc}
 800c962:	bf00      	nop
 800c964:	20002884 	.word	0x20002884
 800c968:	20002c34 	.word	0x20002c34
 800c96c:	20002880 	.word	0x20002880

0800c970 <Eprom_IO_Init>:
#define FLASH_REMS2      0xEF
#define FLASH_REMS4      0xDF
#define FLASH_REMS4D     0xCF
///=============================================
void Eprom_IO_Init(void)
{
 800c970:	b480      	push	{r7}
 800c972:	af00      	add	r7, sp, #0
	//GPIO_PinInit(SPI_EEPROM_CS, GPIO_PinOutput);
	EEPROM_CS_HIGH();
}
 800c974:	bf00      	nop
 800c976:	46bd      	mov	sp, r7
 800c978:	bc80      	pop	{r7}
 800c97a:	4770      	bx	lr

0800c97c <Eprom_WR_Order>:
///=====================================
void Eprom_WR_Order(SCH_U8 Ctl)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b082      	sub	sp, #8
 800c980:	af00      	add	r7, sp, #0
 800c982:	4603      	mov	r3, r0
 800c984:	71fb      	strb	r3, [r7, #7]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800c986:	79fb      	ldrb	r3, [r7, #7]
 800c988:	4619      	mov	r1, r3
 800c98a:	2000      	movs	r0, #0
 800c98c:	f001 fb98 	bl	800e0c0 <SPI_RW>
	EEPROM_CS_HIGH();
}
 800c990:	bf00      	nop
 800c992:	3708      	adds	r7, #8
 800c994:	46bd      	mov	sp, r7
 800c996:	bd80      	pop	{r7, pc}

0800c998 <Eprom_WR_Command>:
void Eprom_WR_Command(SCH_U8 Ctl, SCH_U32 addr)
{
 800c998:	b580      	push	{r7, lr}
 800c99a:	b082      	sub	sp, #8
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	4603      	mov	r3, r0
 800c9a0:	6039      	str	r1, [r7, #0]
 800c9a2:	71fb      	strb	r3, [r7, #7]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800c9a4:	79fb      	ldrb	r3, [r7, #7]
 800c9a6:	4619      	mov	r1, r3
 800c9a8:	2000      	movs	r0, #0
 800c9aa:	f001 fb89 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 800c9ae:	683b      	ldr	r3, [r7, #0]
 800c9b0:	0c1b      	lsrs	r3, r3, #16
 800c9b2:	b2db      	uxtb	r3, r3
 800c9b4:	4619      	mov	r1, r3
 800c9b6:	2000      	movs	r0, #0
 800c9b8:	f001 fb82 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	0a1b      	lsrs	r3, r3, #8
 800c9c0:	b2db      	uxtb	r3, r3
 800c9c2:	4619      	mov	r1, r3
 800c9c4:	2000      	movs	r0, #0
 800c9c6:	f001 fb7b 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	b2db      	uxtb	r3, r3
 800c9ce:	4619      	mov	r1, r3
 800c9d0:	2000      	movs	r0, #0
 800c9d2:	f001 fb75 	bl	800e0c0 <SPI_RW>
	EEPROM_CS_HIGH();
}
 800c9d6:	bf00      	nop
 800c9d8:	3708      	adds	r7, #8
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}

0800c9de <Eprom_WR_Data>:
		SPI_RW(Spi_FLASH,Data);
	}
	EEPROM_CS_HIGH();
}
void Eprom_WR_Data(SCH_U8 Ctl, SCH_U32 addr, SCH_U8 *pData,SCH_U16 length)
{
 800c9de:	b580      	push	{r7, lr}
 800c9e0:	b084      	sub	sp, #16
 800c9e2:	af00      	add	r7, sp, #0
 800c9e4:	60b9      	str	r1, [r7, #8]
 800c9e6:	607a      	str	r2, [r7, #4]
 800c9e8:	461a      	mov	r2, r3
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	73fb      	strb	r3, [r7, #15]
 800c9ee:	4613      	mov	r3, r2
 800c9f0:	81bb      	strh	r3, [r7, #12]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800c9f2:	7bfb      	ldrb	r3, [r7, #15]
 800c9f4:	4619      	mov	r1, r3
 800c9f6:	2000      	movs	r0, #0
 800c9f8:	f001 fb62 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	0c1b      	lsrs	r3, r3, #16
 800ca00:	b2db      	uxtb	r3, r3
 800ca02:	4619      	mov	r1, r3
 800ca04:	2000      	movs	r0, #0
 800ca06:	f001 fb5b 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 800ca0a:	68bb      	ldr	r3, [r7, #8]
 800ca0c:	0a1b      	lsrs	r3, r3, #8
 800ca0e:	b2db      	uxtb	r3, r3
 800ca10:	4619      	mov	r1, r3
 800ca12:	2000      	movs	r0, #0
 800ca14:	f001 fb54 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 800ca18:	68bb      	ldr	r3, [r7, #8]
 800ca1a:	b2db      	uxtb	r3, r3
 800ca1c:	4619      	mov	r1, r3
 800ca1e:	2000      	movs	r0, #0
 800ca20:	f001 fb4e 	bl	800e0c0 <SPI_RW>
	while(length--)
 800ca24:	e007      	b.n	800ca36 <Eprom_WR_Data+0x58>
	{
		SPI_RW(Spi_FLASH,*pData++);
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	1c5a      	adds	r2, r3, #1
 800ca2a:	607a      	str	r2, [r7, #4]
 800ca2c:	781b      	ldrb	r3, [r3, #0]
 800ca2e:	4619      	mov	r1, r3
 800ca30:	2000      	movs	r0, #0
 800ca32:	f001 fb45 	bl	800e0c0 <SPI_RW>
	while(length--)
 800ca36:	89bb      	ldrh	r3, [r7, #12]
 800ca38:	1e5a      	subs	r2, r3, #1
 800ca3a:	81ba      	strh	r2, [r7, #12]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d1f2      	bne.n	800ca26 <Eprom_WR_Data+0x48>
	}
	EEPROM_CS_HIGH();
}
 800ca40:	bf00      	nop
 800ca42:	3710      	adds	r7, #16
 800ca44:	46bd      	mov	sp, r7
 800ca46:	bd80      	pop	{r7, pc}

0800ca48 <Eprom_RD_Data>:
void Eprom_RD_Data(SCH_U8 Ctl, SCH_U32 addr, SCH_U8 *pData,SCH_U16 length)
{
 800ca48:	b590      	push	{r4, r7, lr}
 800ca4a:	b085      	sub	sp, #20
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	60b9      	str	r1, [r7, #8]
 800ca50:	607a      	str	r2, [r7, #4]
 800ca52:	461a      	mov	r2, r3
 800ca54:	4603      	mov	r3, r0
 800ca56:	73fb      	strb	r3, [r7, #15]
 800ca58:	4613      	mov	r3, r2
 800ca5a:	81bb      	strh	r3, [r7, #12]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 800ca5c:	7bfb      	ldrb	r3, [r7, #15]
 800ca5e:	4619      	mov	r1, r3
 800ca60:	2000      	movs	r0, #0
 800ca62:	f001 fb2d 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 800ca66:	68bb      	ldr	r3, [r7, #8]
 800ca68:	0c1b      	lsrs	r3, r3, #16
 800ca6a:	b2db      	uxtb	r3, r3
 800ca6c:	4619      	mov	r1, r3
 800ca6e:	2000      	movs	r0, #0
 800ca70:	f001 fb26 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 800ca74:	68bb      	ldr	r3, [r7, #8]
 800ca76:	0a1b      	lsrs	r3, r3, #8
 800ca78:	b2db      	uxtb	r3, r3
 800ca7a:	4619      	mov	r1, r3
 800ca7c:	2000      	movs	r0, #0
 800ca7e:	f001 fb1f 	bl	800e0c0 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	b2db      	uxtb	r3, r3
 800ca86:	4619      	mov	r1, r3
 800ca88:	2000      	movs	r0, #0
 800ca8a:	f001 fb19 	bl	800e0c0 <SPI_RW>
	while(length--)
 800ca8e:	e008      	b.n	800caa2 <Eprom_RD_Data+0x5a>
	{
		*pData++ = SPI_RW(Spi_FLASH,0xFF);
 800ca90:	687c      	ldr	r4, [r7, #4]
 800ca92:	1c63      	adds	r3, r4, #1
 800ca94:	607b      	str	r3, [r7, #4]
 800ca96:	21ff      	movs	r1, #255	; 0xff
 800ca98:	2000      	movs	r0, #0
 800ca9a:	f001 fb11 	bl	800e0c0 <SPI_RW>
 800ca9e:	4603      	mov	r3, r0
 800caa0:	7023      	strb	r3, [r4, #0]
	while(length--)
 800caa2:	89bb      	ldrh	r3, [r7, #12]
 800caa4:	1e5a      	subs	r2, r3, #1
 800caa6:	81ba      	strh	r2, [r7, #12]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d1f1      	bne.n	800ca90 <Eprom_RD_Data+0x48>
	}
	EEPROM_CS_HIGH();
}
 800caac:	bf00      	nop
 800caae:	3714      	adds	r7, #20
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bd90      	pop	{r4, r7, pc}

0800cab4 <Flash_WR_State_Clear>:
///=======================================================================Flash_Dsp_WR/RD/CP===========
void Flash_WR_State_Clear(void)
{
 800cab4:	b480      	push	{r7}
 800cab6:	af00      	add	r7, sp, #0
	WR_STATE = 0;
 800cab8:	4b03      	ldr	r3, [pc, #12]	; (800cac8 <Flash_WR_State_Clear+0x14>)
 800caba:	2200      	movs	r2, #0
 800cabc:	709a      	strb	r2, [r3, #2]
}
 800cabe:	bf00      	nop
 800cac0:	46bd      	mov	sp, r7
 800cac2:	bc80      	pop	{r7}
 800cac4:	4770      	bx	lr
 800cac6:	bf00      	nop
 800cac8:	20002888 	.word	0x20002888

0800cacc <Flash_Dsp_WR>:
SCH_BOOL Flash_Dsp_WR(SCH_U8 Num, void *data, SCH_U16 Cnt)
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b086      	sub	sp, #24
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	4603      	mov	r3, r0
 800cad4:	6039      	str	r1, [r7, #0]
 800cad6:	71fb      	strb	r3, [r7, #7]
 800cad8:	4613      	mov	r3, r2
 800cada:	80bb      	strh	r3, [r7, #4]
	static SCH_U8 Flash_Dsp_Timer = 0;
	SCH_U8 *u8data = (SCH_U8 *)data;
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	617b      	str	r3, [r7, #20]
	SCH_U16 Tx_Cnt,index;
	SCH_U32 addr;
	if(Flash_Dsp_Timer)
 800cae0:	4b1e      	ldr	r3, [pc, #120]	; (800cb5c <Flash_Dsp_WR+0x90>)
 800cae2:	781b      	ldrb	r3, [r3, #0]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d005      	beq.n	800caf4 <Flash_Dsp_WR+0x28>
		Flash_Dsp_Timer--;
 800cae8:	4b1c      	ldr	r3, [pc, #112]	; (800cb5c <Flash_Dsp_WR+0x90>)
 800caea:	781b      	ldrb	r3, [r3, #0]
 800caec:	3b01      	subs	r3, #1
 800caee:	b2da      	uxtb	r2, r3
 800caf0:	4b1a      	ldr	r3, [pc, #104]	; (800cb5c <Flash_Dsp_WR+0x90>)
 800caf2:	701a      	strb	r2, [r3, #0]
	if(Flash_Dsp_Timer)
 800caf4:	4b19      	ldr	r3, [pc, #100]	; (800cb5c <Flash_Dsp_WR+0x90>)
 800caf6:	781b      	ldrb	r3, [r3, #0]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d001      	beq.n	800cb00 <Flash_Dsp_WR+0x34>
		return FALSE;
 800cafc:	2300      	movs	r3, #0
 800cafe:	e2a0      	b.n	800d042 <Flash_Dsp_WR+0x576>
	if(WR_STATE/2)
 800cb00:	4b17      	ldr	r3, [pc, #92]	; (800cb60 <Flash_Dsp_WR+0x94>)
 800cb02:	789b      	ldrb	r3, [r3, #2]
 800cb04:	2b01      	cmp	r3, #1
 800cb06:	d92d      	bls.n	800cb64 <Flash_Dsp_WR+0x98>
	{
		addr = Num*FLASH_SPI_SECTOR_SIZE + (WR_STATE/2-1)*256;
 800cb08:	79fb      	ldrb	r3, [r7, #7]
 800cb0a:	011a      	lsls	r2, r3, #4
 800cb0c:	4b14      	ldr	r3, [pc, #80]	; (800cb60 <Flash_Dsp_WR+0x94>)
 800cb0e:	789b      	ldrb	r3, [r3, #2]
 800cb10:	085b      	lsrs	r3, r3, #1
 800cb12:	b2db      	uxtb	r3, r3
 800cb14:	3b01      	subs	r3, #1
 800cb16:	4413      	add	r3, r2
 800cb18:	021b      	lsls	r3, r3, #8
 800cb1a:	60fb      	str	r3, [r7, #12]
		u8data = u8data + (WR_STATE/2-1)*256;
 800cb1c:	4b10      	ldr	r3, [pc, #64]	; (800cb60 <Flash_Dsp_WR+0x94>)
 800cb1e:	789b      	ldrb	r3, [r3, #2]
 800cb20:	085b      	lsrs	r3, r3, #1
 800cb22:	b2db      	uxtb	r3, r3
 800cb24:	3b01      	subs	r3, #1
 800cb26:	021b      	lsls	r3, r3, #8
 800cb28:	461a      	mov	r2, r3
 800cb2a:	697b      	ldr	r3, [r7, #20]
 800cb2c:	4413      	add	r3, r2
 800cb2e:	617b      	str	r3, [r7, #20]
		Tx_Cnt = (WR_STATE/2 < (Cnt+255)/256)?256:(Cnt%256);
 800cb30:	4b0b      	ldr	r3, [pc, #44]	; (800cb60 <Flash_Dsp_WR+0x94>)
 800cb32:	789b      	ldrb	r3, [r3, #2]
 800cb34:	085b      	lsrs	r3, r3, #1
 800cb36:	b2db      	uxtb	r3, r3
 800cb38:	461a      	mov	r2, r3
 800cb3a:	88bb      	ldrh	r3, [r7, #4]
 800cb3c:	33ff      	adds	r3, #255	; 0xff
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	da00      	bge.n	800cb44 <Flash_Dsp_WR+0x78>
 800cb42:	33ff      	adds	r3, #255	; 0xff
 800cb44:	121b      	asrs	r3, r3, #8
 800cb46:	429a      	cmp	r2, r3
 800cb48:	db03      	blt.n	800cb52 <Flash_Dsp_WR+0x86>
 800cb4a:	88bb      	ldrh	r3, [r7, #4]
 800cb4c:	b2db      	uxtb	r3, r3
 800cb4e:	b29b      	uxth	r3, r3
 800cb50:	e001      	b.n	800cb56 <Flash_Dsp_WR+0x8a>
 800cb52:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cb56:	827b      	strh	r3, [r7, #18]
 800cb58:	e007      	b.n	800cb6a <Flash_Dsp_WR+0x9e>
 800cb5a:	bf00      	nop
 800cb5c:	2000288c 	.word	0x2000288c
 800cb60:	20002888 	.word	0x20002888
	}
	else
	{
		addr = Num*FLASH_SPI_SECTOR_SIZE;
 800cb64:	79fb      	ldrb	r3, [r7, #7]
 800cb66:	031b      	lsls	r3, r3, #12
 800cb68:	60fb      	str	r3, [r7, #12]
	}
	switch(WR_STATE)
 800cb6a:	4b01      	ldr	r3, [pc, #4]	; (800cb70 <Flash_Dsp_WR+0xa4>)
 800cb6c:	789b      	ldrb	r3, [r3, #2]
 800cb6e:	e001      	b.n	800cb74 <Flash_Dsp_WR+0xa8>
 800cb70:	20002888 	.word	0x20002888
 800cb74:	2bff      	cmp	r3, #255	; 0xff
 800cb76:	f200 8262 	bhi.w	800d03e <Flash_Dsp_WR+0x572>
 800cb7a:	a201      	add	r2, pc, #4	; (adr r2, 800cb80 <Flash_Dsp_WR+0xb4>)
 800cb7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb80:	0800cf81 	.word	0x0800cf81
 800cb84:	0800cfc9 	.word	0x0800cfc9
 800cb88:	0800cfdf 	.word	0x0800cfdf
 800cb8c:	0800cff3 	.word	0x0800cff3
 800cb90:	0800cfdf 	.word	0x0800cfdf
 800cb94:	0800cff3 	.word	0x0800cff3
 800cb98:	0800cfdf 	.word	0x0800cfdf
 800cb9c:	0800cff3 	.word	0x0800cff3
 800cba0:	0800cfdf 	.word	0x0800cfdf
 800cba4:	0800cff3 	.word	0x0800cff3
 800cba8:	0800cfdf 	.word	0x0800cfdf
 800cbac:	0800cff3 	.word	0x0800cff3
 800cbb0:	0800cfdf 	.word	0x0800cfdf
 800cbb4:	0800cff3 	.word	0x0800cff3
 800cbb8:	0800cfdf 	.word	0x0800cfdf
 800cbbc:	0800cff3 	.word	0x0800cff3
 800cbc0:	0800cfdf 	.word	0x0800cfdf
 800cbc4:	0800cff3 	.word	0x0800cff3
 800cbc8:	0800cfdf 	.word	0x0800cfdf
 800cbcc:	0800cff3 	.word	0x0800cff3
 800cbd0:	0800cfdf 	.word	0x0800cfdf
 800cbd4:	0800cff3 	.word	0x0800cff3
 800cbd8:	0800cfdf 	.word	0x0800cfdf
 800cbdc:	0800cff3 	.word	0x0800cff3
 800cbe0:	0800cfdf 	.word	0x0800cfdf
 800cbe4:	0800cff3 	.word	0x0800cff3
 800cbe8:	0800cfdf 	.word	0x0800cfdf
 800cbec:	0800cff3 	.word	0x0800cff3
 800cbf0:	0800cfdf 	.word	0x0800cfdf
 800cbf4:	0800cff3 	.word	0x0800cff3
 800cbf8:	0800cfdf 	.word	0x0800cfdf
 800cbfc:	0800cff3 	.word	0x0800cff3
 800cc00:	0800cfdf 	.word	0x0800cfdf
 800cc04:	0800cff3 	.word	0x0800cff3
 800cc08:	0800d03f 	.word	0x0800d03f
 800cc0c:	0800d03f 	.word	0x0800d03f
 800cc10:	0800d03f 	.word	0x0800d03f
 800cc14:	0800d03f 	.word	0x0800d03f
 800cc18:	0800d03f 	.word	0x0800d03f
 800cc1c:	0800d03f 	.word	0x0800d03f
 800cc20:	0800d03f 	.word	0x0800d03f
 800cc24:	0800d03f 	.word	0x0800d03f
 800cc28:	0800d03f 	.word	0x0800d03f
 800cc2c:	0800d03f 	.word	0x0800d03f
 800cc30:	0800d03f 	.word	0x0800d03f
 800cc34:	0800d03f 	.word	0x0800d03f
 800cc38:	0800d03f 	.word	0x0800d03f
 800cc3c:	0800d03f 	.word	0x0800d03f
 800cc40:	0800d03f 	.word	0x0800d03f
 800cc44:	0800d03f 	.word	0x0800d03f
 800cc48:	0800d03f 	.word	0x0800d03f
 800cc4c:	0800d03f 	.word	0x0800d03f
 800cc50:	0800d03f 	.word	0x0800d03f
 800cc54:	0800d03f 	.word	0x0800d03f
 800cc58:	0800d03f 	.word	0x0800d03f
 800cc5c:	0800d03f 	.word	0x0800d03f
 800cc60:	0800d03f 	.word	0x0800d03f
 800cc64:	0800d03f 	.word	0x0800d03f
 800cc68:	0800d03f 	.word	0x0800d03f
 800cc6c:	0800d03f 	.word	0x0800d03f
 800cc70:	0800d03f 	.word	0x0800d03f
 800cc74:	0800d03f 	.word	0x0800d03f
 800cc78:	0800d03f 	.word	0x0800d03f
 800cc7c:	0800d03f 	.word	0x0800d03f
 800cc80:	0800d03f 	.word	0x0800d03f
 800cc84:	0800d03f 	.word	0x0800d03f
 800cc88:	0800d03f 	.word	0x0800d03f
 800cc8c:	0800d03f 	.word	0x0800d03f
 800cc90:	0800d03f 	.word	0x0800d03f
 800cc94:	0800d03f 	.word	0x0800d03f
 800cc98:	0800d03f 	.word	0x0800d03f
 800cc9c:	0800d03f 	.word	0x0800d03f
 800cca0:	0800d03f 	.word	0x0800d03f
 800cca4:	0800d03f 	.word	0x0800d03f
 800cca8:	0800d03f 	.word	0x0800d03f
 800ccac:	0800d03f 	.word	0x0800d03f
 800ccb0:	0800d03f 	.word	0x0800d03f
 800ccb4:	0800d03f 	.word	0x0800d03f
 800ccb8:	0800d03f 	.word	0x0800d03f
 800ccbc:	0800d03f 	.word	0x0800d03f
 800ccc0:	0800d03f 	.word	0x0800d03f
 800ccc4:	0800d03f 	.word	0x0800d03f
 800ccc8:	0800d03f 	.word	0x0800d03f
 800cccc:	0800d03f 	.word	0x0800d03f
 800ccd0:	0800d03f 	.word	0x0800d03f
 800ccd4:	0800d03f 	.word	0x0800d03f
 800ccd8:	0800d03f 	.word	0x0800d03f
 800ccdc:	0800d03f 	.word	0x0800d03f
 800cce0:	0800d03f 	.word	0x0800d03f
 800cce4:	0800d03f 	.word	0x0800d03f
 800cce8:	0800d03f 	.word	0x0800d03f
 800ccec:	0800d03f 	.word	0x0800d03f
 800ccf0:	0800d03f 	.word	0x0800d03f
 800ccf4:	0800d03f 	.word	0x0800d03f
 800ccf8:	0800d03f 	.word	0x0800d03f
 800ccfc:	0800d03f 	.word	0x0800d03f
 800cd00:	0800d03f 	.word	0x0800d03f
 800cd04:	0800d03f 	.word	0x0800d03f
 800cd08:	0800d03f 	.word	0x0800d03f
 800cd0c:	0800d03f 	.word	0x0800d03f
 800cd10:	0800d03f 	.word	0x0800d03f
 800cd14:	0800d03f 	.word	0x0800d03f
 800cd18:	0800d03f 	.word	0x0800d03f
 800cd1c:	0800d03f 	.word	0x0800d03f
 800cd20:	0800d03f 	.word	0x0800d03f
 800cd24:	0800d03f 	.word	0x0800d03f
 800cd28:	0800d03f 	.word	0x0800d03f
 800cd2c:	0800d03f 	.word	0x0800d03f
 800cd30:	0800d03f 	.word	0x0800d03f
 800cd34:	0800d03f 	.word	0x0800d03f
 800cd38:	0800d03f 	.word	0x0800d03f
 800cd3c:	0800d03f 	.word	0x0800d03f
 800cd40:	0800d03f 	.word	0x0800d03f
 800cd44:	0800d03f 	.word	0x0800d03f
 800cd48:	0800d03f 	.word	0x0800d03f
 800cd4c:	0800d03f 	.word	0x0800d03f
 800cd50:	0800d03f 	.word	0x0800d03f
 800cd54:	0800d03f 	.word	0x0800d03f
 800cd58:	0800d03f 	.word	0x0800d03f
 800cd5c:	0800d03f 	.word	0x0800d03f
 800cd60:	0800d03f 	.word	0x0800d03f
 800cd64:	0800d03f 	.word	0x0800d03f
 800cd68:	0800d03f 	.word	0x0800d03f
 800cd6c:	0800d03f 	.word	0x0800d03f
 800cd70:	0800d03f 	.word	0x0800d03f
 800cd74:	0800d03f 	.word	0x0800d03f
 800cd78:	0800d03f 	.word	0x0800d03f
 800cd7c:	0800d03f 	.word	0x0800d03f
 800cd80:	0800d03f 	.word	0x0800d03f
 800cd84:	0800d03f 	.word	0x0800d03f
 800cd88:	0800d03f 	.word	0x0800d03f
 800cd8c:	0800d03f 	.word	0x0800d03f
 800cd90:	0800d03f 	.word	0x0800d03f
 800cd94:	0800d03f 	.word	0x0800d03f
 800cd98:	0800d03f 	.word	0x0800d03f
 800cd9c:	0800d03f 	.word	0x0800d03f
 800cda0:	0800d03f 	.word	0x0800d03f
 800cda4:	0800d03f 	.word	0x0800d03f
 800cda8:	0800d03f 	.word	0x0800d03f
 800cdac:	0800d03f 	.word	0x0800d03f
 800cdb0:	0800d03f 	.word	0x0800d03f
 800cdb4:	0800d03f 	.word	0x0800d03f
 800cdb8:	0800d03f 	.word	0x0800d03f
 800cdbc:	0800d03f 	.word	0x0800d03f
 800cdc0:	0800d03f 	.word	0x0800d03f
 800cdc4:	0800d03f 	.word	0x0800d03f
 800cdc8:	0800d03f 	.word	0x0800d03f
 800cdcc:	0800d03f 	.word	0x0800d03f
 800cdd0:	0800d03f 	.word	0x0800d03f
 800cdd4:	0800d03f 	.word	0x0800d03f
 800cdd8:	0800d03f 	.word	0x0800d03f
 800cddc:	0800d03f 	.word	0x0800d03f
 800cde0:	0800d03f 	.word	0x0800d03f
 800cde4:	0800d03f 	.word	0x0800d03f
 800cde8:	0800d03f 	.word	0x0800d03f
 800cdec:	0800d03f 	.word	0x0800d03f
 800cdf0:	0800d03f 	.word	0x0800d03f
 800cdf4:	0800d03f 	.word	0x0800d03f
 800cdf8:	0800d03f 	.word	0x0800d03f
 800cdfc:	0800d03f 	.word	0x0800d03f
 800ce00:	0800d03f 	.word	0x0800d03f
 800ce04:	0800d03f 	.word	0x0800d03f
 800ce08:	0800d03f 	.word	0x0800d03f
 800ce0c:	0800d03f 	.word	0x0800d03f
 800ce10:	0800d03f 	.word	0x0800d03f
 800ce14:	0800d03f 	.word	0x0800d03f
 800ce18:	0800d03f 	.word	0x0800d03f
 800ce1c:	0800d03f 	.word	0x0800d03f
 800ce20:	0800d03f 	.word	0x0800d03f
 800ce24:	0800d03f 	.word	0x0800d03f
 800ce28:	0800d03f 	.word	0x0800d03f
 800ce2c:	0800d03f 	.word	0x0800d03f
 800ce30:	0800d03f 	.word	0x0800d03f
 800ce34:	0800d03f 	.word	0x0800d03f
 800ce38:	0800d03f 	.word	0x0800d03f
 800ce3c:	0800d03f 	.word	0x0800d03f
 800ce40:	0800d03f 	.word	0x0800d03f
 800ce44:	0800d03f 	.word	0x0800d03f
 800ce48:	0800d03f 	.word	0x0800d03f
 800ce4c:	0800d03f 	.word	0x0800d03f
 800ce50:	0800d03f 	.word	0x0800d03f
 800ce54:	0800d03f 	.word	0x0800d03f
 800ce58:	0800d03f 	.word	0x0800d03f
 800ce5c:	0800d03f 	.word	0x0800d03f
 800ce60:	0800d03f 	.word	0x0800d03f
 800ce64:	0800d03f 	.word	0x0800d03f
 800ce68:	0800d03f 	.word	0x0800d03f
 800ce6c:	0800d03f 	.word	0x0800d03f
 800ce70:	0800d03f 	.word	0x0800d03f
 800ce74:	0800d03f 	.word	0x0800d03f
 800ce78:	0800d03f 	.word	0x0800d03f
 800ce7c:	0800d03f 	.word	0x0800d03f
 800ce80:	0800d03f 	.word	0x0800d03f
 800ce84:	0800d03f 	.word	0x0800d03f
 800ce88:	0800d03f 	.word	0x0800d03f
 800ce8c:	0800d03f 	.word	0x0800d03f
 800ce90:	0800d03f 	.word	0x0800d03f
 800ce94:	0800d03f 	.word	0x0800d03f
 800ce98:	0800d03f 	.word	0x0800d03f
 800ce9c:	0800d03f 	.word	0x0800d03f
 800cea0:	0800d03f 	.word	0x0800d03f
 800cea4:	0800d03f 	.word	0x0800d03f
 800cea8:	0800d03f 	.word	0x0800d03f
 800ceac:	0800d03f 	.word	0x0800d03f
 800ceb0:	0800d03f 	.word	0x0800d03f
 800ceb4:	0800d03f 	.word	0x0800d03f
 800ceb8:	0800d03f 	.word	0x0800d03f
 800cebc:	0800d03f 	.word	0x0800d03f
 800cec0:	0800d03f 	.word	0x0800d03f
 800cec4:	0800d03f 	.word	0x0800d03f
 800cec8:	0800d03f 	.word	0x0800d03f
 800cecc:	0800d03f 	.word	0x0800d03f
 800ced0:	0800d03f 	.word	0x0800d03f
 800ced4:	0800d03f 	.word	0x0800d03f
 800ced8:	0800d03f 	.word	0x0800d03f
 800cedc:	0800d03f 	.word	0x0800d03f
 800cee0:	0800d03f 	.word	0x0800d03f
 800cee4:	0800d03f 	.word	0x0800d03f
 800cee8:	0800d03f 	.word	0x0800d03f
 800ceec:	0800d03f 	.word	0x0800d03f
 800cef0:	0800d03f 	.word	0x0800d03f
 800cef4:	0800d03f 	.word	0x0800d03f
 800cef8:	0800d03f 	.word	0x0800d03f
 800cefc:	0800d03f 	.word	0x0800d03f
 800cf00:	0800d03f 	.word	0x0800d03f
 800cf04:	0800d03f 	.word	0x0800d03f
 800cf08:	0800d03f 	.word	0x0800d03f
 800cf0c:	0800d03f 	.word	0x0800d03f
 800cf10:	0800d03f 	.word	0x0800d03f
 800cf14:	0800d03f 	.word	0x0800d03f
 800cf18:	0800d03f 	.word	0x0800d03f
 800cf1c:	0800d03f 	.word	0x0800d03f
 800cf20:	0800d03f 	.word	0x0800d03f
 800cf24:	0800d03f 	.word	0x0800d03f
 800cf28:	0800d03f 	.word	0x0800d03f
 800cf2c:	0800d03f 	.word	0x0800d03f
 800cf30:	0800d03f 	.word	0x0800d03f
 800cf34:	0800d03f 	.word	0x0800d03f
 800cf38:	0800d03f 	.word	0x0800d03f
 800cf3c:	0800d03f 	.word	0x0800d03f
 800cf40:	0800d03f 	.word	0x0800d03f
 800cf44:	0800d03f 	.word	0x0800d03f
 800cf48:	0800d03f 	.word	0x0800d03f
 800cf4c:	0800d03f 	.word	0x0800d03f
 800cf50:	0800d03f 	.word	0x0800d03f
 800cf54:	0800d03f 	.word	0x0800d03f
 800cf58:	0800d03f 	.word	0x0800d03f
 800cf5c:	0800d03f 	.word	0x0800d03f
 800cf60:	0800d03f 	.word	0x0800d03f
 800cf64:	0800d03f 	.word	0x0800d03f
 800cf68:	0800d03f 	.word	0x0800d03f
 800cf6c:	0800d03f 	.word	0x0800d03f
 800cf70:	0800d03f 	.word	0x0800d03f
 800cf74:	0800d03f 	.word	0x0800d03f
 800cf78:	0800d03f 	.word	0x0800d03f
 800cf7c:	0800d035 	.word	0x0800d035
	{
		case 0:
			{
				SCH_U32 *CheckSum = (SCH_U32 *)data;
 800cf80:	683b      	ldr	r3, [r7, #0]
 800cf82:	60bb      	str	r3, [r7, #8]
				*CheckSum = 0x00000000;
 800cf84:	68bb      	ldr	r3, [r7, #8]
 800cf86:	2200      	movs	r2, #0
 800cf88:	601a      	str	r2, [r3, #0]
				u8data = u8data+4;
 800cf8a:	697b      	ldr	r3, [r7, #20]
 800cf8c:	3304      	adds	r3, #4
 800cf8e:	617b      	str	r3, [r7, #20]
				for(index=0;index<(Cnt-4);index++)
 800cf90:	2300      	movs	r3, #0
 800cf92:	823b      	strh	r3, [r7, #16]
 800cf94:	e00c      	b.n	800cfb0 <Flash_Dsp_WR+0x4e4>
				{
					*CheckSum += *u8data;
 800cf96:	68bb      	ldr	r3, [r7, #8]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	697a      	ldr	r2, [r7, #20]
 800cf9c:	7812      	ldrb	r2, [r2, #0]
 800cf9e:	441a      	add	r2, r3
 800cfa0:	68bb      	ldr	r3, [r7, #8]
 800cfa2:	601a      	str	r2, [r3, #0]
					u8data++;
 800cfa4:	697b      	ldr	r3, [r7, #20]
 800cfa6:	3301      	adds	r3, #1
 800cfa8:	617b      	str	r3, [r7, #20]
				for(index=0;index<(Cnt-4);index++)
 800cfaa:	8a3b      	ldrh	r3, [r7, #16]
 800cfac:	3301      	adds	r3, #1
 800cfae:	823b      	strh	r3, [r7, #16]
 800cfb0:	8a3a      	ldrh	r2, [r7, #16]
 800cfb2:	88bb      	ldrh	r3, [r7, #4]
 800cfb4:	3b04      	subs	r3, #4
 800cfb6:	429a      	cmp	r2, r3
 800cfb8:	dbed      	blt.n	800cf96 <Flash_Dsp_WR+0x4ca>
				}
				Eprom_WR_Order(FLASH_WREN);
 800cfba:	2006      	movs	r0, #6
 800cfbc:	f7ff fcde 	bl	800c97c <Eprom_WR_Order>
				WR_STATE = 1;
 800cfc0:	4b22      	ldr	r3, [pc, #136]	; (800d04c <Flash_Dsp_WR+0x580>)
 800cfc2:	2201      	movs	r2, #1
 800cfc4:	709a      	strb	r2, [r3, #2]
			}
			break;
 800cfc6:	e03b      	b.n	800d040 <Flash_Dsp_WR+0x574>
		case 1:
			Eprom_WR_Command(FLASH_SE,addr);
 800cfc8:	68f9      	ldr	r1, [r7, #12]
 800cfca:	2020      	movs	r0, #32
 800cfcc:	f7ff fce4 	bl	800c998 <Eprom_WR_Command>
			Flash_Dsp_Timer = T200MS_8;
 800cfd0:	4b1f      	ldr	r3, [pc, #124]	; (800d050 <Flash_Dsp_WR+0x584>)
 800cfd2:	2219      	movs	r2, #25
 800cfd4:	701a      	strb	r2, [r3, #0]
			WR_STATE = 2;
 800cfd6:	4b1d      	ldr	r3, [pc, #116]	; (800d04c <Flash_Dsp_WR+0x580>)
 800cfd8:	2202      	movs	r2, #2
 800cfda:	709a      	strb	r2, [r3, #2]
			break;
 800cfdc:	e030      	b.n	800d040 <Flash_Dsp_WR+0x574>
		case 24:
		case 26:
		case 28:
		case 30:
		case 32:
			Eprom_WR_Order(FLASH_WREN);
 800cfde:	2006      	movs	r0, #6
 800cfe0:	f7ff fccc 	bl	800c97c <Eprom_WR_Order>
			WR_STATE++;
 800cfe4:	4b19      	ldr	r3, [pc, #100]	; (800d04c <Flash_Dsp_WR+0x580>)
 800cfe6:	789b      	ldrb	r3, [r3, #2]
 800cfe8:	3301      	adds	r3, #1
 800cfea:	b2da      	uxtb	r2, r3
 800cfec:	4b17      	ldr	r3, [pc, #92]	; (800d04c <Flash_Dsp_WR+0x580>)
 800cfee:	709a      	strb	r2, [r3, #2]
			break;
 800cff0:	e026      	b.n	800d040 <Flash_Dsp_WR+0x574>
		case 25:
		case 27:
		case 29:
		case 31:
		case 33:
			Eprom_WR_Data(FLASH_PP,addr,u8data,Tx_Cnt);
 800cff2:	8a7b      	ldrh	r3, [r7, #18]
 800cff4:	697a      	ldr	r2, [r7, #20]
 800cff6:	68f9      	ldr	r1, [r7, #12]
 800cff8:	2002      	movs	r0, #2
 800cffa:	f7ff fcf0 	bl	800c9de <Eprom_WR_Data>
			if((WR_STATE/2 == (Cnt+255)/256))
 800cffe:	4b13      	ldr	r3, [pc, #76]	; (800d04c <Flash_Dsp_WR+0x580>)
 800d000:	789b      	ldrb	r3, [r3, #2]
 800d002:	085b      	lsrs	r3, r3, #1
 800d004:	b2db      	uxtb	r3, r3
 800d006:	461a      	mov	r2, r3
 800d008:	88bb      	ldrh	r3, [r7, #4]
 800d00a:	33ff      	adds	r3, #255	; 0xff
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	da00      	bge.n	800d012 <Flash_Dsp_WR+0x546>
 800d010:	33ff      	adds	r3, #255	; 0xff
 800d012:	121b      	asrs	r3, r3, #8
 800d014:	429a      	cmp	r2, r3
 800d016:	d103      	bne.n	800d020 <Flash_Dsp_WR+0x554>
				WR_STATE = 0xFF;
 800d018:	4b0c      	ldr	r3, [pc, #48]	; (800d04c <Flash_Dsp_WR+0x580>)
 800d01a:	22ff      	movs	r2, #255	; 0xff
 800d01c:	709a      	strb	r2, [r3, #2]
 800d01e:	e005      	b.n	800d02c <Flash_Dsp_WR+0x560>
			else
				WR_STATE++;
 800d020:	4b0a      	ldr	r3, [pc, #40]	; (800d04c <Flash_Dsp_WR+0x580>)
 800d022:	789b      	ldrb	r3, [r3, #2]
 800d024:	3301      	adds	r3, #1
 800d026:	b2da      	uxtb	r2, r3
 800d028:	4b08      	ldr	r3, [pc, #32]	; (800d04c <Flash_Dsp_WR+0x580>)
 800d02a:	709a      	strb	r2, [r3, #2]
			Flash_Dsp_Timer = T48MS_8;
 800d02c:	4b08      	ldr	r3, [pc, #32]	; (800d050 <Flash_Dsp_WR+0x584>)
 800d02e:	2206      	movs	r2, #6
 800d030:	701a      	strb	r2, [r3, #0]
			break;
 800d032:	e005      	b.n	800d040 <Flash_Dsp_WR+0x574>
		case 0xFF:
			WR_STATE = 0x00;
 800d034:	4b05      	ldr	r3, [pc, #20]	; (800d04c <Flash_Dsp_WR+0x580>)
 800d036:	2200      	movs	r2, #0
 800d038:	709a      	strb	r2, [r3, #2]
			return TRUE;
 800d03a:	2301      	movs	r3, #1
 800d03c:	e001      	b.n	800d042 <Flash_Dsp_WR+0x576>
		default:break;
 800d03e:	bf00      	nop
	}
	return FALSE;
 800d040:	2300      	movs	r3, #0
}
 800d042:	4618      	mov	r0, r3
 800d044:	3718      	adds	r7, #24
 800d046:	46bd      	mov	sp, r7
 800d048:	bd80      	pop	{r7, pc}
 800d04a:	bf00      	nop
 800d04c:	20002888 	.word	0x20002888
 800d050:	2000288c 	.word	0x2000288c

0800d054 <Flash_RD_State_Clear>:
void Flash_RD_State_Clear(void)
{
 800d054:	b480      	push	{r7}
 800d056:	af00      	add	r7, sp, #0
	RD_STATE = 0;
 800d058:	4b03      	ldr	r3, [pc, #12]	; (800d068 <Flash_RD_State_Clear+0x14>)
 800d05a:	2200      	movs	r2, #0
 800d05c:	705a      	strb	r2, [r3, #1]
}
 800d05e:	bf00      	nop
 800d060:	46bd      	mov	sp, r7
 800d062:	bc80      	pop	{r7}
 800d064:	4770      	bx	lr
 800d066:	bf00      	nop
 800d068:	20002888 	.word	0x20002888

0800d06c <Flash_Dsp_RD>:
SCH_BOOL Flash_Dsp_RD(SCH_U8 Num, void *data, SCH_U16 Cnt)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b088      	sub	sp, #32
 800d070:	af00      	add	r7, sp, #0
 800d072:	4603      	mov	r3, r0
 800d074:	6039      	str	r1, [r7, #0]
 800d076:	71fb      	strb	r3, [r7, #7]
 800d078:	4613      	mov	r3, r2
 800d07a:	80bb      	strh	r3, [r7, #4]
	SCH_U8 *u8data = (SCH_U8 *)data;
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	61fb      	str	r3, [r7, #28]
	SCH_U16 Tx_Cnt,index;
	SCH_U32 addr;
	addr = Num*FLASH_SPI_SECTOR_SIZE + (RD_STATE/2)*256;
 800d080:	79fb      	ldrb	r3, [r7, #7]
 800d082:	011b      	lsls	r3, r3, #4
 800d084:	4a12      	ldr	r2, [pc, #72]	; (800d0d0 <Flash_Dsp_RD+0x64>)
 800d086:	7852      	ldrb	r2, [r2, #1]
 800d088:	0852      	lsrs	r2, r2, #1
 800d08a:	b2d2      	uxtb	r2, r2
 800d08c:	4413      	add	r3, r2
 800d08e:	021b      	lsls	r3, r3, #8
 800d090:	613b      	str	r3, [r7, #16]
	if(RD_STATE!=0xFF)
 800d092:	4b0f      	ldr	r3, [pc, #60]	; (800d0d0 <Flash_Dsp_RD+0x64>)
 800d094:	785b      	ldrb	r3, [r3, #1]
 800d096:	2bff      	cmp	r3, #255	; 0xff
 800d098:	d008      	beq.n	800d0ac <Flash_Dsp_RD+0x40>
		u8data = u8data + (RD_STATE/2)*256;
 800d09a:	4b0d      	ldr	r3, [pc, #52]	; (800d0d0 <Flash_Dsp_RD+0x64>)
 800d09c:	785b      	ldrb	r3, [r3, #1]
 800d09e:	085b      	lsrs	r3, r3, #1
 800d0a0:	b2db      	uxtb	r3, r3
 800d0a2:	021b      	lsls	r3, r3, #8
 800d0a4:	461a      	mov	r2, r3
 800d0a6:	69fb      	ldr	r3, [r7, #28]
 800d0a8:	4413      	add	r3, r2
 800d0aa:	61fb      	str	r3, [r7, #28]
	Tx_Cnt = ((RD_STATE/2+1) < (Cnt+255)/256)?256:(Cnt%256);
 800d0ac:	4b08      	ldr	r3, [pc, #32]	; (800d0d0 <Flash_Dsp_RD+0x64>)
 800d0ae:	785b      	ldrb	r3, [r3, #1]
 800d0b0:	085b      	lsrs	r3, r3, #1
 800d0b2:	b2db      	uxtb	r3, r3
 800d0b4:	1c5a      	adds	r2, r3, #1
 800d0b6:	88bb      	ldrh	r3, [r7, #4]
 800d0b8:	33ff      	adds	r3, #255	; 0xff
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	da00      	bge.n	800d0c0 <Flash_Dsp_RD+0x54>
 800d0be:	33ff      	adds	r3, #255	; 0xff
 800d0c0:	121b      	asrs	r3, r3, #8
 800d0c2:	429a      	cmp	r2, r3
 800d0c4:	db06      	blt.n	800d0d4 <Flash_Dsp_RD+0x68>
 800d0c6:	88bb      	ldrh	r3, [r7, #4]
 800d0c8:	b2db      	uxtb	r3, r3
 800d0ca:	b29b      	uxth	r3, r3
 800d0cc:	e004      	b.n	800d0d8 <Flash_Dsp_RD+0x6c>
 800d0ce:	bf00      	nop
 800d0d0:	20002888 	.word	0x20002888
 800d0d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d0d8:	81fb      	strh	r3, [r7, #14]
	switch(RD_STATE)
 800d0da:	4b01      	ldr	r3, [pc, #4]	; (800d0e0 <Flash_Dsp_RD+0x74>)
 800d0dc:	785b      	ldrb	r3, [r3, #1]
 800d0de:	e001      	b.n	800d0e4 <Flash_Dsp_RD+0x78>
 800d0e0:	20002888 	.word	0x20002888
 800d0e4:	2bff      	cmp	r3, #255	; 0xff
 800d0e6:	f200 8252 	bhi.w	800d58e <Flash_Dsp_RD+0x522>
 800d0ea:	a201      	add	r2, pc, #4	; (adr r2, 800d0f0 <Flash_Dsp_RD+0x84>)
 800d0ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0f0:	0800d4f1 	.word	0x0800d4f1
 800d0f4:	0800d505 	.word	0x0800d505
 800d0f8:	0800d4f1 	.word	0x0800d4f1
 800d0fc:	0800d505 	.word	0x0800d505
 800d100:	0800d4f1 	.word	0x0800d4f1
 800d104:	0800d505 	.word	0x0800d505
 800d108:	0800d4f1 	.word	0x0800d4f1
 800d10c:	0800d505 	.word	0x0800d505
 800d110:	0800d4f1 	.word	0x0800d4f1
 800d114:	0800d505 	.word	0x0800d505
 800d118:	0800d4f1 	.word	0x0800d4f1
 800d11c:	0800d505 	.word	0x0800d505
 800d120:	0800d4f1 	.word	0x0800d4f1
 800d124:	0800d505 	.word	0x0800d505
 800d128:	0800d4f1 	.word	0x0800d4f1
 800d12c:	0800d505 	.word	0x0800d505
 800d130:	0800d4f1 	.word	0x0800d4f1
 800d134:	0800d505 	.word	0x0800d505
 800d138:	0800d4f1 	.word	0x0800d4f1
 800d13c:	0800d505 	.word	0x0800d505
 800d140:	0800d4f1 	.word	0x0800d4f1
 800d144:	0800d505 	.word	0x0800d505
 800d148:	0800d4f1 	.word	0x0800d4f1
 800d14c:	0800d505 	.word	0x0800d505
 800d150:	0800d4f1 	.word	0x0800d4f1
 800d154:	0800d505 	.word	0x0800d505
 800d158:	0800d4f1 	.word	0x0800d4f1
 800d15c:	0800d505 	.word	0x0800d505
 800d160:	0800d4f1 	.word	0x0800d4f1
 800d164:	0800d505 	.word	0x0800d505
 800d168:	0800d4f1 	.word	0x0800d4f1
 800d16c:	0800d505 	.word	0x0800d505
 800d170:	0800d58f 	.word	0x0800d58f
 800d174:	0800d58f 	.word	0x0800d58f
 800d178:	0800d58f 	.word	0x0800d58f
 800d17c:	0800d58f 	.word	0x0800d58f
 800d180:	0800d58f 	.word	0x0800d58f
 800d184:	0800d58f 	.word	0x0800d58f
 800d188:	0800d58f 	.word	0x0800d58f
 800d18c:	0800d58f 	.word	0x0800d58f
 800d190:	0800d58f 	.word	0x0800d58f
 800d194:	0800d58f 	.word	0x0800d58f
 800d198:	0800d58f 	.word	0x0800d58f
 800d19c:	0800d58f 	.word	0x0800d58f
 800d1a0:	0800d58f 	.word	0x0800d58f
 800d1a4:	0800d58f 	.word	0x0800d58f
 800d1a8:	0800d58f 	.word	0x0800d58f
 800d1ac:	0800d58f 	.word	0x0800d58f
 800d1b0:	0800d58f 	.word	0x0800d58f
 800d1b4:	0800d58f 	.word	0x0800d58f
 800d1b8:	0800d58f 	.word	0x0800d58f
 800d1bc:	0800d58f 	.word	0x0800d58f
 800d1c0:	0800d58f 	.word	0x0800d58f
 800d1c4:	0800d58f 	.word	0x0800d58f
 800d1c8:	0800d58f 	.word	0x0800d58f
 800d1cc:	0800d58f 	.word	0x0800d58f
 800d1d0:	0800d58f 	.word	0x0800d58f
 800d1d4:	0800d58f 	.word	0x0800d58f
 800d1d8:	0800d58f 	.word	0x0800d58f
 800d1dc:	0800d58f 	.word	0x0800d58f
 800d1e0:	0800d58f 	.word	0x0800d58f
 800d1e4:	0800d58f 	.word	0x0800d58f
 800d1e8:	0800d58f 	.word	0x0800d58f
 800d1ec:	0800d58f 	.word	0x0800d58f
 800d1f0:	0800d58f 	.word	0x0800d58f
 800d1f4:	0800d58f 	.word	0x0800d58f
 800d1f8:	0800d58f 	.word	0x0800d58f
 800d1fc:	0800d58f 	.word	0x0800d58f
 800d200:	0800d58f 	.word	0x0800d58f
 800d204:	0800d58f 	.word	0x0800d58f
 800d208:	0800d58f 	.word	0x0800d58f
 800d20c:	0800d58f 	.word	0x0800d58f
 800d210:	0800d58f 	.word	0x0800d58f
 800d214:	0800d58f 	.word	0x0800d58f
 800d218:	0800d58f 	.word	0x0800d58f
 800d21c:	0800d58f 	.word	0x0800d58f
 800d220:	0800d58f 	.word	0x0800d58f
 800d224:	0800d58f 	.word	0x0800d58f
 800d228:	0800d58f 	.word	0x0800d58f
 800d22c:	0800d58f 	.word	0x0800d58f
 800d230:	0800d58f 	.word	0x0800d58f
 800d234:	0800d58f 	.word	0x0800d58f
 800d238:	0800d58f 	.word	0x0800d58f
 800d23c:	0800d58f 	.word	0x0800d58f
 800d240:	0800d58f 	.word	0x0800d58f
 800d244:	0800d58f 	.word	0x0800d58f
 800d248:	0800d58f 	.word	0x0800d58f
 800d24c:	0800d58f 	.word	0x0800d58f
 800d250:	0800d58f 	.word	0x0800d58f
 800d254:	0800d58f 	.word	0x0800d58f
 800d258:	0800d58f 	.word	0x0800d58f
 800d25c:	0800d58f 	.word	0x0800d58f
 800d260:	0800d58f 	.word	0x0800d58f
 800d264:	0800d58f 	.word	0x0800d58f
 800d268:	0800d58f 	.word	0x0800d58f
 800d26c:	0800d58f 	.word	0x0800d58f
 800d270:	0800d58f 	.word	0x0800d58f
 800d274:	0800d58f 	.word	0x0800d58f
 800d278:	0800d58f 	.word	0x0800d58f
 800d27c:	0800d58f 	.word	0x0800d58f
 800d280:	0800d58f 	.word	0x0800d58f
 800d284:	0800d58f 	.word	0x0800d58f
 800d288:	0800d58f 	.word	0x0800d58f
 800d28c:	0800d58f 	.word	0x0800d58f
 800d290:	0800d58f 	.word	0x0800d58f
 800d294:	0800d58f 	.word	0x0800d58f
 800d298:	0800d58f 	.word	0x0800d58f
 800d29c:	0800d58f 	.word	0x0800d58f
 800d2a0:	0800d58f 	.word	0x0800d58f
 800d2a4:	0800d58f 	.word	0x0800d58f
 800d2a8:	0800d58f 	.word	0x0800d58f
 800d2ac:	0800d58f 	.word	0x0800d58f
 800d2b0:	0800d58f 	.word	0x0800d58f
 800d2b4:	0800d58f 	.word	0x0800d58f
 800d2b8:	0800d58f 	.word	0x0800d58f
 800d2bc:	0800d58f 	.word	0x0800d58f
 800d2c0:	0800d58f 	.word	0x0800d58f
 800d2c4:	0800d58f 	.word	0x0800d58f
 800d2c8:	0800d58f 	.word	0x0800d58f
 800d2cc:	0800d58f 	.word	0x0800d58f
 800d2d0:	0800d58f 	.word	0x0800d58f
 800d2d4:	0800d58f 	.word	0x0800d58f
 800d2d8:	0800d58f 	.word	0x0800d58f
 800d2dc:	0800d58f 	.word	0x0800d58f
 800d2e0:	0800d58f 	.word	0x0800d58f
 800d2e4:	0800d58f 	.word	0x0800d58f
 800d2e8:	0800d58f 	.word	0x0800d58f
 800d2ec:	0800d58f 	.word	0x0800d58f
 800d2f0:	0800d58f 	.word	0x0800d58f
 800d2f4:	0800d58f 	.word	0x0800d58f
 800d2f8:	0800d58f 	.word	0x0800d58f
 800d2fc:	0800d58f 	.word	0x0800d58f
 800d300:	0800d58f 	.word	0x0800d58f
 800d304:	0800d58f 	.word	0x0800d58f
 800d308:	0800d58f 	.word	0x0800d58f
 800d30c:	0800d58f 	.word	0x0800d58f
 800d310:	0800d58f 	.word	0x0800d58f
 800d314:	0800d58f 	.word	0x0800d58f
 800d318:	0800d58f 	.word	0x0800d58f
 800d31c:	0800d58f 	.word	0x0800d58f
 800d320:	0800d58f 	.word	0x0800d58f
 800d324:	0800d58f 	.word	0x0800d58f
 800d328:	0800d58f 	.word	0x0800d58f
 800d32c:	0800d58f 	.word	0x0800d58f
 800d330:	0800d58f 	.word	0x0800d58f
 800d334:	0800d58f 	.word	0x0800d58f
 800d338:	0800d58f 	.word	0x0800d58f
 800d33c:	0800d58f 	.word	0x0800d58f
 800d340:	0800d58f 	.word	0x0800d58f
 800d344:	0800d58f 	.word	0x0800d58f
 800d348:	0800d58f 	.word	0x0800d58f
 800d34c:	0800d58f 	.word	0x0800d58f
 800d350:	0800d58f 	.word	0x0800d58f
 800d354:	0800d58f 	.word	0x0800d58f
 800d358:	0800d58f 	.word	0x0800d58f
 800d35c:	0800d58f 	.word	0x0800d58f
 800d360:	0800d58f 	.word	0x0800d58f
 800d364:	0800d58f 	.word	0x0800d58f
 800d368:	0800d58f 	.word	0x0800d58f
 800d36c:	0800d58f 	.word	0x0800d58f
 800d370:	0800d58f 	.word	0x0800d58f
 800d374:	0800d58f 	.word	0x0800d58f
 800d378:	0800d58f 	.word	0x0800d58f
 800d37c:	0800d58f 	.word	0x0800d58f
 800d380:	0800d58f 	.word	0x0800d58f
 800d384:	0800d58f 	.word	0x0800d58f
 800d388:	0800d58f 	.word	0x0800d58f
 800d38c:	0800d58f 	.word	0x0800d58f
 800d390:	0800d58f 	.word	0x0800d58f
 800d394:	0800d58f 	.word	0x0800d58f
 800d398:	0800d58f 	.word	0x0800d58f
 800d39c:	0800d58f 	.word	0x0800d58f
 800d3a0:	0800d58f 	.word	0x0800d58f
 800d3a4:	0800d58f 	.word	0x0800d58f
 800d3a8:	0800d58f 	.word	0x0800d58f
 800d3ac:	0800d58f 	.word	0x0800d58f
 800d3b0:	0800d58f 	.word	0x0800d58f
 800d3b4:	0800d58f 	.word	0x0800d58f
 800d3b8:	0800d58f 	.word	0x0800d58f
 800d3bc:	0800d58f 	.word	0x0800d58f
 800d3c0:	0800d58f 	.word	0x0800d58f
 800d3c4:	0800d58f 	.word	0x0800d58f
 800d3c8:	0800d58f 	.word	0x0800d58f
 800d3cc:	0800d58f 	.word	0x0800d58f
 800d3d0:	0800d58f 	.word	0x0800d58f
 800d3d4:	0800d58f 	.word	0x0800d58f
 800d3d8:	0800d58f 	.word	0x0800d58f
 800d3dc:	0800d58f 	.word	0x0800d58f
 800d3e0:	0800d58f 	.word	0x0800d58f
 800d3e4:	0800d58f 	.word	0x0800d58f
 800d3e8:	0800d58f 	.word	0x0800d58f
 800d3ec:	0800d58f 	.word	0x0800d58f
 800d3f0:	0800d58f 	.word	0x0800d58f
 800d3f4:	0800d58f 	.word	0x0800d58f
 800d3f8:	0800d58f 	.word	0x0800d58f
 800d3fc:	0800d58f 	.word	0x0800d58f
 800d400:	0800d58f 	.word	0x0800d58f
 800d404:	0800d58f 	.word	0x0800d58f
 800d408:	0800d58f 	.word	0x0800d58f
 800d40c:	0800d58f 	.word	0x0800d58f
 800d410:	0800d58f 	.word	0x0800d58f
 800d414:	0800d58f 	.word	0x0800d58f
 800d418:	0800d58f 	.word	0x0800d58f
 800d41c:	0800d58f 	.word	0x0800d58f
 800d420:	0800d58f 	.word	0x0800d58f
 800d424:	0800d58f 	.word	0x0800d58f
 800d428:	0800d58f 	.word	0x0800d58f
 800d42c:	0800d58f 	.word	0x0800d58f
 800d430:	0800d58f 	.word	0x0800d58f
 800d434:	0800d58f 	.word	0x0800d58f
 800d438:	0800d58f 	.word	0x0800d58f
 800d43c:	0800d58f 	.word	0x0800d58f
 800d440:	0800d58f 	.word	0x0800d58f
 800d444:	0800d58f 	.word	0x0800d58f
 800d448:	0800d58f 	.word	0x0800d58f
 800d44c:	0800d58f 	.word	0x0800d58f
 800d450:	0800d58f 	.word	0x0800d58f
 800d454:	0800d58f 	.word	0x0800d58f
 800d458:	0800d58f 	.word	0x0800d58f
 800d45c:	0800d58f 	.word	0x0800d58f
 800d460:	0800d58f 	.word	0x0800d58f
 800d464:	0800d58f 	.word	0x0800d58f
 800d468:	0800d58f 	.word	0x0800d58f
 800d46c:	0800d58f 	.word	0x0800d58f
 800d470:	0800d58f 	.word	0x0800d58f
 800d474:	0800d58f 	.word	0x0800d58f
 800d478:	0800d58f 	.word	0x0800d58f
 800d47c:	0800d58f 	.word	0x0800d58f
 800d480:	0800d58f 	.word	0x0800d58f
 800d484:	0800d58f 	.word	0x0800d58f
 800d488:	0800d58f 	.word	0x0800d58f
 800d48c:	0800d58f 	.word	0x0800d58f
 800d490:	0800d58f 	.word	0x0800d58f
 800d494:	0800d58f 	.word	0x0800d58f
 800d498:	0800d58f 	.word	0x0800d58f
 800d49c:	0800d58f 	.word	0x0800d58f
 800d4a0:	0800d58f 	.word	0x0800d58f
 800d4a4:	0800d58f 	.word	0x0800d58f
 800d4a8:	0800d58f 	.word	0x0800d58f
 800d4ac:	0800d58f 	.word	0x0800d58f
 800d4b0:	0800d58f 	.word	0x0800d58f
 800d4b4:	0800d58f 	.word	0x0800d58f
 800d4b8:	0800d58f 	.word	0x0800d58f
 800d4bc:	0800d58f 	.word	0x0800d58f
 800d4c0:	0800d58f 	.word	0x0800d58f
 800d4c4:	0800d58f 	.word	0x0800d58f
 800d4c8:	0800d58f 	.word	0x0800d58f
 800d4cc:	0800d58f 	.word	0x0800d58f
 800d4d0:	0800d58f 	.word	0x0800d58f
 800d4d4:	0800d58f 	.word	0x0800d58f
 800d4d8:	0800d58f 	.word	0x0800d58f
 800d4dc:	0800d58f 	.word	0x0800d58f
 800d4e0:	0800d58f 	.word	0x0800d58f
 800d4e4:	0800d58f 	.word	0x0800d58f
 800d4e8:	0800d58f 	.word	0x0800d58f
 800d4ec:	0800d541 	.word	0x0800d541
		case 22:
		case 24:
		case 26:
		case 28:
		case 30:
			Eprom_WR_Order(FLASH_WREN);
 800d4f0:	2006      	movs	r0, #6
 800d4f2:	f7ff fa43 	bl	800c97c <Eprom_WR_Order>
			RD_STATE++;
 800d4f6:	4b29      	ldr	r3, [pc, #164]	; (800d59c <Flash_Dsp_RD+0x530>)
 800d4f8:	785b      	ldrb	r3, [r3, #1]
 800d4fa:	3301      	adds	r3, #1
 800d4fc:	b2da      	uxtb	r2, r3
 800d4fe:	4b27      	ldr	r3, [pc, #156]	; (800d59c <Flash_Dsp_RD+0x530>)
 800d500:	705a      	strb	r2, [r3, #1]
			break;
 800d502:	e045      	b.n	800d590 <Flash_Dsp_RD+0x524>
		case 23:
		case 25:
		case 27:
		case 29:
		case 31:
			Eprom_RD_Data(FLASH_READ,addr,u8data,Tx_Cnt);
 800d504:	89fb      	ldrh	r3, [r7, #14]
 800d506:	69fa      	ldr	r2, [r7, #28]
 800d508:	6939      	ldr	r1, [r7, #16]
 800d50a:	2003      	movs	r0, #3
 800d50c:	f7ff fa9c 	bl	800ca48 <Eprom_RD_Data>
			if((RD_STATE/2+1) == (Cnt+255)/256)
 800d510:	4b22      	ldr	r3, [pc, #136]	; (800d59c <Flash_Dsp_RD+0x530>)
 800d512:	785b      	ldrb	r3, [r3, #1]
 800d514:	085b      	lsrs	r3, r3, #1
 800d516:	b2db      	uxtb	r3, r3
 800d518:	1c5a      	adds	r2, r3, #1
 800d51a:	88bb      	ldrh	r3, [r7, #4]
 800d51c:	33ff      	adds	r3, #255	; 0xff
 800d51e:	2b00      	cmp	r3, #0
 800d520:	da00      	bge.n	800d524 <Flash_Dsp_RD+0x4b8>
 800d522:	33ff      	adds	r3, #255	; 0xff
 800d524:	121b      	asrs	r3, r3, #8
 800d526:	429a      	cmp	r2, r3
 800d528:	d103      	bne.n	800d532 <Flash_Dsp_RD+0x4c6>
				RD_STATE = 0xFF;
 800d52a:	4b1c      	ldr	r3, [pc, #112]	; (800d59c <Flash_Dsp_RD+0x530>)
 800d52c:	22ff      	movs	r2, #255	; 0xff
 800d52e:	705a      	strb	r2, [r3, #1]
			else
				RD_STATE++;
			break;
 800d530:	e02e      	b.n	800d590 <Flash_Dsp_RD+0x524>
				RD_STATE++;
 800d532:	4b1a      	ldr	r3, [pc, #104]	; (800d59c <Flash_Dsp_RD+0x530>)
 800d534:	785b      	ldrb	r3, [r3, #1]
 800d536:	3301      	adds	r3, #1
 800d538:	b2da      	uxtb	r2, r3
 800d53a:	4b18      	ldr	r3, [pc, #96]	; (800d59c <Flash_Dsp_RD+0x530>)
 800d53c:	705a      	strb	r2, [r3, #1]
			break;
 800d53e:	e027      	b.n	800d590 <Flash_Dsp_RD+0x524>
		case 0xFF:
			{
				SCH_U32 *CheckSum = (SCH_U32 *)data;
 800d540:	683b      	ldr	r3, [r7, #0]
 800d542:	60bb      	str	r3, [r7, #8]
				SCH_U32 checksum = 0x00000000;
 800d544:	2300      	movs	r3, #0
 800d546:	617b      	str	r3, [r7, #20]
				u8data = u8data+4;
 800d548:	69fb      	ldr	r3, [r7, #28]
 800d54a:	3304      	adds	r3, #4
 800d54c:	61fb      	str	r3, [r7, #28]
				for(index=0;index<(Cnt-4);index++)
 800d54e:	2300      	movs	r3, #0
 800d550:	837b      	strh	r3, [r7, #26]
 800d552:	e00b      	b.n	800d56c <Flash_Dsp_RD+0x500>
				{
					checksum += *u8data;
 800d554:	69fb      	ldr	r3, [r7, #28]
 800d556:	781b      	ldrb	r3, [r3, #0]
 800d558:	461a      	mov	r2, r3
 800d55a:	697b      	ldr	r3, [r7, #20]
 800d55c:	4413      	add	r3, r2
 800d55e:	617b      	str	r3, [r7, #20]
					u8data ++;
 800d560:	69fb      	ldr	r3, [r7, #28]
 800d562:	3301      	adds	r3, #1
 800d564:	61fb      	str	r3, [r7, #28]
				for(index=0;index<(Cnt-4);index++)
 800d566:	8b7b      	ldrh	r3, [r7, #26]
 800d568:	3301      	adds	r3, #1
 800d56a:	837b      	strh	r3, [r7, #26]
 800d56c:	8b7a      	ldrh	r2, [r7, #26]
 800d56e:	88bb      	ldrh	r3, [r7, #4]
 800d570:	3b04      	subs	r3, #4
 800d572:	429a      	cmp	r2, r3
 800d574:	dbee      	blt.n	800d554 <Flash_Dsp_RD+0x4e8>
				}
				RD_STATE = 0x00;
 800d576:	4b09      	ldr	r3, [pc, #36]	; (800d59c <Flash_Dsp_RD+0x530>)
 800d578:	2200      	movs	r2, #0
 800d57a:	705a      	strb	r2, [r3, #1]
				if(*CheckSum == checksum)
 800d57c:	68bb      	ldr	r3, [r7, #8]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	697a      	ldr	r2, [r7, #20]
 800d582:	429a      	cmp	r2, r3
 800d584:	d101      	bne.n	800d58a <Flash_Dsp_RD+0x51e>
					return TRUE;
 800d586:	2301      	movs	r3, #1
 800d588:	e003      	b.n	800d592 <Flash_Dsp_RD+0x526>
				else
					return FALSE;
 800d58a:	2300      	movs	r3, #0
 800d58c:	e001      	b.n	800d592 <Flash_Dsp_RD+0x526>
			}
		default:break;
 800d58e:	bf00      	nop
	}
	return FALSE;
 800d590:	2300      	movs	r3, #0
}
 800d592:	4618      	mov	r0, r3
 800d594:	3720      	adds	r7, #32
 800d596:	46bd      	mov	sp, r7
 800d598:	bd80      	pop	{r7, pc}
 800d59a:	bf00      	nop
 800d59c:	20002888 	.word	0x20002888

0800d5a0 <TASK_Eeprom_Pro>:
	}
}


void TASK_Eeprom_Pro(void)
{
 800d5a0:	b480      	push	{r7}
 800d5a2:	af00      	add	r7, sp, #0
	
}
 800d5a4:	bf00      	nop
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	bc80      	pop	{r7}
 800d5aa:	4770      	bx	lr

0800d5ac <LED_IO_Init>:
**  Created on	: 20180723
**  Description	:
**  Return		: 
********************************************************************************/
void LED_IO_Init(void)
{///===
 800d5ac:	b480      	push	{r7}
 800d5ae:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_LED_CTL, GPIO_PinOutput);
}
 800d5b0:	bf00      	nop
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	bc80      	pop	{r7}
 800d5b6:	4770      	bx	lr

0800d5b8 <LED_Ctl>:
void LED_Ctl(SCH_BOOL OnOff)
{
 800d5b8:	b480      	push	{r7}
 800d5ba:	b083      	sub	sp, #12
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	4603      	mov	r3, r0
 800d5c0:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		TurnOff_LED;
	}
}
 800d5c2:	bf00      	nop
 800d5c4:	370c      	adds	r7, #12
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	bc80      	pop	{r7}
 800d5ca:	4770      	bx	lr

0800d5cc <TASK_LED_pro>:
**  Created on	: 20180723
**  Description	:100ms执锟斤拷一锟斤拷
**  Return		: 
********************************************************************************/
void TASK_LED_pro(void)
{
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	af00      	add	r7, sp, #0
	if(Get_SysPower_Flag)
 800d5d0:	4b07      	ldr	r3, [pc, #28]	; (800d5f0 <TASK_LED_pro+0x24>)
 800d5d2:	795b      	ldrb	r3, [r3, #5]
 800d5d4:	f003 0308 	and.w	r3, r3, #8
 800d5d8:	b2db      	uxtb	r3, r3
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d003      	beq.n	800d5e6 <TASK_LED_pro+0x1a>
	{
		LED_Ctl(ON);
 800d5de:	2001      	movs	r0, #1
 800d5e0:	f7ff ffea 	bl	800d5b8 <LED_Ctl>
	}
	else
	{
		LED_Ctl(OFF);
	}
}
 800d5e4:	e002      	b.n	800d5ec <TASK_LED_pro+0x20>
		LED_Ctl(OFF);
 800d5e6:	2000      	movs	r0, #0
 800d5e8:	f7ff ffe6 	bl	800d5b8 <LED_Ctl>
}
 800d5ec:	bf00      	nop
 800d5ee:	bd80      	pop	{r7, pc}
 800d5f0:	200041ac 	.word	0x200041ac

0800d5f4 <MUTE_IO_Init>:
**  Created on	: 20160909
**  Description	:
**  Return		: 
********************************************************************************/
void MUTE_IO_Init(void)
{///===
 800d5f4:	b480      	push	{r7}
 800d5f6:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_MUTE_CTL, GPIO_PinOutput);
}
 800d5f8:	bf00      	nop
 800d5fa:	46bd      	mov	sp, r7
 800d5fc:	bc80      	pop	{r7}
 800d5fe:	4770      	bx	lr

0800d600 <MUTE_Ctl>:
void MUTE_Ctl(SCH_BOOL OnOff)
{
 800d600:	b580      	push	{r7, lr}
 800d602:	b082      	sub	sp, #8
 800d604:	af00      	add	r7, sp, #0
 800d606:	4603      	mov	r3, r0
 800d608:	71fb      	strb	r3, [r7, #7]
	if(OnOff == ON)
 800d60a:	79fb      	ldrb	r3, [r7, #7]
 800d60c:	2b01      	cmp	r3, #1
 800d60e:	d10f      	bne.n	800d630 <MUTE_Ctl+0x30>
	{
		TurnOn_MUTE;
		if(!Get_MUTE_Flag)
 800d610:	4b11      	ldr	r3, [pc, #68]	; (800d658 <MUTE_Ctl+0x58>)
 800d612:	795b      	ldrb	r3, [r3, #5]
 800d614:	f003 0320 	and.w	r3, r3, #32
 800d618:	b2db      	uxtb	r3, r3
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d102      	bne.n	800d624 <MUTE_Ctl+0x24>
			AmpMute(ON);
 800d61e:	2001      	movs	r0, #1
 800d620:	f7fb faf6 	bl	8008c10 <AmpMute>
		Set_MUTE_Flag;
 800d624:	4a0c      	ldr	r2, [pc, #48]	; (800d658 <MUTE_Ctl+0x58>)
 800d626:	7953      	ldrb	r3, [r2, #5]
 800d628:	f043 0320 	orr.w	r3, r3, #32
 800d62c:	7153      	strb	r3, [r2, #5]
		TurnOff_MUTE;
		if(Get_MUTE_Flag)
			AmpMute(OFF);
		Clr_MUTE_Flag;
	}
}
 800d62e:	e00e      	b.n	800d64e <MUTE_Ctl+0x4e>
		if(Get_MUTE_Flag)
 800d630:	4b09      	ldr	r3, [pc, #36]	; (800d658 <MUTE_Ctl+0x58>)
 800d632:	795b      	ldrb	r3, [r3, #5]
 800d634:	f003 0320 	and.w	r3, r3, #32
 800d638:	b2db      	uxtb	r3, r3
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d002      	beq.n	800d644 <MUTE_Ctl+0x44>
			AmpMute(OFF);
 800d63e:	2000      	movs	r0, #0
 800d640:	f7fb fae6 	bl	8008c10 <AmpMute>
		Clr_MUTE_Flag;
 800d644:	4a04      	ldr	r2, [pc, #16]	; (800d658 <MUTE_Ctl+0x58>)
 800d646:	7953      	ldrb	r3, [r2, #5]
 800d648:	f36f 1345 	bfc	r3, #5, #1
 800d64c:	7153      	strb	r3, [r2, #5]
}
 800d64e:	bf00      	nop
 800d650:	3708      	adds	r7, #8
 800d652:	46bd      	mov	sp, r7
 800d654:	bd80      	pop	{r7, pc}
 800d656:	bf00      	nop
 800d658:	200041ac 	.word	0x200041ac

0800d65c <AudioMute>:
///==================================================================================================
MUTE_STATE Mute_State;
void AudioMute(MUTE_T MUTE_Type)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b082      	sub	sp, #8
 800d660:	af00      	add	r7, sp, #0
 800d662:	4603      	mov	r3, r0
 800d664:	71fb      	strb	r3, [r7, #7]
	if(MUTE_Type==SOFTON)
 800d666:	79fb      	ldrb	r3, [r7, #7]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d00f      	beq.n	800d68c <AudioMute+0x30>
	{
		///AdjustVolumeStepper(SLOW_DOWN);
	}
	else if(MUTE_Type== SOFTOFF)
 800d66c:	79fb      	ldrb	r3, [r7, #7]
 800d66e:	2b01      	cmp	r3, #1
 800d670:	d00c      	beq.n	800d68c <AudioMute+0x30>
	{
		///AdjustVolumeStepper(SLOW_UP);
	}	
	else if(MUTE_Type== HARDON)
 800d672:	79fb      	ldrb	r3, [r7, #7]
 800d674:	2b02      	cmp	r3, #2
 800d676:	d103      	bne.n	800d680 <AudioMute+0x24>
	{
		MUTE_Ctl(ON);
 800d678:	2001      	movs	r0, #1
 800d67a:	f7ff ffc1 	bl	800d600 <MUTE_Ctl>
	}
	else if(MUTE_Type==HARDOFF)
	{
		MUTE_Ctl(OFF);
	}
}
 800d67e:	e005      	b.n	800d68c <AudioMute+0x30>
	else if(MUTE_Type==HARDOFF)
 800d680:	79fb      	ldrb	r3, [r7, #7]
 800d682:	2b03      	cmp	r3, #3
 800d684:	d102      	bne.n	800d68c <AudioMute+0x30>
		MUTE_Ctl(OFF);
 800d686:	2000      	movs	r0, #0
 800d688:	f7ff ffba 	bl	800d600 <MUTE_Ctl>
}
 800d68c:	bf00      	nop
 800d68e:	3708      	adds	r7, #8
 800d690:	46bd      	mov	sp, r7
 800d692:	bd80      	pop	{r7, pc}

0800d694 <Hardware_Ver_Pro>:

Sys_Power_T SysPower;

#define HARDWARE_DET_AD     	 //ADC_CHANNEL_AD7
void Hardware_Ver_Pro(void)
{
 800d694:	b480      	push	{r7}
 800d696:	af00      	add	r7, sp, #0
	if(Sys.Hardware_Ver >= 0xF00)
 800d698:	4b07      	ldr	r3, [pc, #28]	; (800d6b8 <Hardware_Ver_Pro+0x24>)
 800d69a:	885b      	ldrh	r3, [r3, #2]
 800d69c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800d6a0:	d303      	bcc.n	800d6aa <Hardware_Ver_Pro+0x16>
	{
		Sys.Dsp_Hardware_Mode = 1;///1708锟斤拷锟斤拷模式
 800d6a2:	4b05      	ldr	r3, [pc, #20]	; (800d6b8 <Hardware_Ver_Pro+0x24>)
 800d6a4:	2201      	movs	r2, #1
 800d6a6:	705a      	strb	r2, [r3, #1]
	}
	else
	{
		Sys.Dsp_Hardware_Mode = 0;///锟斤拷锟斤拷锟斤拷锟斤拷模式
	}
}
 800d6a8:	e002      	b.n	800d6b0 <Hardware_Ver_Pro+0x1c>
		Sys.Dsp_Hardware_Mode = 0;///锟斤拷锟斤拷锟斤拷锟斤拷模式
 800d6aa:	4b03      	ldr	r3, [pc, #12]	; (800d6b8 <Hardware_Ver_Pro+0x24>)
 800d6ac:	2200      	movs	r2, #0
 800d6ae:	705a      	strb	r2, [r3, #1]
}
 800d6b0:	bf00      	nop
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	bc80      	pop	{r7}
 800d6b6:	4770      	bx	lr
 800d6b8:	200041ac 	.word	0x200041ac

0800d6bc <SystemPowerUp>:

void SystemPowerUp(void)
{
 800d6bc:	b580      	push	{r7, lr}
 800d6be:	af00      	add	r7, sp, #0
	ClearAllModeMessage();
 800d6c0:	f000 feae 	bl	800e420 <ClearAllModeMessage>
	GPIOInit();
 800d6c4:	f000 fce4 	bl	800e090 <GPIOInit>
	AudioMute(HARDON);
 800d6c8:	2002      	movs	r0, #2
 800d6ca:	f7ff ffc7 	bl	800d65c <AudioMute>
	DSP_RESET_HOLD;
	BT_RESET_HOLD;
	AD1938_RESET_HOLD;
	AD1978_RESET_HOLD;
	SYS_Power_Ctl(ON);
 800d6ce:	2001      	movs	r0, #1
 800d6d0:	f000 fcae 	bl	800e030 <SYS_Power_Ctl>
	ACC_EN_Ctl(ON);
 800d6d4:	2001      	movs	r0, #1
 800d6d6:	f000 fcc5 	bl	800e064 <ACC_EN_Ctl>
	///TurnOn_REM_EN;
}
 800d6da:	bf00      	nop
 800d6dc:	bd80      	pop	{r7, pc}
	...

0800d6e0 <PowerOnSystemModule>:
void PowerOnSystemModule(void)
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	af00      	add	r7, sp, #0
	AMP_TURN_ON();
 800d6e4:	4b04      	ldr	r3, [pc, #16]	; (800d6f8 <PowerOnSystemModule+0x18>)
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	701a      	strb	r2, [r3, #0]
	Bsp_UART_Init();
 800d6ea:	f000 fbb9 	bl	800de60 <Bsp_UART_Init>
	Bsp_ADC_Init();
 800d6ee:	f000 fbca 	bl	800de86 <Bsp_ADC_Init>
	DSP_RESET_RELEASE;
	BT_RESET_RELEASE;
	AD1938_RESET_RELEASE;
	AD1978_RESET_RELEASE;
}
 800d6f2:	bf00      	nop
 800d6f4:	bd80      	pop	{r7, pc}
 800d6f6:	bf00      	nop
 800d6f8:	20002bcc 	.word	0x20002bcc

0800d6fc <PowerOffSystemModule>:

void PowerOffSystemModule(void)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	af00      	add	r7, sp, #0
	AudioMute(HARDON);
 800d700:	2002      	movs	r0, #2
 800d702:	f7ff ffab 	bl	800d65c <AudioMute>
	///App_Dsp.DspPwrState = DSP_CLOSE;
}
 800d706:	bf00      	nop
 800d708:	bd80      	pop	{r7, pc}
	...

0800d70c <EnterPowerOff>:
void EnterPowerOff(void)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	af00      	add	r7, sp, #0
	AudioMute(HARDON);
 800d710:	2002      	movs	r0, #2
 800d712:	f7ff ffa3 	bl	800d65c <AudioMute>
	AMP_TURN_OFF();
 800d716:	4b0c      	ldr	r3, [pc, #48]	; (800d748 <EnterPowerOff+0x3c>)
 800d718:	2204      	movs	r2, #4
 800d71a:	701a      	strb	r2, [r3, #0]
	SYS_Power_Ctl(OFF);
 800d71c:	2000      	movs	r0, #0
 800d71e:	f000 fc87 	bl	800e030 <SYS_Power_Ctl>
	ACC_EN_Ctl(OFF);
 800d722:	2000      	movs	r0, #0
 800d724:	f000 fc9e 	bl	800e064 <ACC_EN_Ctl>
	DSP_RESET_HOLD;
	BT_RESET_HOLD;
	AD1938_RESET_HOLD;
	AD1978_RESET_HOLD;
	Clr_AppStartOk;
 800d728:	4a08      	ldr	r2, [pc, #32]	; (800d74c <EnterPowerOff+0x40>)
 800d72a:	7993      	ldrb	r3, [r2, #6]
 800d72c:	f36f 0300 	bfc	r3, #0, #1
 800d730:	7193      	strb	r3, [r2, #6]
	DSP_OFF_FLAG = Get_DSP_OFF_Flag;
 800d732:	4b06      	ldr	r3, [pc, #24]	; (800d74c <EnterPowerOff+0x40>)
 800d734:	799b      	ldrb	r3, [r3, #6]
 800d736:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800d73a:	b2db      	uxtb	r3, r3
 800d73c:	461a      	mov	r2, r3
 800d73e:	4b04      	ldr	r3, [pc, #16]	; (800d750 <EnterPowerOff+0x44>)
 800d740:	701a      	strb	r2, [r3, #0]
}
 800d742:	bf00      	nop
 800d744:	bd80      	pop	{r7, pc}
 800d746:	bf00      	nop
 800d748:	20002bcc 	.word	0x20002bcc
 800d74c:	200041ac 	.word	0x200041ac
 800d750:	2000288d 	.word	0x2000288d

0800d754 <PowerMessage>:

void PowerMessage(void)
{
 800d754:	b580      	push	{r7, lr}
 800d756:	b082      	sub	sp, #8
 800d758:	af00      	add	r7, sp, #0
	MESSAGE pMsg;
	if(FALSE==GetMessage(POWER_MODULE,&pMsg))
 800d75a:	1d3b      	adds	r3, r7, #4
 800d75c:	4619      	mov	r1, r3
 800d75e:	2000      	movs	r0, #0
 800d760:	f000 fe36 	bl	800e3d0 <GetMessage>
 800d764:	4603      	mov	r3, r0
 800d766:	2b00      	cmp	r3, #0
 800d768:	d039      	beq.n	800d7de <PowerMessage+0x8a>
		return;
	switch(pMsg.ID)
 800d76a:	793b      	ldrb	r3, [r7, #4]
 800d76c:	2b01      	cmp	r3, #1
 800d76e:	d002      	beq.n	800d776 <PowerMessage+0x22>
 800d770:	2b02      	cmp	r3, #2
 800d772:	d013      	beq.n	800d79c <PowerMessage+0x48>
			}
			SysPower.Power_Timer = 0;
			PowerOffSystemModule();
			///PostMessage(ARM_MODULE, M2A_SYS_CMD, M2A_POWER);
			break;
		default:break;
 800d774:	e038      	b.n	800d7e8 <PowerMessage+0x94>
			SysPower.bk_PowerOffReason=SysPower.PowerOffReason;
 800d776:	4b1e      	ldr	r3, [pc, #120]	; (800d7f0 <PowerMessage+0x9c>)
 800d778:	789a      	ldrb	r2, [r3, #2]
 800d77a:	4b1d      	ldr	r3, [pc, #116]	; (800d7f0 <PowerMessage+0x9c>)
 800d77c:	705a      	strb	r2, [r3, #1]
			SysPower.PowerOffReason=POWER_ON;
 800d77e:	4b1c      	ldr	r3, [pc, #112]	; (800d7f0 <PowerMessage+0x9c>)
 800d780:	2201      	movs	r2, #1
 800d782:	709a      	strb	r2, [r3, #2]
			SysPower.nPowerState=POWER_ON_DELAY;
 800d784:	4b1a      	ldr	r3, [pc, #104]	; (800d7f0 <PowerMessage+0x9c>)
 800d786:	2201      	movs	r2, #1
 800d788:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;
 800d78a:	4b19      	ldr	r3, [pc, #100]	; (800d7f0 <PowerMessage+0x9c>)
 800d78c:	2200      	movs	r2, #0
 800d78e:	809a      	strh	r2, [r3, #4]
			AudioMute(HARDON);
 800d790:	2002      	movs	r0, #2
 800d792:	f7ff ff63 	bl	800d65c <AudioMute>
			ClearAllModeMessage();
 800d796:	f000 fe43 	bl	800e420 <ClearAllModeMessage>
			break;
 800d79a:	e025      	b.n	800d7e8 <PowerMessage+0x94>
			SysPower.PowerOffReason = (POWEROFFREASON)pMsg.prm;
 800d79c:	88fb      	ldrh	r3, [r7, #6]
 800d79e:	b2da      	uxtb	r2, r3
 800d7a0:	4b13      	ldr	r3, [pc, #76]	; (800d7f0 <PowerMessage+0x9c>)
 800d7a2:	709a      	strb	r2, [r3, #2]
			if(SysPower.PowerOffReason==POWEROFF_FROM_START)
 800d7a4:	4b12      	ldr	r3, [pc, #72]	; (800d7f0 <PowerMessage+0x9c>)
 800d7a6:	789b      	ldrb	r3, [r3, #2]
 800d7a8:	2b04      	cmp	r3, #4
 800d7aa:	d107      	bne.n	800d7bc <PowerMessage+0x68>
				if(SysPower.nPowerState>=POWER_CLOSE_SCREEN)
 800d7ac:	4b10      	ldr	r3, [pc, #64]	; (800d7f0 <PowerMessage+0x9c>)
 800d7ae:	781b      	ldrb	r3, [r3, #0]
 800d7b0:	2b06      	cmp	r3, #6
 800d7b2:	d816      	bhi.n	800d7e2 <PowerMessage+0x8e>
				SysPower.nPowerState=POWER_ACCOFF;
 800d7b4:	4b0e      	ldr	r3, [pc, #56]	; (800d7f0 <PowerMessage+0x9c>)
 800d7b6:	220a      	movs	r2, #10
 800d7b8:	701a      	strb	r2, [r3, #0]
 800d7ba:	e00a      	b.n	800d7d2 <PowerMessage+0x7e>
			else if(SysPower.PowerOffReason==POWEROFF_FROM_VOLTAGE)
 800d7bc:	4b0c      	ldr	r3, [pc, #48]	; (800d7f0 <PowerMessage+0x9c>)
 800d7be:	789b      	ldrb	r3, [r3, #2]
 800d7c0:	2b03      	cmp	r3, #3
 800d7c2:	d106      	bne.n	800d7d2 <PowerMessage+0x7e>
				if(SysPower.nPowerState>=POWER_CLOSE_SCREEN)
 800d7c4:	4b0a      	ldr	r3, [pc, #40]	; (800d7f0 <PowerMessage+0x9c>)
 800d7c6:	781b      	ldrb	r3, [r3, #0]
 800d7c8:	2b06      	cmp	r3, #6
 800d7ca:	d80c      	bhi.n	800d7e6 <PowerMessage+0x92>
				SysPower.nPowerState=POWER_CLOSE_SCREEN;
 800d7cc:	4b08      	ldr	r3, [pc, #32]	; (800d7f0 <PowerMessage+0x9c>)
 800d7ce:	2207      	movs	r2, #7
 800d7d0:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer = 0;
 800d7d2:	4b07      	ldr	r3, [pc, #28]	; (800d7f0 <PowerMessage+0x9c>)
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	809a      	strh	r2, [r3, #4]
			PowerOffSystemModule();
 800d7d8:	f7ff ff90 	bl	800d6fc <PowerOffSystemModule>
			break;
 800d7dc:	e004      	b.n	800d7e8 <PowerMessage+0x94>
		return;
 800d7de:	bf00      	nop
 800d7e0:	e002      	b.n	800d7e8 <PowerMessage+0x94>
					break;
 800d7e2:	bf00      	nop
 800d7e4:	e000      	b.n	800d7e8 <PowerMessage+0x94>
					break;
 800d7e6:	bf00      	nop
	}
}
 800d7e8:	3708      	adds	r7, #8
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	bd80      	pop	{r7, pc}
 800d7ee:	bf00      	nop
 800d7f0:	20003a88 	.word	0x20003a88

0800d7f4 <TASK_Power_Pro>:

void TASK_Power_Pro(void)
{
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	af00      	add	r7, sp, #0
	PowerMessage();
 800d7f8:	f7ff ffac 	bl	800d754 <PowerMessage>
	SysPower.Power_Timer++;
 800d7fc:	4bab      	ldr	r3, [pc, #684]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d7fe:	889b      	ldrh	r3, [r3, #4]
 800d800:	3301      	adds	r3, #1
 800d802:	b29a      	uxth	r2, r3
 800d804:	4ba9      	ldr	r3, [pc, #676]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d806:	809a      	strh	r2, [r3, #4]
	switch(SysPower.nPowerState)
 800d808:	4ba8      	ldr	r3, [pc, #672]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d80a:	781b      	ldrb	r3, [r3, #0]
 800d80c:	2b0c      	cmp	r3, #12
 800d80e:	f200 8135 	bhi.w	800da7c <TASK_Power_Pro+0x288>
 800d812:	a201      	add	r2, pc, #4	; (adr r2, 800d818 <TASK_Power_Pro+0x24>)
 800d814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d818:	0800d84d 	.word	0x0800d84d
 800d81c:	0800d8a1 	.word	0x0800d8a1
 800d820:	0800d8b3 	.word	0x0800d8b3
 800d824:	0800d8cb 	.word	0x0800d8cb
 800d828:	0800d8e7 	.word	0x0800d8e7
 800d82c:	0800d911 	.word	0x0800d911
 800d830:	0800da7d 	.word	0x0800da7d
 800d834:	0800d941 	.word	0x0800d941
 800d838:	0800d95d 	.word	0x0800d95d
 800d83c:	0800d981 	.word	0x0800d981
 800d840:	0800d9eb 	.word	0x0800d9eb
 800d844:	0800da39 	.word	0x0800da39
 800d848:	0800da67 	.word	0x0800da67
	{
		case POWER_ON_START:
			if(SysPower.Power_Timer>=T40MS_8)
 800d84c:	4b97      	ldr	r3, [pc, #604]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d84e:	889b      	ldrh	r3, [r3, #4]
 800d850:	2b04      	cmp	r3, #4
 800d852:	f240 8115 	bls.w	800da80 <TASK_Power_Pro+0x28c>
			{
				if(Get_START_Flag&&!Get_VolErr_Flag)
 800d856:	4b96      	ldr	r3, [pc, #600]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800d858:	799b      	ldrb	r3, [r3, #6]
 800d85a:	f003 0320 	and.w	r3, r3, #32
 800d85e:	b2db      	uxtb	r3, r3
 800d860:	2b00      	cmp	r3, #0
 800d862:	d00c      	beq.n	800d87e <TASK_Power_Pro+0x8a>
 800d864:	4b92      	ldr	r3, [pc, #584]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800d866:	795b      	ldrb	r3, [r3, #5]
 800d868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d86c:	b2db      	uxtb	r3, r3
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d105      	bne.n	800d87e <TASK_Power_Pro+0x8a>
				{
					PostMessage(POWER_MODULE,EVT_POWER_ON,0);  
 800d872:	2200      	movs	r2, #0
 800d874:	2101      	movs	r1, #1
 800d876:	2000      	movs	r0, #0
 800d878:	f000 fd82 	bl	800e380 <PostMessage>
						SysPower.PowerOffReason=POWEROFF_FROM_VOLTAGE;
					SysPower.nPowerState=POWER_OFF_DELAY;
					SysPower.Power_Timer=0;  
				}
			}
			break;
 800d87c:	e100      	b.n	800da80 <TASK_Power_Pro+0x28c>
					if(Get_VolErr_Flag)
 800d87e:	4b8c      	ldr	r3, [pc, #560]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800d880:	795b      	ldrb	r3, [r3, #5]
 800d882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d886:	b2db      	uxtb	r3, r3
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d002      	beq.n	800d892 <TASK_Power_Pro+0x9e>
						SysPower.PowerOffReason=POWEROFF_FROM_VOLTAGE;
 800d88c:	4b87      	ldr	r3, [pc, #540]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d88e:	2203      	movs	r2, #3
 800d890:	709a      	strb	r2, [r3, #2]
					SysPower.nPowerState=POWER_OFF_DELAY;
 800d892:	4b86      	ldr	r3, [pc, #536]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d894:	2208      	movs	r2, #8
 800d896:	701a      	strb	r2, [r3, #0]
					SysPower.Power_Timer=0;  
 800d898:	4b84      	ldr	r3, [pc, #528]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d89a:	2200      	movs	r2, #0
 800d89c:	809a      	strh	r2, [r3, #4]
			break;
 800d89e:	e0ef      	b.n	800da80 <TASK_Power_Pro+0x28c>
		case POWER_ON_DELAY:
			SysPower.nPowerState=POWER_ARM_RESET;
 800d8a0:	4b82      	ldr	r3, [pc, #520]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d8a2:	2202      	movs	r2, #2
 800d8a4:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;             			
 800d8a6:	4b81      	ldr	r3, [pc, #516]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d8a8:	2200      	movs	r2, #0
 800d8aa:	809a      	strh	r2, [r3, #4]
			SystemPowerUp();
 800d8ac:	f7ff ff06 	bl	800d6bc <SystemPowerUp>
			break;
 800d8b0:	e0f9      	b.n	800daa6 <TASK_Power_Pro+0x2b2>
		case POWER_ARM_RESET:
			if(SysPower.Power_Timer>=T96MS_8)
 800d8b2:	4b7e      	ldr	r3, [pc, #504]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d8b4:	889b      	ldrh	r3, [r3, #4]
 800d8b6:	2b0b      	cmp	r3, #11
 800d8b8:	f240 80e4 	bls.w	800da84 <TASK_Power_Pro+0x290>
			{
				DSP_RESET_HOLD;
				BT_RESET_HOLD;
				AD1938_RESET_HOLD;
				AD1978_RESET_HOLD;
				SysPower.nPowerState = POWER_VAR_RECOVER;
 800d8bc:	4b7b      	ldr	r3, [pc, #492]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d8be:	2203      	movs	r2, #3
 800d8c0:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 800d8c2:	4b7a      	ldr	r3, [pc, #488]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d8c4:	2200      	movs	r2, #0
 800d8c6:	809a      	strh	r2, [r3, #4]
			}
			break;
 800d8c8:	e0dc      	b.n	800da84 <TASK_Power_Pro+0x290>
		case POWER_VAR_RECOVER:
			if(SysPower.Power_Timer>=T480MS_8)
 800d8ca:	4b78      	ldr	r3, [pc, #480]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d8cc:	889b      	ldrh	r3, [r3, #4]
 800d8ce:	2b3b      	cmp	r3, #59	; 0x3b
 800d8d0:	f240 80da 	bls.w	800da88 <TASK_Power_Pro+0x294>
			{
				SysPower.Power_Timer=0;
 800d8d4:	4b75      	ldr	r3, [pc, #468]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_TFT_POWER_ON;			       
 800d8da:	4b74      	ldr	r3, [pc, #464]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d8dc:	2204      	movs	r2, #4
 800d8de:	701a      	strb	r2, [r3, #0]
				PowerOnSystemModule();
 800d8e0:	f7ff fefe 	bl	800d6e0 <PowerOnSystemModule>
			}
			break;
 800d8e4:	e0d0      	b.n	800da88 <TASK_Power_Pro+0x294>
		case POWER_TFT_POWER_ON:
			if(SysPower.Power_Timer>=T96MS_8)
 800d8e6:	4b71      	ldr	r3, [pc, #452]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d8e8:	889b      	ldrh	r3, [r3, #4]
 800d8ea:	2b0b      	cmp	r3, #11
 800d8ec:	f240 80ce 	bls.w	800da8c <TASK_Power_Pro+0x298>
			{
			
				SysPower.Power_Timer=0;				
 800d8f0:	4b6e      	ldr	r3, [pc, #440]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d8f2:	2200      	movs	r2, #0
 800d8f4:	809a      	strh	r2, [r3, #4]
				App_Dsp.DspPwrState = DSP_POWER_EN;
 800d8f6:	4b6f      	ldr	r3, [pc, #444]	; (800dab4 <TASK_Power_Pro+0x2c0>)
 800d8f8:	2201      	movs	r2, #1
 800d8fa:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
				SysPower.PowerOffReason=POWER_ON;/**/
 800d8fe:	4b6b      	ldr	r3, [pc, #428]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d900:	2201      	movs	r2, #1
 800d902:	709a      	strb	r2, [r3, #2]
				SysPower.nPowerState=POWER_SECURITY_CODE;
 800d904:	4b69      	ldr	r3, [pc, #420]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d906:	2205      	movs	r2, #5
 800d908:	701a      	strb	r2, [r3, #0]
				//ADC_GetData(HARDWARE_DET_AD,&Sys.Hardware_Ver);
				Hardware_Ver_Pro();
 800d90a:	f7ff fec3 	bl	800d694 <Hardware_Ver_Pro>
			}
			break;
 800d90e:	e0bd      	b.n	800da8c <TASK_Power_Pro+0x298>
		case POWER_SECURITY_CODE:
			if(App_Dsp.DspPwrState == DSP_NORMAL&&SysPower.Power_Timer>=T4S_8)
 800d910:	4b68      	ldr	r3, [pc, #416]	; (800dab4 <TASK_Power_Pro+0x2c0>)
 800d912:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800d916:	2b03      	cmp	r3, #3
 800d918:	f040 80ba 	bne.w	800da90 <TASK_Power_Pro+0x29c>
 800d91c:	4b63      	ldr	r3, [pc, #396]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d91e:	889b      	ldrh	r3, [r3, #4]
 800d920:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800d924:	f0c0 80b4 	bcc.w	800da90 <TASK_Power_Pro+0x29c>
			{
				AudioMute(HARDOFF);
 800d928:	2003      	movs	r0, #3
 800d92a:	f7ff fe97 	bl	800d65c <AudioMute>
				Set_AppStartOk;
 800d92e:	4a60      	ldr	r2, [pc, #384]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800d930:	7993      	ldrb	r3, [r2, #6]
 800d932:	f043 0301 	orr.w	r3, r3, #1
 800d936:	7193      	strb	r3, [r2, #6]
				//UartTxData(SCH_Uart_BT,BT_NAME_SET,sizeof(BT_NAME_SET));
				
				SysPower.nPowerState=POWER_NORMAL_RUN;
 800d938:	4b5c      	ldr	r3, [pc, #368]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d93a:	2206      	movs	r2, #6
 800d93c:	701a      	strb	r2, [r3, #0]
				Printf("PowerState = POWER_NORMAL_RUN \n");
			}
			break;
 800d93e:	e0a7      	b.n	800da90 <TASK_Power_Pro+0x29c>
		case POWER_NORMAL_RUN:
			break;
		case POWER_CLOSE_SCREEN:
			TurnOff_REM_EN;
			if(SysPower.Power_Timer>=T480MS_8)
 800d940:	4b5a      	ldr	r3, [pc, #360]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d942:	889b      	ldrh	r3, [r3, #4]
 800d944:	2b3b      	cmp	r3, #59	; 0x3b
 800d946:	f240 80a5 	bls.w	800da94 <TASK_Power_Pro+0x2a0>
			{
				EnterPowerOff();
 800d94a:	f7ff fedf 	bl	800d70c <EnterPowerOff>
				SysPower.Power_Timer=0;
 800d94e:	4b57      	ldr	r3, [pc, #348]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d950:	2200      	movs	r2, #0
 800d952:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_OFF_DELAY;
 800d954:	4b55      	ldr	r3, [pc, #340]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d956:	2208      	movs	r2, #8
 800d958:	701a      	strb	r2, [r3, #0]
			}
			break;
 800d95a:	e09b      	b.n	800da94 <TASK_Power_Pro+0x2a0>
		case POWER_OFF_DELAY:
			if(Get_START_Flag)
 800d95c:	4b54      	ldr	r3, [pc, #336]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800d95e:	799b      	ldrb	r3, [r3, #6]
 800d960:	f003 0320 	and.w	r3, r3, #32
 800d964:	b2db      	uxtb	r3, r3
 800d966:	2b00      	cmp	r3, #0
 800d968:	d003      	beq.n	800d972 <TASK_Power_Pro+0x17e>
				SysPower.nPowerState=POWER_SYSTEM_STANDBY;
 800d96a:	4b50      	ldr	r3, [pc, #320]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d96c:	2209      	movs	r2, #9
 800d96e:	701a      	strb	r2, [r3, #0]
 800d970:	e002      	b.n	800d978 <TASK_Power_Pro+0x184>
			else
				SysPower.nPowerState=POWER_ACCOFF;
 800d972:	4b4e      	ldr	r3, [pc, #312]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d974:	220a      	movs	r2, #10
 800d976:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;
 800d978:	4b4c      	ldr	r3, [pc, #304]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d97a:	2200      	movs	r2, #0
 800d97c:	809a      	strh	r2, [r3, #4]
			break;
 800d97e:	e092      	b.n	800daa6 <TASK_Power_Pro+0x2b2>
		case POWER_SYSTEM_STANDBY:
			if(SysPower.Power_Timer >= T1S_8)
 800d980:	4b4a      	ldr	r3, [pc, #296]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d982:	889b      	ldrh	r3, [r3, #4]
 800d984:	2b7c      	cmp	r3, #124	; 0x7c
 800d986:	f240 8087 	bls.w	800da98 <TASK_Power_Pro+0x2a4>
			{
				if(Get_SLEEP_Mode)
 800d98a:	4b49      	ldr	r3, [pc, #292]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800d98c:	791b      	ldrb	r3, [r3, #4]
 800d98e:	f003 0301 	and.w	r3, r3, #1
 800d992:	b2db      	uxtb	r3, r3
 800d994:	2b00      	cmp	r3, #0
 800d996:	d17f      	bne.n	800da98 <TASK_Power_Pro+0x2a4>
				{
				
				}
				else if(Get_START_Flag&&!Get_VolErr_Flag)
 800d998:	4b45      	ldr	r3, [pc, #276]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800d99a:	799b      	ldrb	r3, [r3, #6]
 800d99c:	f003 0320 	and.w	r3, r3, #32
 800d9a0:	b2db      	uxtb	r3, r3
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d00c      	beq.n	800d9c0 <TASK_Power_Pro+0x1cc>
 800d9a6:	4b42      	ldr	r3, [pc, #264]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800d9a8:	795b      	ldrb	r3, [r3, #5]
 800d9aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d9ae:	b2db      	uxtb	r3, r3
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d105      	bne.n	800d9c0 <TASK_Power_Pro+0x1cc>
				{
					PostMessage(POWER_MODULE,EVT_POWER_ON,0);  
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	2101      	movs	r1, #1
 800d9b8:	2000      	movs	r0, #0
 800d9ba:	f000 fce1 	bl	800e380 <PostMessage>
				{
					SysPower.nPowerState=POWER_ACCOFF;
					SysPower.Power_Timer = 0;
				}
			}
			break;
 800d9be:	e06b      	b.n	800da98 <TASK_Power_Pro+0x2a4>
				else if(!Get_START_Flag&&!Get_VolErr_Flag)
 800d9c0:	4b3b      	ldr	r3, [pc, #236]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800d9c2:	799b      	ldrb	r3, [r3, #6]
 800d9c4:	f003 0320 	and.w	r3, r3, #32
 800d9c8:	b2db      	uxtb	r3, r3
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d164      	bne.n	800da98 <TASK_Power_Pro+0x2a4>
 800d9ce:	4b38      	ldr	r3, [pc, #224]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800d9d0:	795b      	ldrb	r3, [r3, #5]
 800d9d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d9d6:	b2db      	uxtb	r3, r3
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d15d      	bne.n	800da98 <TASK_Power_Pro+0x2a4>
					SysPower.nPowerState=POWER_ACCOFF;
 800d9dc:	4b33      	ldr	r3, [pc, #204]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d9de:	220a      	movs	r2, #10
 800d9e0:	701a      	strb	r2, [r3, #0]
					SysPower.Power_Timer = 0;
 800d9e2:	4b32      	ldr	r3, [pc, #200]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	809a      	strh	r2, [r3, #4]
			break;
 800d9e8:	e056      	b.n	800da98 <TASK_Power_Pro+0x2a4>
		case POWER_ACCOFF:
			if(SysPower.Power_Timer >= T3S_8)
			{
				TurnOff_REM_EN;
			}
			if(SysPower.Power_Timer >= T5S_8)
 800d9ea:	4b30      	ldr	r3, [pc, #192]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d9ec:	889b      	ldrh	r3, [r3, #4]
 800d9ee:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 800d9f2:	d908      	bls.n	800da06 <TASK_Power_Pro+0x212>
			{            
				EnterPowerOff();
 800d9f4:	f7ff fe8a 	bl	800d70c <EnterPowerOff>
				SysPower.nPowerState=POWER_ACCOFF2;
 800d9f8:	4b2c      	ldr	r3, [pc, #176]	; (800daac <TASK_Power_Pro+0x2b8>)
 800d9fa:	220b      	movs	r2, #11
 800d9fc:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 800d9fe:	4b2b      	ldr	r3, [pc, #172]	; (800daac <TASK_Power_Pro+0x2b8>)
 800da00:	2200      	movs	r2, #0
 800da02:	809a      	strh	r2, [r3, #4]
					SysPower.nPowerState=POWER_SECURITY_CODE;
				else
					SysPower.nPowerState=POWER_ON_DELAY;
				SysPower.Power_Timer=0;
			}
			break;
 800da04:	e04a      	b.n	800da9c <TASK_Power_Pro+0x2a8>
			else if(Get_START_Flag)////
 800da06:	4b2a      	ldr	r3, [pc, #168]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800da08:	799b      	ldrb	r3, [r3, #6]
 800da0a:	f003 0320 	and.w	r3, r3, #32
 800da0e:	b2db      	uxtb	r3, r3
 800da10:	2b00      	cmp	r3, #0
 800da12:	d043      	beq.n	800da9c <TASK_Power_Pro+0x2a8>
				if(Get_AppStartOk)
 800da14:	4b26      	ldr	r3, [pc, #152]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800da16:	799b      	ldrb	r3, [r3, #6]
 800da18:	f003 0301 	and.w	r3, r3, #1
 800da1c:	b2db      	uxtb	r3, r3
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d003      	beq.n	800da2a <TASK_Power_Pro+0x236>
					SysPower.nPowerState=POWER_SECURITY_CODE;
 800da22:	4b22      	ldr	r3, [pc, #136]	; (800daac <TASK_Power_Pro+0x2b8>)
 800da24:	2205      	movs	r2, #5
 800da26:	701a      	strb	r2, [r3, #0]
 800da28:	e002      	b.n	800da30 <TASK_Power_Pro+0x23c>
					SysPower.nPowerState=POWER_ON_DELAY;
 800da2a:	4b20      	ldr	r3, [pc, #128]	; (800daac <TASK_Power_Pro+0x2b8>)
 800da2c:	2201      	movs	r2, #1
 800da2e:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 800da30:	4b1e      	ldr	r3, [pc, #120]	; (800daac <TASK_Power_Pro+0x2b8>)
 800da32:	2200      	movs	r2, #0
 800da34:	809a      	strh	r2, [r3, #4]
			break;
 800da36:	e031      	b.n	800da9c <TASK_Power_Pro+0x2a8>
		case POWER_ACCOFF2:
			if(SysPower.Power_Timer >= T240MS_8)
 800da38:	4b1c      	ldr	r3, [pc, #112]	; (800daac <TASK_Power_Pro+0x2b8>)
 800da3a:	889b      	ldrh	r3, [r3, #4]
 800da3c:	2b1d      	cmp	r3, #29
 800da3e:	d92f      	bls.n	800daa0 <TASK_Power_Pro+0x2ac>
			{
				SysPower.Power_Timer=0;
 800da40:	4b1a      	ldr	r3, [pc, #104]	; (800daac <TASK_Power_Pro+0x2b8>)
 800da42:	2200      	movs	r2, #0
 800da44:	809a      	strh	r2, [r3, #4]
				if(!Get_START_Flag)
 800da46:	4b1a      	ldr	r3, [pc, #104]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800da48:	799b      	ldrb	r3, [r3, #6]
 800da4a:	f003 0320 	and.w	r3, r3, #32
 800da4e:	b2db      	uxtb	r3, r3
 800da50:	2b00      	cmp	r3, #0
 800da52:	d104      	bne.n	800da5e <TASK_Power_Pro+0x26a>
				{
					Set_SLEEP_Mode;
 800da54:	4a16      	ldr	r2, [pc, #88]	; (800dab0 <TASK_Power_Pro+0x2bc>)
 800da56:	7913      	ldrb	r3, [r2, #4]
 800da58:	f043 0301 	orr.w	r3, r3, #1
 800da5c:	7113      	strb	r3, [r2, #4]
				}			       
				SysPower.nPowerState=POWER_SYSTEM_STANDBY;
 800da5e:	4b13      	ldr	r3, [pc, #76]	; (800daac <TASK_Power_Pro+0x2b8>)
 800da60:	2209      	movs	r2, #9
 800da62:	701a      	strb	r2, [r3, #0]
				Printf("PowerState = POWER_SYSTEM_STANDBY \n");
			}
			break;			
 800da64:	e01c      	b.n	800daa0 <TASK_Power_Pro+0x2ac>
		case POWER_ARM_ERR_RESET:
			if(SysPower.Power_Timer>=T1S_8)
 800da66:	4b11      	ldr	r3, [pc, #68]	; (800daac <TASK_Power_Pro+0x2b8>)
 800da68:	889b      	ldrh	r3, [r3, #4]
 800da6a:	2b7c      	cmp	r3, #124	; 0x7c
 800da6c:	d91a      	bls.n	800daa4 <TASK_Power_Pro+0x2b0>
			{
				SysPower.Power_Timer=0;
 800da6e:	4b0f      	ldr	r3, [pc, #60]	; (800daac <TASK_Power_Pro+0x2b8>)
 800da70:	2200      	movs	r2, #0
 800da72:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_ON_START;
 800da74:	4b0d      	ldr	r3, [pc, #52]	; (800daac <TASK_Power_Pro+0x2b8>)
 800da76:	2200      	movs	r2, #0
 800da78:	701a      	strb	r2, [r3, #0]
			}
			break;
 800da7a:	e013      	b.n	800daa4 <TASK_Power_Pro+0x2b0>
		default:break;
 800da7c:	bf00      	nop
 800da7e:	e012      	b.n	800daa6 <TASK_Power_Pro+0x2b2>
			break;
 800da80:	bf00      	nop
 800da82:	e010      	b.n	800daa6 <TASK_Power_Pro+0x2b2>
			break;
 800da84:	bf00      	nop
 800da86:	e00e      	b.n	800daa6 <TASK_Power_Pro+0x2b2>
			break;
 800da88:	bf00      	nop
 800da8a:	e00c      	b.n	800daa6 <TASK_Power_Pro+0x2b2>
			break;
 800da8c:	bf00      	nop
 800da8e:	e00a      	b.n	800daa6 <TASK_Power_Pro+0x2b2>
			break;
 800da90:	bf00      	nop
 800da92:	e008      	b.n	800daa6 <TASK_Power_Pro+0x2b2>
			break;
 800da94:	bf00      	nop
 800da96:	e006      	b.n	800daa6 <TASK_Power_Pro+0x2b2>
			break;
 800da98:	bf00      	nop
 800da9a:	e004      	b.n	800daa6 <TASK_Power_Pro+0x2b2>
			break;
 800da9c:	bf00      	nop
 800da9e:	e002      	b.n	800daa6 <TASK_Power_Pro+0x2b2>
			break;			
 800daa0:	bf00      	nop
 800daa2:	e000      	b.n	800daa6 <TASK_Power_Pro+0x2b2>
			break;
 800daa4:	bf00      	nop
	}
}
 800daa6:	bf00      	nop
 800daa8:	bd80      	pop	{r7, pc}
 800daaa:	bf00      	nop
 800daac:	20003a88 	.word	0x20003a88
 800dab0:	200041ac 	.word	0x200041ac
 800dab4:	20002c34 	.word	0x20002c34

0800dab8 <ACC_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T AccDetect;
void ACC_Init(void)
{///===ACC
 800dab8:	b480      	push	{r7}
 800daba:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_ACC_DECT, GPIO_PinInput);
	//sch_memset(&AccDetect, 0x00, sizeof(AccDetect));
}
 800dabc:	bf00      	nop
 800dabe:	46bd      	mov	sp, r7
 800dac0:	bc80      	pop	{r7}
 800dac2:	4770      	bx	lr

0800dac4 <ACC_Detect>:
void ACC_Detect(void)
{
 800dac4:	b480      	push	{r7}
 800dac6:	af00      	add	r7, sp, #0
	//AccDetect.IO_Status = ACC_DET_LVON;
	if(AccDetect.IO_Status != Get_ACC_Flag)
 800dac8:	4b18      	ldr	r3, [pc, #96]	; (800db2c <ACC_Detect+0x68>)
 800daca:	781b      	ldrb	r3, [r3, #0]
 800dacc:	4a18      	ldr	r2, [pc, #96]	; (800db30 <ACC_Detect+0x6c>)
 800dace:	7912      	ldrb	r2, [r2, #4]
 800dad0:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 800dad4:	b2d2      	uxtb	r2, r2
 800dad6:	4293      	cmp	r3, r2
 800dad8:	d021      	beq.n	800db1e <ACC_Detect+0x5a>
	{
		if(++AccDetect.IO_SamplingCounter >= T200MS_8)
 800dada:	4b14      	ldr	r3, [pc, #80]	; (800db2c <ACC_Detect+0x68>)
 800dadc:	785b      	ldrb	r3, [r3, #1]
 800dade:	3301      	adds	r3, #1
 800dae0:	b2da      	uxtb	r2, r3
 800dae2:	4b12      	ldr	r3, [pc, #72]	; (800db2c <ACC_Detect+0x68>)
 800dae4:	705a      	strb	r2, [r3, #1]
 800dae6:	4b11      	ldr	r3, [pc, #68]	; (800db2c <ACC_Detect+0x68>)
 800dae8:	785b      	ldrb	r3, [r3, #1]
 800daea:	2b18      	cmp	r3, #24
 800daec:	d91a      	bls.n	800db24 <ACC_Detect+0x60>
		{
			AccDetect.IO_SamplingCounter = 0;
 800daee:	4b0f      	ldr	r3, [pc, #60]	; (800db2c <ACC_Detect+0x68>)
 800daf0:	2200      	movs	r2, #0
 800daf2:	705a      	strb	r2, [r3, #1]
			if(AccDetect.IO_Status)
 800daf4:	4b0d      	ldr	r3, [pc, #52]	; (800db2c <ACC_Detect+0x68>)
 800daf6:	781b      	ldrb	r3, [r3, #0]
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d00a      	beq.n	800db12 <ACC_Detect+0x4e>
			{
				Set_ACC_Has;
 800dafc:	4a0c      	ldr	r2, [pc, #48]	; (800db30 <ACC_Detect+0x6c>)
 800dafe:	7993      	ldrb	r3, [r2, #6]
 800db00:	f043 0310 	orr.w	r3, r3, #16
 800db04:	7193      	strb	r3, [r2, #6]
				Set_ACC_Flag;
 800db06:	4a0a      	ldr	r2, [pc, #40]	; (800db30 <ACC_Detect+0x6c>)
 800db08:	7913      	ldrb	r3, [r2, #4]
 800db0a:	f043 0308 	orr.w	r3, r3, #8
 800db0e:	7113      	strb	r3, [r2, #4]
	}
	else
	{
		AccDetect.IO_SamplingCounter = 0;
	}
}
 800db10:	e008      	b.n	800db24 <ACC_Detect+0x60>
				Clr_ACC_Flag;
 800db12:	4a07      	ldr	r2, [pc, #28]	; (800db30 <ACC_Detect+0x6c>)
 800db14:	7913      	ldrb	r3, [r2, #4]
 800db16:	f36f 03c3 	bfc	r3, #3, #1
 800db1a:	7113      	strb	r3, [r2, #4]
}
 800db1c:	e002      	b.n	800db24 <ACC_Detect+0x60>
		AccDetect.IO_SamplingCounter = 0;
 800db1e:	4b03      	ldr	r3, [pc, #12]	; (800db2c <ACC_Detect+0x68>)
 800db20:	2200      	movs	r2, #0
 800db22:	705a      	strb	r2, [r3, #1]
}
 800db24:	bf00      	nop
 800db26:	46bd      	mov	sp, r7
 800db28:	bc80      	pop	{r7}
 800db2a:	4770      	bx	lr
 800db2c:	20003a90 	.word	0x20003a90
 800db30:	200041ac 	.word	0x200041ac

0800db34 <Audio_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T AudioDetect;
void Audio_Init(void)
{	
 800db34:	b480      	push	{r7}
 800db36:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AUDIO_DECT, GPIO_PinInput_InternalPullup);
	//sch_memset(&AudioDetect, 0x00, sizeof(AudioDetect));
}
 800db38:	bf00      	nop
 800db3a:	46bd      	mov	sp, r7
 800db3c:	bc80      	pop	{r7}
 800db3e:	4770      	bx	lr

0800db40 <AUDIO_Detect>:
void AUDIO_Detect(void)
{
 800db40:	b480      	push	{r7}
 800db42:	af00      	add	r7, sp, #0
	//AudioDetect.IO_Status = AUDIO_DET_LVON;
	if(AudioDetect.IO_Status != Get_AUDIO_Flag)
 800db44:	4b16      	ldr	r3, [pc, #88]	; (800dba0 <AUDIO_Detect+0x60>)
 800db46:	781b      	ldrb	r3, [r3, #0]
 800db48:	4a16      	ldr	r2, [pc, #88]	; (800dba4 <AUDIO_Detect+0x64>)
 800db4a:	7992      	ldrb	r2, [r2, #6]
 800db4c:	f3c2 0280 	ubfx	r2, r2, #2, #1
 800db50:	b2d2      	uxtb	r2, r2
 800db52:	4293      	cmp	r3, r2
 800db54:	d01c      	beq.n	800db90 <AUDIO_Detect+0x50>
	{
		if(++AudioDetect.IO_SamplingCounter >= T200MS_8)
 800db56:	4b12      	ldr	r3, [pc, #72]	; (800dba0 <AUDIO_Detect+0x60>)
 800db58:	785b      	ldrb	r3, [r3, #1]
 800db5a:	3301      	adds	r3, #1
 800db5c:	b2da      	uxtb	r2, r3
 800db5e:	4b10      	ldr	r3, [pc, #64]	; (800dba0 <AUDIO_Detect+0x60>)
 800db60:	705a      	strb	r2, [r3, #1]
 800db62:	4b0f      	ldr	r3, [pc, #60]	; (800dba0 <AUDIO_Detect+0x60>)
 800db64:	785b      	ldrb	r3, [r3, #1]
 800db66:	2b18      	cmp	r3, #24
 800db68:	d915      	bls.n	800db96 <AUDIO_Detect+0x56>
		{
			AudioDetect.IO_SamplingCounter = 0;
 800db6a:	4b0d      	ldr	r3, [pc, #52]	; (800dba0 <AUDIO_Detect+0x60>)
 800db6c:	2200      	movs	r2, #0
 800db6e:	705a      	strb	r2, [r3, #1]
			if(AudioDetect.IO_Status)
 800db70:	4b0b      	ldr	r3, [pc, #44]	; (800dba0 <AUDIO_Detect+0x60>)
 800db72:	781b      	ldrb	r3, [r3, #0]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d005      	beq.n	800db84 <AUDIO_Detect+0x44>
			{
				Set_AUDIO_Flag;
 800db78:	4a0a      	ldr	r2, [pc, #40]	; (800dba4 <AUDIO_Detect+0x64>)
 800db7a:	7993      	ldrb	r3, [r2, #6]
 800db7c:	f043 0304 	orr.w	r3, r3, #4
 800db80:	7193      	strb	r3, [r2, #6]
	}
	else
	{
		AudioDetect.IO_SamplingCounter = 0;
	}
}
 800db82:	e008      	b.n	800db96 <AUDIO_Detect+0x56>
				Clr_AUDIO_Flag;
 800db84:	4a07      	ldr	r2, [pc, #28]	; (800dba4 <AUDIO_Detect+0x64>)
 800db86:	7993      	ldrb	r3, [r2, #6]
 800db88:	f36f 0382 	bfc	r3, #2, #1
 800db8c:	7193      	strb	r3, [r2, #6]
}
 800db8e:	e002      	b.n	800db96 <AUDIO_Detect+0x56>
		AudioDetect.IO_SamplingCounter = 0;
 800db90:	4b03      	ldr	r3, [pc, #12]	; (800dba0 <AUDIO_Detect+0x60>)
 800db92:	2200      	movs	r2, #0
 800db94:	705a      	strb	r2, [r3, #1]
}
 800db96:	bf00      	nop
 800db98:	46bd      	mov	sp, r7
 800db9a:	bc80      	pop	{r7}
 800db9c:	4770      	bx	lr
 800db9e:	bf00      	nop
 800dba0:	20003a94 	.word	0x20003a94
 800dba4:	200041ac 	.word	0x200041ac

0800dba8 <Start_IO_Init>:
#endif
///=================================================================================
void Start_IO_Init(void)
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	af00      	add	r7, sp, #0
	ACC_Init();
 800dbac:	f7ff ff84 	bl	800dab8 <ACC_Init>
#if AUDIO_START == ENABLE
	Audio_Init();
 800dbb0:	f7ff ffc0 	bl	800db34 <Audio_Init>
#endif
}
 800dbb4:	bf00      	nop
 800dbb6:	bd80      	pop	{r7, pc}

0800dbb8 <Start_Detect>:
void Start_Detect(void)
{
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	af00      	add	r7, sp, #0
	ACC_Detect();
 800dbbc:	f7ff ff82 	bl	800dac4 <ACC_Detect>
#if AUDIO_START == ENABLE
	AUDIO_Detect();
 800dbc0:	f7ff ffbe 	bl	800db40 <AUDIO_Detect>
#endif
	if(Get_START_Flag==ON && !Get_VolErr_Flag)
 800dbc4:	4b32      	ldr	r3, [pc, #200]	; (800dc90 <Start_Detect+0xd8>)
 800dbc6:	799b      	ldrb	r3, [r3, #6]
 800dbc8:	f003 0320 	and.w	r3, r3, #32
 800dbcc:	b2db      	uxtb	r3, r3
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d02c      	beq.n	800dc2c <Start_Detect+0x74>
 800dbd2:	4b2f      	ldr	r3, [pc, #188]	; (800dc90 <Start_Detect+0xd8>)
 800dbd4:	795b      	ldrb	r3, [r3, #5]
 800dbd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dbda:	b2db      	uxtb	r3, r3
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d125      	bne.n	800dc2c <Start_Detect+0x74>
	{
		if((Get_ACC_Has==ON &&Get_ACC_Flag==OFF)
 800dbe0:	4b2b      	ldr	r3, [pc, #172]	; (800dc90 <Start_Detect+0xd8>)
 800dbe2:	799b      	ldrb	r3, [r3, #6]
 800dbe4:	f003 0310 	and.w	r3, r3, #16
 800dbe8:	b2db      	uxtb	r3, r3
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d006      	beq.n	800dbfc <Start_Detect+0x44>
 800dbee:	4b28      	ldr	r3, [pc, #160]	; (800dc90 <Start_Detect+0xd8>)
 800dbf0:	791b      	ldrb	r3, [r3, #4]
 800dbf2:	f003 0308 	and.w	r3, r3, #8
 800dbf6:	b2db      	uxtb	r3, r3
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d00d      	beq.n	800dc18 <Start_Detect+0x60>
		 ||(Get_ACC_Has==OFF&&Get_AUDIO_Flag==OFF))
 800dbfc:	4b24      	ldr	r3, [pc, #144]	; (800dc90 <Start_Detect+0xd8>)
 800dbfe:	799b      	ldrb	r3, [r3, #6]
 800dc00:	f003 0310 	and.w	r3, r3, #16
 800dc04:	b2db      	uxtb	r3, r3
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d110      	bne.n	800dc2c <Start_Detect+0x74>
 800dc0a:	4b21      	ldr	r3, [pc, #132]	; (800dc90 <Start_Detect+0xd8>)
 800dc0c:	799b      	ldrb	r3, [r3, #6]
 800dc0e:	f003 0304 	and.w	r3, r3, #4
 800dc12:	b2db      	uxtb	r3, r3
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d109      	bne.n	800dc2c <Start_Detect+0x74>
		{
			Clr_START_Flag;
 800dc18:	4a1d      	ldr	r2, [pc, #116]	; (800dc90 <Start_Detect+0xd8>)
 800dc1a:	7993      	ldrb	r3, [r2, #6]
 800dc1c:	f36f 1345 	bfc	r3, #5, #1
 800dc20:	7193      	strb	r3, [r2, #6]
			PostMessage(POWER_MODULE,EVT_POWER_OFF,POWEROFF_FROM_START);
 800dc22:	2204      	movs	r2, #4
 800dc24:	2102      	movs	r1, #2
 800dc26:	2000      	movs	r0, #0
 800dc28:	f000 fbaa 	bl	800e380 <PostMessage>
		}
	}
	if(Get_START_Flag==OFF && !Get_VolErr_Flag)
 800dc2c:	4b18      	ldr	r3, [pc, #96]	; (800dc90 <Start_Detect+0xd8>)
 800dc2e:	799b      	ldrb	r3, [r3, #6]
 800dc30:	f003 0320 	and.w	r3, r3, #32
 800dc34:	b2db      	uxtb	r3, r3
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d127      	bne.n	800dc8a <Start_Detect+0xd2>
 800dc3a:	4b15      	ldr	r3, [pc, #84]	; (800dc90 <Start_Detect+0xd8>)
 800dc3c:	795b      	ldrb	r3, [r3, #5]
 800dc3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc42:	b2db      	uxtb	r3, r3
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d120      	bne.n	800dc8a <Start_Detect+0xd2>
	{
		if((Get_ACC_Has==ON &&Get_ACC_Flag==ON)
 800dc48:	4b11      	ldr	r3, [pc, #68]	; (800dc90 <Start_Detect+0xd8>)
 800dc4a:	799b      	ldrb	r3, [r3, #6]
 800dc4c:	f003 0310 	and.w	r3, r3, #16
 800dc50:	b2db      	uxtb	r3, r3
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d006      	beq.n	800dc64 <Start_Detect+0xac>
 800dc56:	4b0e      	ldr	r3, [pc, #56]	; (800dc90 <Start_Detect+0xd8>)
 800dc58:	791b      	ldrb	r3, [r3, #4]
 800dc5a:	f003 0308 	and.w	r3, r3, #8
 800dc5e:	b2db      	uxtb	r3, r3
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d10d      	bne.n	800dc80 <Start_Detect+0xc8>
		 ||(Get_ACC_Has==OFF&&Get_AUDIO_Flag==ON))
 800dc64:	4b0a      	ldr	r3, [pc, #40]	; (800dc90 <Start_Detect+0xd8>)
 800dc66:	799b      	ldrb	r3, [r3, #6]
 800dc68:	f003 0310 	and.w	r3, r3, #16
 800dc6c:	b2db      	uxtb	r3, r3
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d10b      	bne.n	800dc8a <Start_Detect+0xd2>
 800dc72:	4b07      	ldr	r3, [pc, #28]	; (800dc90 <Start_Detect+0xd8>)
 800dc74:	799b      	ldrb	r3, [r3, #6]
 800dc76:	f003 0304 	and.w	r3, r3, #4
 800dc7a:	b2db      	uxtb	r3, r3
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d004      	beq.n	800dc8a <Start_Detect+0xd2>
		{
			Set_START_Flag;
 800dc80:	4a03      	ldr	r2, [pc, #12]	; (800dc90 <Start_Detect+0xd8>)
 800dc82:	7993      	ldrb	r3, [r2, #6]
 800dc84:	f043 0320 	orr.w	r3, r3, #32
 800dc88:	7193      	strb	r3, [r2, #6]
		}
	}
}
 800dc8a:	bf00      	nop
 800dc8c:	bd80      	pop	{r7, pc}
 800dc8e:	bf00      	nop
 800dc90:	200041ac 	.word	0x200041ac

0800dc94 <Task_4ms_Pro>:
{
	
}

void Task_4ms_Pro(void)
{
 800dc94:	b580      	push	{r7, lr}
 800dc96:	af00      	add	r7, sp, #0
	TASK_Voltage_Det();
 800dc98:	f000 f866 	bl	800dd68 <TASK_Voltage_Det>
}
 800dc9c:	bf00      	nop
 800dc9e:	bd80      	pop	{r7, pc}

0800dca0 <Task_8ms_Pro>:

void Task_8ms_Pro(void)
{
 800dca0:	b580      	push	{r7, lr}
 800dca2:	af00      	add	r7, sp, #0
	///TASK_Arm_Pro();
	TASK_Bt_Pro();
 800dca4:	f7fa ffd2 	bl	8008c4c <TASK_Bt_Pro>
	TASK_Power_Pro();
 800dca8:	f7ff fda4 	bl	800d7f4 <TASK_Power_Pro>
	TASK_Eeprom_Pro();
 800dcac:	f7ff fc78 	bl	800d5a0 <TASK_Eeprom_Pro>
	TASK_Dsp_Pro();
 800dcb0:	f7fb fd6c 	bl	800978c <TASK_Dsp_Pro>
	Start_Detect();
 800dcb4:	f7ff ff80 	bl	800dbb8 <Start_Detect>
	DSP_Test_Detect();
 800dcb8:	f000 f95a 	bl	800df70 <DSP_Test_Detect>
}
 800dcbc:	bf00      	nop
 800dcbe:	bd80      	pop	{r7, pc}

0800dcc0 <Task_16ms_Pro>:

void Task_16ms_Pro(void)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	af00      	add	r7, sp, #0
	TASK_Amp_Pro();
 800dcc4:	f7fa ffbc 	bl	8008c40 <TASK_Amp_Pro>
}
 800dcc8:	bf00      	nop
 800dcca:	bd80      	pop	{r7, pc}

0800dccc <Task_100ms_Pro>:

void Task_100ms_Pro(void)
{
 800dccc:	b580      	push	{r7, lr}
 800dcce:	af00      	add	r7, sp, #0
	if(Get_IAP_Mode)
 800dcd0:	4b06      	ldr	r3, [pc, #24]	; (800dcec <Task_100ms_Pro+0x20>)
 800dcd2:	791b      	ldrb	r3, [r3, #4]
 800dcd4:	f003 0302 	and.w	r3, r3, #2
 800dcd8:	b2db      	uxtb	r3, r3
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d001      	beq.n	800dce2 <Task_100ms_Pro+0x16>
		IAP_Pro();
 800dcde:	f000 f817 	bl	800dd10 <IAP_Pro>
	TASK_LED_pro();
 800dce2:	f7ff fc73 	bl	800d5cc <TASK_LED_pro>
	
	//PostMessage(BT_MODULE,M2B_DSP_DATA,0x01);
}
 800dce6:	bf00      	nop
 800dce8:	bd80      	pop	{r7, pc}
 800dcea:	bf00      	nop
 800dcec:	200041ac 	.word	0x200041ac

0800dcf0 <AppJumpToBootloader>:
*/
#include "include.h"

#define BOOTLOADER_ADDRESS             0x00000004
void AppJumpToBootloader(void)
{
 800dcf0:	b580      	push	{r7, lr}
 800dcf2:	af00      	add	r7, sp, #0
	((pfunction)*(SCH_U32 *)BOOTLOADER_ADDRESS)();
 800dcf4:	2304      	movs	r3, #4
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	4798      	blx	r3
	while(1);
 800dcfa:	e7fe      	b.n	800dcfa <AppJumpToBootloader+0xa>

0800dcfc <In_IapMode>:
	SCH_U32 IAP_Data;
	Flash_Quick_RD(FLASH_DATA_IAP, &IAP_Data);
	return (IAP_Data == IAP_MODE_DATA) ? TRUE : FALSE;
}
void In_IapMode(void)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	af00      	add	r7, sp, #0
	Flash_Quick_WR(FLASH_DATA_IAP, IAP_MODE_DATA);
 800dd00:	4902      	ldr	r1, [pc, #8]	; (800dd0c <In_IapMode+0x10>)
 800dd02:	2002      	movs	r0, #2
 800dd04:	f000 f910 	bl	800df28 <Flash_Quick_WR>
}
 800dd08:	bf00      	nop
 800dd0a:	bd80      	pop	{r7, pc}
 800dd0c:	aaaa5555 	.word	0xaaaa5555

0800dd10 <IAP_Pro>:
**  Created on	: 20170425
**  Description	: 
**  Return		: NULL
**************************************************************************************/
void IAP_Pro(void)
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	af00      	add	r7, sp, #0
	SCH_INT_DISABLE;
	SysFlashInit();	
 800dd14:	f000 f91f 	bl	800df56 <SysFlashInit>
	SysUartExit(SCH_Uart0);
 800dd18:	2000      	movs	r0, #0
 800dd1a:	f000 fa5d 	bl	800e1d8 <SysUartExit>
	SysUartExit(SCH_Uart1);
 800dd1e:	2001      	movs	r0, #1
 800dd20:	f000 fa5a 	bl	800e1d8 <SysUartExit>
	SysUartExit(SCH_Uart2);
 800dd24:	2002      	movs	r0, #2
 800dd26:	f000 fa57 	bl	800e1d8 <SysUartExit>
	SysSpiExit(SCH_Spi1);
 800dd2a:	2000      	movs	r0, #0
 800dd2c:	f000 fa1c 	bl	800e168 <SysSpiExit>
	SysSpiExit(SCH_Spi2);
 800dd30:	2001      	movs	r0, #1
 800dd32:	f000 fa19 	bl	800e168 <SysSpiExit>
	///CAN_DeInit(MSCAN);
	///SysRtcExit();	
	In_IapMode();
 800dd36:	f7ff ffe1 	bl	800dcfc <In_IapMode>
	AppJumpToBootloader();
 800dd3a:	f7ff ffd9 	bl	800dcf0 <AppJumpToBootloader>
	Clr_IAP_Mode;
 800dd3e:	4a03      	ldr	r2, [pc, #12]	; (800dd4c <IAP_Pro+0x3c>)
 800dd40:	7913      	ldrb	r3, [r2, #4]
 800dd42:	f36f 0341 	bfc	r3, #1, #1
 800dd46:	7113      	strb	r3, [r2, #4]
}
 800dd48:	bf00      	nop
 800dd4a:	bd80      	pop	{r7, pc}
 800dd4c:	200041ac 	.word	0x200041ac

0800dd50 <EmergencyPowerDown>:
{
	sch_memset(&VolDet, 0x00, sizeof(VolDet));
}

void EmergencyPowerDown(void)
{
 800dd50:	b580      	push	{r7, lr}
 800dd52:	af00      	add	r7, sp, #0
	Printf("voltage error \n");
	ClearMessage(ARM_MODULE);
 800dd54:	2001      	movs	r0, #1
 800dd56:	f000 fb51 	bl	800e3fc <ClearMessage>
	PostMessage(POWER_MODULE,EVT_POWER_OFF,POWEROFF_FROM_VOLTAGE);
 800dd5a:	2203      	movs	r2, #3
 800dd5c:	2102      	movs	r1, #2
 800dd5e:	2000      	movs	r0, #0
 800dd60:	f000 fb0e 	bl	800e380 <PostMessage>
}
 800dd64:	bf00      	nop
 800dd66:	bd80      	pop	{r7, pc}

0800dd68 <TASK_Voltage_Det>:

#define BU_CONFIRM_TIMER	T120MS_4
void TASK_Voltage_Det(void)
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	af00      	add	r7, sp, #0
	//if(!ADC_GetData(BATTERY_VOLT_DET_AD,&VolDet.ADC_current))
	//	return;
	if(VolDet.BUTimerOut)
 800dd6c:	4b36      	ldr	r3, [pc, #216]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800dd6e:	789b      	ldrb	r3, [r3, #2]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d005      	beq.n	800dd80 <TASK_Voltage_Det+0x18>
		VolDet.BUTimerOut--;
 800dd74:	4b34      	ldr	r3, [pc, #208]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800dd76:	789b      	ldrb	r3, [r3, #2]
 800dd78:	3b01      	subs	r3, #1
 800dd7a:	b2da      	uxtb	r2, r3
 800dd7c:	4b32      	ldr	r3, [pc, #200]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800dd7e:	709a      	strb	r2, [r3, #2]
	if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_8V])///9V
 800dd80:	4b31      	ldr	r3, [pc, #196]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800dd82:	881a      	ldrh	r2, [r3, #0]
 800dd84:	4b31      	ldr	r3, [pc, #196]	; (800de4c <TASK_Voltage_Det+0xe4>)
 800dd86:	795b      	ldrb	r3, [r3, #5]
 800dd88:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800dd8c:	b2db      	uxtb	r3, r3
 800dd8e:	4619      	mov	r1, r3
 800dd90:	4b2f      	ldr	r3, [pc, #188]	; (800de50 <TASK_Voltage_Det+0xe8>)
 800dd92:	f833 3031 	ldrh.w	r3, [r3, r1, lsl #3]
 800dd96:	429a      	cmp	r2, r3
 800dd98:	d20d      	bcs.n	800ddb6 <TASK_Voltage_Det+0x4e>
	{	 
		//if(VolDet.VoltageState!=LOW_ERROR||Get_VolErr_Flag==NORMAL)
		{    
			VolDet.VoltageState=LOW_ERROR;
 800dd9a:	4b2b      	ldr	r3, [pc, #172]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	70da      	strb	r2, [r3, #3]
			Get_VolErr_Flag=ERROR;
 800dda0:	4a2a      	ldr	r2, [pc, #168]	; (800de4c <TASK_Voltage_Det+0xe4>)
 800dda2:	7953      	ldrb	r3, [r2, #5]
 800dda4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dda8:	7153      	strb	r3, [r2, #5]
			EmergencyPowerDown();
 800ddaa:	f7ff ffd1 	bl	800dd50 <EmergencyPowerDown>
		}
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 800ddae:	4b26      	ldr	r3, [pc, #152]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800ddb0:	221e      	movs	r2, #30
 800ddb2:	709a      	strb	r2, [r3, #2]
			Get_VolErr_Flag=ERROR;
			EmergencyPowerDown();
		}
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
	}
}
 800ddb4:	e046      	b.n	800de44 <TASK_Voltage_Det+0xdc>
	else if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_9V])///
 800ddb6:	4b24      	ldr	r3, [pc, #144]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800ddb8:	881a      	ldrh	r2, [r3, #0]
 800ddba:	4b24      	ldr	r3, [pc, #144]	; (800de4c <TASK_Voltage_Det+0xe4>)
 800ddbc:	795b      	ldrb	r3, [r3, #5]
 800ddbe:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800ddc2:	b2db      	uxtb	r3, r3
 800ddc4:	4922      	ldr	r1, [pc, #136]	; (800de50 <TASK_Voltage_Det+0xe8>)
 800ddc6:	00db      	lsls	r3, r3, #3
 800ddc8:	440b      	add	r3, r1
 800ddca:	885b      	ldrh	r3, [r3, #2]
 800ddcc:	429a      	cmp	r2, r3
 800ddce:	d203      	bcs.n	800ddd8 <TASK_Voltage_Det+0x70>
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 800ddd0:	4b1d      	ldr	r3, [pc, #116]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800ddd2:	221e      	movs	r2, #30
 800ddd4:	709a      	strb	r2, [r3, #2]
}
 800ddd6:	e035      	b.n	800de44 <TASK_Voltage_Det+0xdc>
	else if(VolDet.ADC_current<=VoltageTable[Get_SysPower_Flag][N_16V])///
 800ddd8:	4b1b      	ldr	r3, [pc, #108]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800ddda:	881a      	ldrh	r2, [r3, #0]
 800dddc:	4b1b      	ldr	r3, [pc, #108]	; (800de4c <TASK_Voltage_Det+0xe4>)
 800ddde:	795b      	ldrb	r3, [r3, #5]
 800dde0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800dde4:	b2db      	uxtb	r3, r3
 800dde6:	491a      	ldr	r1, [pc, #104]	; (800de50 <TASK_Voltage_Det+0xe8>)
 800dde8:	00db      	lsls	r3, r3, #3
 800ddea:	440b      	add	r3, r1
 800ddec:	889b      	ldrh	r3, [r3, #4]
 800ddee:	429a      	cmp	r2, r3
 800ddf0:	d928      	bls.n	800de44 <TASK_Voltage_Det+0xdc>
	else if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_17V])///
 800ddf2:	4b15      	ldr	r3, [pc, #84]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800ddf4:	881a      	ldrh	r2, [r3, #0]
 800ddf6:	4b15      	ldr	r3, [pc, #84]	; (800de4c <TASK_Voltage_Det+0xe4>)
 800ddf8:	795b      	ldrb	r3, [r3, #5]
 800ddfa:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800ddfe:	b2db      	uxtb	r3, r3
 800de00:	4913      	ldr	r1, [pc, #76]	; (800de50 <TASK_Voltage_Det+0xe8>)
 800de02:	00db      	lsls	r3, r3, #3
 800de04:	440b      	add	r3, r1
 800de06:	88db      	ldrh	r3, [r3, #6]
 800de08:	429a      	cmp	r2, r3
 800de0a:	d203      	bcs.n	800de14 <TASK_Voltage_Det+0xac>
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 800de0c:	4b0e      	ldr	r3, [pc, #56]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800de0e:	221e      	movs	r2, #30
 800de10:	709a      	strb	r2, [r3, #2]
}
 800de12:	e017      	b.n	800de44 <TASK_Voltage_Det+0xdc>
		if(VolDet.VoltageState!=HIGHT_ERROR||Get_VolErr_Flag==NORMAL)
 800de14:	4b0c      	ldr	r3, [pc, #48]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800de16:	78db      	ldrb	r3, [r3, #3]
 800de18:	2b02      	cmp	r3, #2
 800de1a:	d106      	bne.n	800de2a <TASK_Voltage_Det+0xc2>
 800de1c:	4b0b      	ldr	r3, [pc, #44]	; (800de4c <TASK_Voltage_Det+0xe4>)
 800de1e:	795b      	ldrb	r3, [r3, #5]
 800de20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de24:	b2db      	uxtb	r3, r3
 800de26:	2b00      	cmp	r3, #0
 800de28:	d109      	bne.n	800de3e <TASK_Voltage_Det+0xd6>
			VolDet.VoltageState=HIGHT_ERROR;
 800de2a:	4b07      	ldr	r3, [pc, #28]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800de2c:	2202      	movs	r2, #2
 800de2e:	70da      	strb	r2, [r3, #3]
			Get_VolErr_Flag=ERROR;
 800de30:	4a06      	ldr	r2, [pc, #24]	; (800de4c <TASK_Voltage_Det+0xe4>)
 800de32:	7953      	ldrb	r3, [r2, #5]
 800de34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de38:	7153      	strb	r3, [r2, #5]
			EmergencyPowerDown();
 800de3a:	f7ff ff89 	bl	800dd50 <EmergencyPowerDown>
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 800de3e:	4b02      	ldr	r3, [pc, #8]	; (800de48 <TASK_Voltage_Det+0xe0>)
 800de40:	221e      	movs	r2, #30
 800de42:	709a      	strb	r2, [r3, #2]
}
 800de44:	bf00      	nop
 800de46:	bd80      	pop	{r7, pc}
 800de48:	20003a98 	.word	0x20003a98
 800de4c:	200041ac 	.word	0x200041ac
 800de50:	0801fc1c 	.word	0x0801fc1c

0800de54 <FeedDog>:
	WDOG_Init(&t_WDOG_Config);                                 /*  */
	WDOG_Enable();
#endif
}
void FeedDog(void)
{
 800de54:	b480      	push	{r7}
 800de56:	af00      	add	r7, sp, #0
	//WDOG_Feed();
}
 800de58:	bf00      	nop
 800de5a:	46bd      	mov	sp, r7
 800de5c:	bc80      	pop	{r7}
 800de5e:	4770      	bx	lr

0800de60 <Bsp_UART_Init>:
////=================================================================================================================
#define UART0_BAUDRATE       115200///
#define UART1_BAUDRATE       115200///
#define UART2_BAUDRATE       115200///
void Bsp_UART_Init(void)
{
 800de60:	b580      	push	{r7, lr}
 800de62:	af00      	add	r7, sp, #0
	SysUartInit(SCH_Uart0,UART0_BAUDRATE);
 800de64:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800de68:	2000      	movs	r0, #0
 800de6a:	f000 f9cf 	bl	800e20c <SysUartInit>
	SysUartInit(SCH_Uart1,UART1_BAUDRATE);
 800de6e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800de72:	2001      	movs	r0, #1
 800de74:	f000 f9ca 	bl	800e20c <SysUartInit>
	SysUartInit(SCH_Uart2,UART2_BAUDRATE);
 800de78:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800de7c:	2002      	movs	r0, #2
 800de7e:	f000 f9c5 	bl	800e20c <SysUartInit>
}
 800de82:	bf00      	nop
 800de84:	bd80      	pop	{r7, pc}

0800de86 <Bsp_ADC_Init>:
{
	///SysCanInit(SCH_Can0);
}
////=================================================================================================================
void Bsp_ADC_Init(void)
{
 800de86:	b580      	push	{r7, lr}
 800de88:	af00      	add	r7, sp, #0
	SysAdcInit();
 800de8a:	f000 f808 	bl	800de9e <SysAdcInit>
}
 800de8e:	bf00      	nop
 800de90:	bd80      	pop	{r7, pc}

0800de92 <SPI1_IRQHandler>:
#if SPI0_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi1);
#endif
}
void SPI1_IRQHandler(void)
{
 800de92:	b480      	push	{r7}
 800de94:	af00      	add	r7, sp, #0
#if SPI1_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi2);
#endif
}
 800de96:	bf00      	nop
 800de98:	46bd      	mov	sp, r7
 800de9a:	bc80      	pop	{r7}
 800de9c:	4770      	bx	lr

0800de9e <SysAdcInit>:
{
	//ADC_DeInit(ADC);
}

void SysAdcInit(void)
{
 800de9e:	b480      	push	{r7}
 800dea0:	af00      	add	r7, sp, #0
	t_ADC_Config.u8ClockSource   = CLOCK_SOURCE_BUS_CLOCK; 
	t_ADC_Config.u8Mode          = ADC_MODE_12BIT;
	///t_ADC_Config.sSetting.bIntEn = 1;
    ADC_Init(ADC, &t_ADC_Config);
#endif
}
 800dea2:	bf00      	nop
 800dea4:	46bd      	mov	sp, r7
 800dea6:	bc80      	pop	{r7}
 800dea8:	4770      	bx	lr

0800deaa <Flash_Read>:
	return TRUE;
}

///========================================================================================================
SCH_BOOL Flash_Read(SCH_U32 u32addr,SCH_U32 *u32data)
{
 800deaa:	b480      	push	{r7}
 800deac:	b083      	sub	sp, #12
 800deae:	af00      	add	r7, sp, #0
 800deb0:	6078      	str	r0, [r7, #4]
 800deb2:	6039      	str	r1, [r7, #0]
	if(u32addr & 0x03)
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	f003 0303 	and.w	r3, r3, #3
 800deba:	2b00      	cmp	r3, #0
 800debc:	d001      	beq.n	800dec2 <Flash_Read+0x18>
		return FALSE;
 800debe:	2300      	movs	r3, #0
 800dec0:	e004      	b.n	800decc <Flash_Read+0x22>
	*u32data = *(SCH_U32 *)u32addr;
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	681a      	ldr	r2, [r3, #0]
 800dec6:	683b      	ldr	r3, [r7, #0]
 800dec8:	601a      	str	r2, [r3, #0]
	return TRUE;
 800deca:	2301      	movs	r3, #1
}
 800decc:	4618      	mov	r0, r3
 800dece:	370c      	adds	r7, #12
 800ded0:	46bd      	mov	sp, r7
 800ded2:	bc80      	pop	{r7}
 800ded4:	4770      	bx	lr

0800ded6 <Flash_Erase>:
SCH_BOOL Flash_Erase(SCH_U32 u32addr)
{
 800ded6:	b480      	push	{r7}
 800ded8:	b083      	sub	sp, #12
 800deda:	af00      	add	r7, sp, #0
 800dedc:	6078      	str	r0, [r7, #4]
	//if(FLASH_EraseSector(u32addr)==FLASH_ERR_SUCCESS)
	//	return TRUE;
	//return FALSE;
}
 800dede:	bf00      	nop
 800dee0:	4618      	mov	r0, r3
 800dee2:	370c      	adds	r7, #12
 800dee4:	46bd      	mov	sp, r7
 800dee6:	bc80      	pop	{r7}
 800dee8:	4770      	bx	lr

0800deea <Flash_Write>:
SCH_BOOL Flash_Write(SCH_U32 u32addr, SCH_U32 u32data)
{
 800deea:	b480      	push	{r7}
 800deec:	b083      	sub	sp, #12
 800deee:	af00      	add	r7, sp, #0
 800def0:	6078      	str	r0, [r7, #4]
 800def2:	6039      	str	r1, [r7, #0]
	//if(FLASH_Program1LongWord(u32addr,u32data)==FLASH_ERR_SUCCESS)
	//	return TRUE;
	//return FALSE;
}
 800def4:	bf00      	nop
 800def6:	4618      	mov	r0, r3
 800def8:	370c      	adds	r7, #12
 800defa:	46bd      	mov	sp, r7
 800defc:	bc80      	pop	{r7}
 800defe:	4770      	bx	lr

0800df00 <Flash_Quick_RD>:
{
	return Flash_WR_NUM_InOnePiece(flash_data,&u32data,1);
}
///===================================================================================
SCH_BOOL Flash_Quick_RD(FLASH_QUICK_DATA flash_data, SCH_U32 *u32data)
{
 800df00:	b580      	push	{r7, lr}
 800df02:	b084      	sub	sp, #16
 800df04:	af00      	add	r7, sp, #0
 800df06:	4603      	mov	r3, r0
 800df08:	6039      	str	r1, [r7, #0]
 800df0a:	71fb      	strb	r3, [r7, #7]
	SCH_U32 u32addr = FLASH_DATA_ADDR_END - flash_data*512;
 800df0c:	79fb      	ldrb	r3, [r7, #7]
 800df0e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800df12:	025b      	lsls	r3, r3, #9
 800df14:	60fb      	str	r3, [r7, #12]
	return Flash_Read(u32addr,u32data);
 800df16:	6839      	ldr	r1, [r7, #0]
 800df18:	68f8      	ldr	r0, [r7, #12]
 800df1a:	f7ff ffc6 	bl	800deaa <Flash_Read>
 800df1e:	4603      	mov	r3, r0
}
 800df20:	4618      	mov	r0, r3
 800df22:	3710      	adds	r7, #16
 800df24:	46bd      	mov	sp, r7
 800df26:	bd80      	pop	{r7, pc}

0800df28 <Flash_Quick_WR>:
		u32addr++;
	}
	return TRUE;
}
SCH_BOOL Flash_Quick_WR(FLASH_QUICK_DATA flash_data, SCH_U32 u32data)
{
 800df28:	b580      	push	{r7, lr}
 800df2a:	b084      	sub	sp, #16
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	4603      	mov	r3, r0
 800df30:	6039      	str	r1, [r7, #0]
 800df32:	71fb      	strb	r3, [r7, #7]
	SCH_U32 u32addr = FLASH_DATA_ADDR_END - flash_data*512;
 800df34:	79fb      	ldrb	r3, [r7, #7]
 800df36:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800df3a:	025b      	lsls	r3, r3, #9
 800df3c:	60fb      	str	r3, [r7, #12]
	Flash_Erase(u32addr);
 800df3e:	68f8      	ldr	r0, [r7, #12]
 800df40:	f7ff ffc9 	bl	800ded6 <Flash_Erase>
	return Flash_Write(u32addr, u32data);
 800df44:	6839      	ldr	r1, [r7, #0]
 800df46:	68f8      	ldr	r0, [r7, #12]
 800df48:	f7ff ffcf 	bl	800deea <Flash_Write>
 800df4c:	4603      	mov	r3, r0
}
 800df4e:	4618      	mov	r0, r3
 800df50:	3710      	adds	r7, #16
 800df52:	46bd      	mov	sp, r7
 800df54:	bd80      	pop	{r7, pc}

0800df56 <SysFlashInit>:
**  Created on	: 20170814
**  Description	: 
**  Return		: NULL
**************************************************************/
void SysFlashInit(void)
{
 800df56:	b480      	push	{r7}
 800df58:	af00      	add	r7, sp, #0
    //FLASH_Init(BUS_CLK_HZ);
}
 800df5a:	bf00      	nop
 800df5c:	46bd      	mov	sp, r7
 800df5e:	bc80      	pop	{r7}
 800df60:	4770      	bx	lr

0800df62 <DSP_TEST_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T DSP_TEST_Detect;
void DSP_TEST_Init(void)
{///===
 800df62:	b480      	push	{r7}
 800df64:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_DSP_TEST_DECT, GPIO_PinInput_InternalPullup);
	//sch_memset(&DSP_TEST_Detect, 0x00, sizeof(DSP_TEST_Detect));
}
 800df66:	bf00      	nop
 800df68:	46bd      	mov	sp, r7
 800df6a:	bc80      	pop	{r7}
 800df6c:	4770      	bx	lr
	...

0800df70 <DSP_Test_Detect>:
SCH_BOOL DSP_OFF_FLAG = 0;
void DSP_Test_Detect(void)
{
 800df70:	b580      	push	{r7, lr}
 800df72:	b082      	sub	sp, #8
 800df74:	af00      	add	r7, sp, #0
	SCH_U8 pData;

	if(SysPower.nPowerState != POWER_NORMAL_RUN)
 800df76:	4b27      	ldr	r3, [pc, #156]	; (800e014 <DSP_Test_Detect+0xa4>)
 800df78:	781b      	ldrb	r3, [r3, #0]
 800df7a:	2b06      	cmp	r3, #6
 800df7c:	d145      	bne.n	800e00a <DSP_Test_Detect+0x9a>
		return;
	//DSP_TEST_Detect.IO_Status = DSP_TEST_DET_LVON;
	if(DSP_TEST_Detect.IO_Status != DSP_OFF_FLAG)
 800df7e:	4b26      	ldr	r3, [pc, #152]	; (800e018 <DSP_Test_Detect+0xa8>)
 800df80:	781a      	ldrb	r2, [r3, #0]
 800df82:	4b26      	ldr	r3, [pc, #152]	; (800e01c <DSP_Test_Detect+0xac>)
 800df84:	781b      	ldrb	r3, [r3, #0]
 800df86:	429a      	cmp	r2, r3
 800df88:	d03b      	beq.n	800e002 <DSP_Test_Detect+0x92>
	{
		if(++DSP_TEST_Detect.IO_SamplingCounter >= T200MS_8)
 800df8a:	4b23      	ldr	r3, [pc, #140]	; (800e018 <DSP_Test_Detect+0xa8>)
 800df8c:	785b      	ldrb	r3, [r3, #1]
 800df8e:	3301      	adds	r3, #1
 800df90:	b2da      	uxtb	r2, r3
 800df92:	4b21      	ldr	r3, [pc, #132]	; (800e018 <DSP_Test_Detect+0xa8>)
 800df94:	705a      	strb	r2, [r3, #1]
 800df96:	4b20      	ldr	r3, [pc, #128]	; (800e018 <DSP_Test_Detect+0xa8>)
 800df98:	785b      	ldrb	r3, [r3, #1]
 800df9a:	2b18      	cmp	r3, #24
 800df9c:	d936      	bls.n	800e00c <DSP_Test_Detect+0x9c>
		{
			DSP_TEST_Detect.IO_SamplingCounter = 0;
 800df9e:	4b1e      	ldr	r3, [pc, #120]	; (800e018 <DSP_Test_Detect+0xa8>)
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	705a      	strb	r2, [r3, #1]
			if(DSP_TEST_Detect.IO_Status)
 800dfa4:	4b1c      	ldr	r3, [pc, #112]	; (800e018 <DSP_Test_Detect+0xa8>)
 800dfa6:	781b      	ldrb	r3, [r3, #0]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d00c      	beq.n	800dfc6 <DSP_Test_Detect+0x56>
			{
				Set_DSP_OFF_Flag;
 800dfac:	4a1c      	ldr	r2, [pc, #112]	; (800e020 <DSP_Test_Detect+0xb0>)
 800dfae:	7993      	ldrb	r3, [r2, #6]
 800dfb0:	f043 0308 	orr.w	r3, r3, #8
 800dfb4:	7193      	strb	r3, [r2, #6]
				DSP_OFF_FLAG = 1;
 800dfb6:	4b19      	ldr	r3, [pc, #100]	; (800e01c <DSP_Test_Detect+0xac>)
 800dfb8:	2201      	movs	r2, #1
 800dfba:	701a      	strb	r2, [r3, #0]
				pData = 1;/*turn off*/
 800dfbc:	2301      	movs	r3, #1
 800dfbe:	71fb      	strb	r3, [r7, #7]
				Dsp_OFF();
 800dfc0:	f7fb fb20 	bl	8009604 <Dsp_OFF>
 800dfc4:	e00b      	b.n	800dfde <DSP_Test_Detect+0x6e>
			}
			else
			{
				Clr_DSP_OFF_Flag;
 800dfc6:	4a16      	ldr	r2, [pc, #88]	; (800e020 <DSP_Test_Detect+0xb0>)
 800dfc8:	7993      	ldrb	r3, [r2, #6]
 800dfca:	f36f 03c3 	bfc	r3, #3, #1
 800dfce:	7193      	strb	r3, [r2, #6]
				DSP_OFF_FLAG = 0;
 800dfd0:	4b12      	ldr	r3, [pc, #72]	; (800e01c <DSP_Test_Detect+0xac>)
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	701a      	strb	r2, [r3, #0]
				pData = 2;/*turn on*/
 800dfd6:	2302      	movs	r3, #2
 800dfd8:	71fb      	strb	r3, [r7, #7]
				Dsp_ON();
 800dfda:	f7fb faeb 	bl	80095b4 <Dsp_ON>
			}
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(pData,0x0E));
 800dfde:	79fb      	ldrb	r3, [r7, #7]
 800dfe0:	b29b      	uxth	r3, r3
 800dfe2:	021b      	lsls	r3, r3, #8
 800dfe4:	b29b      	uxth	r3, r3
 800dfe6:	330e      	adds	r3, #14
 800dfe8:	b29b      	uxth	r3, r3
 800dfea:	461a      	mov	r2, r3
 800dfec:	210a      	movs	r1, #10
 800dfee:	2003      	movs	r0, #3
 800dff0:	f000 f9c6 	bl	800e380 <PostMessage>
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///刷锟斤拷
 800dff4:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800dff8:	210a      	movs	r1, #10
 800dffa:	2003      	movs	r0, #3
 800dffc:	f000 f9c0 	bl	800e380 <PostMessage>
 800e000:	e004      	b.n	800e00c <DSP_Test_Detect+0x9c>
		}	
	}
	else
	{
		DSP_TEST_Detect.IO_SamplingCounter = 0;
 800e002:	4b05      	ldr	r3, [pc, #20]	; (800e018 <DSP_Test_Detect+0xa8>)
 800e004:	2200      	movs	r2, #0
 800e006:	705a      	strb	r2, [r3, #1]
 800e008:	e000      	b.n	800e00c <DSP_Test_Detect+0x9c>
		return;
 800e00a:	bf00      	nop
	}
}
 800e00c:	3708      	adds	r7, #8
 800e00e:	46bd      	mov	sp, r7
 800e010:	bd80      	pop	{r7, pc}
 800e012:	bf00      	nop
 800e014:	20003a88 	.word	0x20003a88
 800e018:	20003a9c 	.word	0x20003a9c
 800e01c:	2000288d 	.word	0x2000288d
 800e020:	200041ac 	.word	0x200041ac

0800e024 <PWR_IO_Init>:
**  Created on	: 20161009
**  Description	:
**  Return		: 
********************************************************************************/
void PWR_IO_Init(void)
{
 800e024:	b480      	push	{r7}
 800e026:	af00      	add	r7, sp, #0

	//GPIO_PinInit(GPIO_SYS_POWER_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_ACC_EN_CTL,    GPIO_PinOutput);
}
 800e028:	bf00      	nop
 800e02a:	46bd      	mov	sp, r7
 800e02c:	bc80      	pop	{r7}
 800e02e:	4770      	bx	lr

0800e030 <SYS_Power_Ctl>:
void SYS_Power_Ctl(SCH_BOOL OnOff)
{
 800e030:	b480      	push	{r7}
 800e032:	b083      	sub	sp, #12
 800e034:	af00      	add	r7, sp, #0
 800e036:	4603      	mov	r3, r0
 800e038:	71fb      	strb	r3, [r7, #7]
	if(OnOff == ON)
 800e03a:	79fb      	ldrb	r3, [r7, #7]
 800e03c:	2b01      	cmp	r3, #1
 800e03e:	d105      	bne.n	800e04c <SYS_Power_Ctl+0x1c>
	{
		TurnOn_SYS_POWER;
		Set_SysPower_Flag;
 800e040:	4a07      	ldr	r2, [pc, #28]	; (800e060 <SYS_Power_Ctl+0x30>)
 800e042:	7953      	ldrb	r3, [r2, #5]
 800e044:	f043 0308 	orr.w	r3, r3, #8
 800e048:	7153      	strb	r3, [r2, #5]
	else
	{
		TurnOff_SYS_POWER;
		Clr_SysPower_Flag;
	}
}
 800e04a:	e004      	b.n	800e056 <SYS_Power_Ctl+0x26>
		Clr_SysPower_Flag;
 800e04c:	4a04      	ldr	r2, [pc, #16]	; (800e060 <SYS_Power_Ctl+0x30>)
 800e04e:	7953      	ldrb	r3, [r2, #5]
 800e050:	f36f 03c3 	bfc	r3, #3, #1
 800e054:	7153      	strb	r3, [r2, #5]
}
 800e056:	bf00      	nop
 800e058:	370c      	adds	r7, #12
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bc80      	pop	{r7}
 800e05e:	4770      	bx	lr
 800e060:	200041ac 	.word	0x200041ac

0800e064 <ACC_EN_Ctl>:
void ACC_EN_Ctl(SCH_BOOL OnOff)
{
 800e064:	b480      	push	{r7}
 800e066:	b083      	sub	sp, #12
 800e068:	af00      	add	r7, sp, #0
 800e06a:	4603      	mov	r3, r0
 800e06c:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		TurnOff_ACC_EN;
	}
}
 800e06e:	bf00      	nop
 800e070:	370c      	adds	r7, #12
 800e072:	46bd      	mov	sp, r7
 800e074:	bc80      	pop	{r7}
 800e076:	4770      	bx	lr

0800e078 <AMP_IO_Init>:
**  Created on	: 20160909
**  Description	:
**  Return		: 
********************************************************************************/
void AMP_IO_Init(void)
{///===
 800e078:	b480      	push	{r7}
 800e07a:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AMP_CTL,   GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AMP_BEEP,  GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AMP_DECT,  GPIO_PinInput_InternalPullup);
}
 800e07c:	bf00      	nop
 800e07e:	46bd      	mov	sp, r7
 800e080:	bc80      	pop	{r7}
 800e082:	4770      	bx	lr

0800e084 <BT_IO_Init>:
**  Created on	: 20171220
**  Description	:
**  Return		: 
********************************************************************************/
void BT_IO_Init(void)
{///===
 800e084:	b480      	push	{r7}
 800e086:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_BT_RESET_CTL, GPIO_PinOutput);
}
 800e088:	bf00      	nop
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bc80      	pop	{r7}
 800e08e:	4770      	bx	lr

0800e090 <GPIOInit>:
**  Created on	: 20160623
**  Description	: 
**  Return		: NULL
********************************************************************************/
void GPIOInit(void)
{
 800e090:	b580      	push	{r7, lr}
 800e092:	af00      	add	r7, sp, #0
	DSP_IO_Init();
 800e094:	f7fb fb88 	bl	80097a8 <DSP_IO_Init>
	BT_IO_Init();
 800e098:	f7ff fff4 	bl	800e084 <BT_IO_Init>
	DSP_TEST_Init();
 800e09c:	f7ff ff61 	bl	800df62 <DSP_TEST_Init>
	Start_IO_Init();
 800e0a0:	f7ff fd82 	bl	800dba8 <Start_IO_Init>
	PWR_IO_Init();
 800e0a4:	f7ff ffbe 	bl	800e024 <PWR_IO_Init>
	AMP_IO_Init();
 800e0a8:	f7ff ffe6 	bl	800e078 <AMP_IO_Init>
	MUTE_IO_Init();
 800e0ac:	f7ff faa2 	bl	800d5f4 <MUTE_IO_Init>
	LED_IO_Init();
 800e0b0:	f7ff fa7c 	bl	800d5ac <LED_IO_Init>
	AD1938_IO_Init();
 800e0b4:	f7fa fda6 	bl	8008c04 <AD1938_IO_Init>
	Eprom_IO_Init();
 800e0b8:	f7fe fc5a 	bl	800c970 <Eprom_IO_Init>
}
 800e0bc:	bf00      	nop
 800e0be:	bd80      	pop	{r7, pc}

0800e0c0 <SPI_RW>:


SPI_HandleTypeDef *Spi_Arry[]={&hspi1,&hspi2,&hspi3};

SCH_U8 SPI_RW(Spi_T spi,SCH_U8 TxData)
{
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b086      	sub	sp, #24
 800e0c4:	af02      	add	r7, sp, #8
 800e0c6:	4603      	mov	r3, r0
 800e0c8:	460a      	mov	r2, r1
 800e0ca:	71fb      	strb	r3, [r7, #7]
 800e0cc:	4613      	mov	r3, r2
 800e0ce:	71bb      	strb	r3, [r7, #6]
	SCH_U8 RxData;
	HAL_SPI_TransmitReceive(Spi_Arry[spi],&TxData,&RxData,1,HAL_MAX_DELAY);
 800e0d0:	79fb      	ldrb	r3, [r7, #7]
 800e0d2:	4a08      	ldr	r2, [pc, #32]	; (800e0f4 <SPI_RW+0x34>)
 800e0d4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e0d8:	f107 020f 	add.w	r2, r7, #15
 800e0dc:	1db9      	adds	r1, r7, #6
 800e0de:	f04f 33ff 	mov.w	r3, #4294967295
 800e0e2:	9300      	str	r3, [sp, #0]
 800e0e4:	2301      	movs	r3, #1
 800e0e6:	f7f5 fdc2 	bl	8003c6e <HAL_SPI_TransmitReceive>
	return RxData;
 800e0ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	3710      	adds	r7, #16
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	bd80      	pop	{r7, pc}
 800e0f4:	200000fc 	.word	0x200000fc

0800e0f8 <SPI_FLASH_ReadDeviceID>:

/*test spi demo 20200722 lhs*/
uint8_t SPI_FLASH_ReadDeviceID(void)
{
 800e0f8:	b580      	push	{r7, lr}
 800e0fa:	af00      	add	r7, sp, #0
	
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 800e0fc:	2200      	movs	r2, #0
 800e0fe:	2110      	movs	r1, #16
 800e100:	4816      	ldr	r0, [pc, #88]	; (800e15c <SPI_FLASH_ReadDeviceID+0x64>)
 800e102:	f7f4 f843 	bl	800218c <HAL_GPIO_WritePin>
	//HAL_SPI_Transmit(&hspi1,spi_tx_buff,4,HAL_MAX_DELAY);
	//HAL_SPI_Receive(&hspi1,spi_rx_buff,1,HAL_MAX_DELAY);	
	SPI_RW(SCH_Spi1,spi_tx_buff[0]);
 800e106:	4b16      	ldr	r3, [pc, #88]	; (800e160 <SPI_FLASH_ReadDeviceID+0x68>)
 800e108:	781b      	ldrb	r3, [r3, #0]
 800e10a:	4619      	mov	r1, r3
 800e10c:	2000      	movs	r0, #0
 800e10e:	f7ff ffd7 	bl	800e0c0 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800e112:	4b13      	ldr	r3, [pc, #76]	; (800e160 <SPI_FLASH_ReadDeviceID+0x68>)
 800e114:	785b      	ldrb	r3, [r3, #1]
 800e116:	4619      	mov	r1, r3
 800e118:	2000      	movs	r0, #0
 800e11a:	f7ff ffd1 	bl	800e0c0 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800e11e:	4b10      	ldr	r3, [pc, #64]	; (800e160 <SPI_FLASH_ReadDeviceID+0x68>)
 800e120:	785b      	ldrb	r3, [r3, #1]
 800e122:	4619      	mov	r1, r3
 800e124:	2000      	movs	r0, #0
 800e126:	f7ff ffcb 	bl	800e0c0 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800e12a:	4b0d      	ldr	r3, [pc, #52]	; (800e160 <SPI_FLASH_ReadDeviceID+0x68>)
 800e12c:	785b      	ldrb	r3, [r3, #1]
 800e12e:	4619      	mov	r1, r3
 800e130:	2000      	movs	r0, #0
 800e132:	f7ff ffc5 	bl	800e0c0 <SPI_RW>
	spi_rx_buff[0]=SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 800e136:	4b0a      	ldr	r3, [pc, #40]	; (800e160 <SPI_FLASH_ReadDeviceID+0x68>)
 800e138:	785b      	ldrb	r3, [r3, #1]
 800e13a:	4619      	mov	r1, r3
 800e13c:	2000      	movs	r0, #0
 800e13e:	f7ff ffbf 	bl	800e0c0 <SPI_RW>
 800e142:	4603      	mov	r3, r0
 800e144:	461a      	mov	r2, r3
 800e146:	4b07      	ldr	r3, [pc, #28]	; (800e164 <SPI_FLASH_ReadDeviceID+0x6c>)
 800e148:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 800e14a:	2201      	movs	r2, #1
 800e14c:	2110      	movs	r1, #16
 800e14e:	4803      	ldr	r0, [pc, #12]	; (800e15c <SPI_FLASH_ReadDeviceID+0x64>)
 800e150:	f7f4 f81c 	bl	800218c <HAL_GPIO_WritePin>
	//printf("APP Begin -- DeviceId : %x \r\n", spi_rx_buff[0]);
	return(spi_rx_buff[0]);
 800e154:	4b03      	ldr	r3, [pc, #12]	; (800e164 <SPI_FLASH_ReadDeviceID+0x6c>)
 800e156:	781b      	ldrb	r3, [r3, #0]

}
 800e158:	4618      	mov	r0, r3
 800e15a:	bd80      	pop	{r7, pc}
 800e15c:	40010800 	.word	0x40010800
 800e160:	200000f0 	.word	0x200000f0
 800e164:	20003aa0 	.word	0x20003aa0

0800e168 <SysSpiExit>:
**  Created on  : 20171215
**  Description :
**  Return      : BOOL
********************************************************************************/
void SysSpiExit(Spi_T spi)
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b082      	sub	sp, #8
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	4603      	mov	r3, r0
 800e170:	71fb      	strb	r3, [r7, #7]
	//SPI_ConfigType sSPIConfig = {0};
	switch(spi)
 800e172:	79fb      	ldrb	r3, [r7, #7]
 800e174:	2b00      	cmp	r3, #0
 800e176:	d002      	beq.n	800e17e <SysSpiExit+0x16>
 800e178:	2b01      	cmp	r3, #1
 800e17a:	d003      	beq.n	800e184 <SysSpiExit+0x1c>
		    sSPIConfig.sSettings.bMasterAutoDriveSS    = 0;
		    SPI_Init(SPI1, &sSPIConfig);
			SPI_DeInit(Spi_Arry[spi]);
#endif
			break;
		default:break;
 800e17c:	e005      	b.n	800e18a <SysSpiExit+0x22>
			MX_SPI1_Init();
 800e17e:	f7f3 f949 	bl	8001414 <MX_SPI1_Init>
			break;
 800e182:	e002      	b.n	800e18a <SysSpiExit+0x22>
			MX_SPI2_Init();
 800e184:	f7f3 f97c 	bl	8001480 <MX_SPI2_Init>
			break;
 800e188:	bf00      	nop
	}
}
 800e18a:	bf00      	nop
 800e18c:	3708      	adds	r7, #8
 800e18e:	46bd      	mov	sp, r7
 800e190:	bd80      	pop	{r7, pc}
	...

0800e194 <UartBufInit>:
};

//UART_Type *Uart_Arry[]={UART0,UART1,UART2};
///========================================================
void UartBufInit(Uart_T uart,Uart_RT TxRx)
{
 800e194:	b580      	push	{r7, lr}
 800e196:	b082      	sub	sp, #8
 800e198:	af00      	add	r7, sp, #0
 800e19a:	4603      	mov	r3, r0
 800e19c:	460a      	mov	r2, r1
 800e19e:	71fb      	strb	r3, [r7, #7]
 800e1a0:	4613      	mov	r3, r2
 800e1a2:	71bb      	strb	r3, [r7, #6]
	if(UartBufAddr[uart][TxRx])
 800e1a4:	79fa      	ldrb	r2, [r7, #7]
 800e1a6:	79bb      	ldrb	r3, [r7, #6]
 800e1a8:	490a      	ldr	r1, [pc, #40]	; (800e1d4 <UartBufInit+0x40>)
 800e1aa:	0052      	lsls	r2, r2, #1
 800e1ac:	4413      	add	r3, r2
 800e1ae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d009      	beq.n	800e1ca <UartBufInit+0x36>
		Queue_Init(UartBufAddr[uart][TxRx]);
 800e1b6:	79fa      	ldrb	r2, [r7, #7]
 800e1b8:	79bb      	ldrb	r3, [r7, #6]
 800e1ba:	4906      	ldr	r1, [pc, #24]	; (800e1d4 <UartBufInit+0x40>)
 800e1bc:	0052      	lsls	r2, r2, #1
 800e1be:	4413      	add	r3, r2
 800e1c0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e1c4:	4618      	mov	r0, r3
 800e1c6:	f000 f941 	bl	800e44c <Queue_Init>
}
 800e1ca:	bf00      	nop
 800e1cc:	3708      	adds	r7, #8
 800e1ce:	46bd      	mov	sp, r7
 800e1d0:	bd80      	pop	{r7, pc}
 800e1d2:	bf00      	nop
 800e1d4:	0801fc2c 	.word	0x0801fc2c

0800e1d8 <SysUartExit>:
**  Created on  : 20170830
**  Description :
**  Return      : BOOL
********************************************************************************/
void SysUartExit(Uart_T uart)
{
 800e1d8:	b480      	push	{r7}
 800e1da:	b083      	sub	sp, #12
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	4603      	mov	r3, r0
 800e1e0:	71fb      	strb	r3, [r7, #7]
	switch(uart)
 800e1e2:	79fb      	ldrb	r3, [r7, #7]
 800e1e4:	2b03      	cmp	r3, #3
 800e1e6:	d80b      	bhi.n	800e200 <SysUartExit+0x28>
 800e1e8:	a201      	add	r2, pc, #4	; (adr r2, 800e1f0 <SysUartExit+0x18>)
 800e1ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1ee:	bf00      	nop
 800e1f0:	0800e201 	.word	0x0800e201
 800e1f4:	0800e201 	.word	0x0800e201
 800e1f8:	0800e201 	.word	0x0800e201
 800e1fc:	0800e201 	.word	0x0800e201
			SIM->SCGC &= ~SIM_SCGC_UART2_MASK;
#endif
			break;
		case SCH_Uart3:
			break;
		default:break;
 800e200:	bf00      	nop
	}
}
 800e202:	bf00      	nop
 800e204:	370c      	adds	r7, #12
 800e206:	46bd      	mov	sp, r7
 800e208:	bc80      	pop	{r7}
 800e20a:	4770      	bx	lr

0800e20c <SysUartInit>:
**  Created on  : 20170406
**  Description :
**  Return      : BOOL
********************************************************************************/
SCH_BOOL SysUartInit(Uart_T uart,SCH_U32 Baudrate)
{
 800e20c:	b580      	push	{r7, lr}
 800e20e:	b082      	sub	sp, #8
 800e210:	af00      	add	r7, sp, #0
 800e212:	4603      	mov	r3, r0
 800e214:	6039      	str	r1, [r7, #0]
 800e216:	71fb      	strb	r3, [r7, #7]
	//UART_ConfigType t_UART_Config;
	//t_UART_Config.u32Baudrate = Baudrate;
	//t_UART_Config.u32SysClkHz = BUS_CLK_HZ;
	switch(uart)
 800e218:	79fb      	ldrb	r3, [r7, #7]
 800e21a:	2b03      	cmp	r3, #3
 800e21c:	d80a      	bhi.n	800e234 <SysUartInit+0x28>
 800e21e:	a201      	add	r2, pc, #4	; (adr r2, 800e224 <SysUartInit+0x18>)
 800e220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e224:	0800e239 	.word	0x0800e239
 800e228:	0800e239 	.word	0x0800e239
 800e22c:	0800e239 	.word	0x0800e239
 800e230:	0800e239 	.word	0x0800e239
#endif
			break;
		case SCH_Uart3:
			break;
		default:
			return FALSE;
 800e234:	2300      	movs	r3, #0
 800e236:	e00b      	b.n	800e250 <SysUartInit+0x44>
			break;
 800e238:	bf00      	nop
	}		 
	UartBufInit(uart, Uart_Tx);
 800e23a:	79fb      	ldrb	r3, [r7, #7]
 800e23c:	2101      	movs	r1, #1
 800e23e:	4618      	mov	r0, r3
 800e240:	f7ff ffa8 	bl	800e194 <UartBufInit>
	UartBufInit(uart, Uart_Rx);
 800e244:	79fb      	ldrb	r3, [r7, #7]
 800e246:	2100      	movs	r1, #0
 800e248:	4618      	mov	r0, r3
 800e24a:	f7ff ffa3 	bl	800e194 <UartBufInit>
	return TRUE;
 800e24e:	2301      	movs	r3, #1
}
 800e250:	4618      	mov	r0, r3
 800e252:	3708      	adds	r7, #8
 800e254:	46bd      	mov	sp, r7
 800e256:	bd80      	pop	{r7, pc}

0800e258 <SysWait1Us>:
**  Created on	: 
**  Description	: 锟饺达拷时锟斤拷 Delay
**  Return		: NULL
**************************************************************************************/
void SysWait1Us(void)
{
 800e258:	b480      	push	{r7}
 800e25a:	af00      	add	r7, sp, #0
	SCH_NOP;SCH_NOP;SCH_NOP;
	SCH_NOP;SCH_NOP;SCH_NOP;
	SCH_NOP;SCH_NOP;SCH_NOP;
#endif
#endif
}
 800e25c:	bf00      	nop
 800e25e:	46bd      	mov	sp, r7
 800e260:	bc80      	pop	{r7}
 800e262:	4770      	bx	lr

0800e264 <SysWaitUs>:
void SysWaitUs(SCH_U32 Time)
{
 800e264:	b580      	push	{r7, lr}
 800e266:	b082      	sub	sp, #8
 800e268:	af00      	add	r7, sp, #0
 800e26a:	6078      	str	r0, [r7, #4]
	while(Time--)
 800e26c:	e001      	b.n	800e272 <SysWaitUs+0xe>
		SysWait1Us();
 800e26e:	f7ff fff3 	bl	800e258 <SysWait1Us>
	while(Time--)
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	1e5a      	subs	r2, r3, #1
 800e276:	607a      	str	r2, [r7, #4]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d1f8      	bne.n	800e26e <SysWaitUs+0xa>
}
 800e27c:	bf00      	nop
 800e27e:	3708      	adds	r7, #8
 800e280:	46bd      	mov	sp, r7
 800e282:	bd80      	pop	{r7, pc}

0800e284 <SysWaitMs>:
void SysWaitMs(SCH_U32 Time)
{
 800e284:	b580      	push	{r7, lr}
 800e286:	b082      	sub	sp, #8
 800e288:	af00      	add	r7, sp, #0
 800e28a:	6078      	str	r0, [r7, #4]
	while(Time--)
 800e28c:	e003      	b.n	800e296 <SysWaitMs+0x12>
		SysWaitUs(1000);
 800e28e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800e292:	f7ff ffe7 	bl	800e264 <SysWaitUs>
	while(Time--)
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	1e5a      	subs	r2, r3, #1
 800e29a:	607a      	str	r2, [r7, #4]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d1f6      	bne.n	800e28e <SysWaitMs+0xa>
}
 800e2a0:	bf00      	nop
 800e2a2:	3708      	adds	r7, #8
 800e2a4:	46bd      	mov	sp, r7
 800e2a6:	bd80      	pop	{r7, pc}

0800e2a8 <GetMax>:
**  Created on	: 20170608
**  Description	: 锟饺较达拷小锟斤拷锟斤拷
**  Return		: NULL
**************************************************************************************/
SCH_U32 GetMax(SCH_U32 m,SCH_U32 n)
{
 800e2a8:	b480      	push	{r7}
 800e2aa:	b083      	sub	sp, #12
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]
 800e2b0:	6039      	str	r1, [r7, #0]
	return (m>n)?m:n;
 800e2b2:	683a      	ldr	r2, [r7, #0]
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	4293      	cmp	r3, r2
 800e2b8:	bf38      	it	cc
 800e2ba:	4613      	movcc	r3, r2
}
 800e2bc:	4618      	mov	r0, r3
 800e2be:	370c      	adds	r7, #12
 800e2c0:	46bd      	mov	sp, r7
 800e2c2:	bc80      	pop	{r7}
 800e2c4:	4770      	bx	lr

0800e2c6 <GetMin>:
SCH_U32 GetMin(SCH_U32 m,SCH_U32 n)
{
 800e2c6:	b480      	push	{r7}
 800e2c8:	b083      	sub	sp, #12
 800e2ca:	af00      	add	r7, sp, #0
 800e2cc:	6078      	str	r0, [r7, #4]
 800e2ce:	6039      	str	r1, [r7, #0]
	return (m>n)?n:m;
 800e2d0:	687a      	ldr	r2, [r7, #4]
 800e2d2:	683b      	ldr	r3, [r7, #0]
 800e2d4:	4293      	cmp	r3, r2
 800e2d6:	bf28      	it	cs
 800e2d8:	4613      	movcs	r3, r2
}
 800e2da:	4618      	mov	r0, r3
 800e2dc:	370c      	adds	r7, #12
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	bc80      	pop	{r7}
 800e2e2:	4770      	bx	lr

0800e2e4 <LimitMaxMin>:
SCH_U32 LimitMaxMin(SCH_U32 min,SCH_U32 Data,SCH_U32 max)
{
 800e2e4:	b580      	push	{r7, lr}
 800e2e6:	b084      	sub	sp, #16
 800e2e8:	af00      	add	r7, sp, #0
 800e2ea:	60f8      	str	r0, [r7, #12]
 800e2ec:	60b9      	str	r1, [r7, #8]
 800e2ee:	607a      	str	r2, [r7, #4]
	Data = GetMax(min,Data);
 800e2f0:	68b9      	ldr	r1, [r7, #8]
 800e2f2:	68f8      	ldr	r0, [r7, #12]
 800e2f4:	f7ff ffd8 	bl	800e2a8 <GetMax>
 800e2f8:	60b8      	str	r0, [r7, #8]
	Data = GetMin(max,Data);
 800e2fa:	68b9      	ldr	r1, [r7, #8]
 800e2fc:	6878      	ldr	r0, [r7, #4]
 800e2fe:	f7ff ffe2 	bl	800e2c6 <GetMin>
 800e302:	60b8      	str	r0, [r7, #8]
	return Data;
 800e304:	68bb      	ldr	r3, [r7, #8]
}
 800e306:	4618      	mov	r0, r3
 800e308:	3710      	adds	r7, #16
 800e30a:	46bd      	mov	sp, r7
 800e30c:	bd80      	pop	{r7, pc}

0800e30e <sch_memset>:
**  Created on	: 20170608
**  Description	: 锟斤拷锟斤拷锟斤拷锟斤拷
**  Return		: NULL
**************************************************************************************/
void sch_memset(void *s,const SCH_U8 c,SCH_U16 n)  
{
 800e30e:	b480      	push	{r7}
 800e310:	b085      	sub	sp, #20
 800e312:	af00      	add	r7, sp, #0
 800e314:	6078      	str	r0, [r7, #4]
 800e316:	460b      	mov	r3, r1
 800e318:	70fb      	strb	r3, [r7, #3]
 800e31a:	4613      	mov	r3, r2
 800e31c:	803b      	strh	r3, [r7, #0]
    SCH_U8 *su = (SCH_U8 *)s;
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	60fb      	str	r3, [r7, #12]
	while(n--)
 800e322:	e004      	b.n	800e32e <sch_memset+0x20>
	{
		*su++ = c;
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	1c5a      	adds	r2, r3, #1
 800e328:	60fa      	str	r2, [r7, #12]
 800e32a:	78fa      	ldrb	r2, [r7, #3]
 800e32c:	701a      	strb	r2, [r3, #0]
	while(n--)
 800e32e:	883b      	ldrh	r3, [r7, #0]
 800e330:	1e5a      	subs	r2, r3, #1
 800e332:	803a      	strh	r2, [r7, #0]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d1f5      	bne.n	800e324 <sch_memset+0x16>
	}
}  
 800e338:	bf00      	nop
 800e33a:	3714      	adds	r7, #20
 800e33c:	46bd      	mov	sp, r7
 800e33e:	bc80      	pop	{r7}
 800e340:	4770      	bx	lr

0800e342 <sch_memcpy>:
void sch_memcpy(void *to,  void const *from, SCH_U16 n)  
{
 800e342:	b480      	push	{r7}
 800e344:	b087      	sub	sp, #28
 800e346:	af00      	add	r7, sp, #0
 800e348:	60f8      	str	r0, [r7, #12]
 800e34a:	60b9      	str	r1, [r7, #8]
 800e34c:	4613      	mov	r3, r2
 800e34e:	80fb      	strh	r3, [r7, #6]
	SCH_U8 *t = (SCH_U8 *)to;
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	617b      	str	r3, [r7, #20]
	SCH_U8 *f = (SCH_U8 *)from;
 800e354:	68bb      	ldr	r3, [r7, #8]
 800e356:	613b      	str	r3, [r7, #16]
	while(n--)
 800e358:	e007      	b.n	800e36a <sch_memcpy+0x28>
	{
		*t++ = *f++;
 800e35a:	693a      	ldr	r2, [r7, #16]
 800e35c:	1c53      	adds	r3, r2, #1
 800e35e:	613b      	str	r3, [r7, #16]
 800e360:	697b      	ldr	r3, [r7, #20]
 800e362:	1c59      	adds	r1, r3, #1
 800e364:	6179      	str	r1, [r7, #20]
 800e366:	7812      	ldrb	r2, [r2, #0]
 800e368:	701a      	strb	r2, [r3, #0]
	while(n--)
 800e36a:	88fb      	ldrh	r3, [r7, #6]
 800e36c:	1e5a      	subs	r2, r3, #1
 800e36e:	80fa      	strh	r2, [r7, #6]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d1f2      	bne.n	800e35a <sch_memcpy+0x18>
	}
}
 800e374:	bf00      	nop
 800e376:	371c      	adds	r7, #28
 800e378:	46bd      	mov	sp, r7
 800e37a:	bc80      	pop	{r7}
 800e37c:	4770      	bx	lr
	...

0800e380 <PostMessage>:
	///{0,0,0,QUEUE_LENGTH,sizeof(MESSAGE),&Queue[TUNER_MODULE]},
	///{0,0,0,QUEUE_LENGTH,sizeof(MESSAGE),&Queue[MMI_MODULE]}
};
///==================================================
SCH_BOOL PostMessage(MSG_MODULE Module, SCH_U8 ID, SCH_U16 param)
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b084      	sub	sp, #16
 800e384:	af00      	add	r7, sp, #0
 800e386:	4603      	mov	r3, r0
 800e388:	71fb      	strb	r3, [r7, #7]
 800e38a:	460b      	mov	r3, r1
 800e38c:	71bb      	strb	r3, [r7, #6]
 800e38e:	4613      	mov	r3, r2
 800e390:	80bb      	strh	r3, [r7, #4]
	MESSAGE Msg;
	Msg.ID=ID;
 800e392:	79bb      	ldrb	r3, [r7, #6]
 800e394:	733b      	strb	r3, [r7, #12]
	Msg.prm=param;
 800e396:	88bb      	ldrh	r3, [r7, #4]
 800e398:	81fb      	strh	r3, [r7, #14]
	if(ID == 0x01 && param == 0x3)
 800e39a:	79bb      	ldrb	r3, [r7, #6]
 800e39c:	2b01      	cmp	r3, #1
 800e39e:	d106      	bne.n	800e3ae <PostMessage+0x2e>
 800e3a0:	88bb      	ldrh	r3, [r7, #4]
 800e3a2:	2b03      	cmp	r3, #3
 800e3a4:	d103      	bne.n	800e3ae <PostMessage+0x2e>
	{
		Msg.ID=ID;
 800e3a6:	79bb      	ldrb	r3, [r7, #6]
 800e3a8:	733b      	strb	r3, [r7, #12]
		Msg.prm=param;
 800e3aa:	88bb      	ldrh	r3, [r7, #4]
 800e3ac:	81fb      	strh	r3, [r7, #14]
	}
	return Queue_In(&MESSAGE_QUEUE[Module], &Msg, 1);
 800e3ae:	79fb      	ldrb	r3, [r7, #7]
 800e3b0:	011b      	lsls	r3, r3, #4
 800e3b2:	4a06      	ldr	r2, [pc, #24]	; (800e3cc <PostMessage+0x4c>)
 800e3b4:	4413      	add	r3, r2
 800e3b6:	f107 010c 	add.w	r1, r7, #12
 800e3ba:	2201      	movs	r2, #1
 800e3bc:	4618      	mov	r0, r3
 800e3be:	f000 f863 	bl	800e488 <Queue_In>
 800e3c2:	4603      	mov	r3, r0
}
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	3710      	adds	r7, #16
 800e3c8:	46bd      	mov	sp, r7
 800e3ca:	bd80      	pop	{r7, pc}
 800e3cc:	20000188 	.word	0x20000188

0800e3d0 <GetMessage>:
	Msg.ID=ID;
	Msg.prm=param;
	return Queue_Insert(&MESSAGE_QUEUE[Module], &Msg, 1);
}
SCH_BOOL GetMessage(MSG_MODULE Module,MESSAGE *Msg)
{
 800e3d0:	b580      	push	{r7, lr}
 800e3d2:	b082      	sub	sp, #8
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	6039      	str	r1, [r7, #0]
 800e3da:	71fb      	strb	r3, [r7, #7]
	return Queue_Out(&MESSAGE_QUEUE[Module], Msg, 1);
 800e3dc:	79fb      	ldrb	r3, [r7, #7]
 800e3de:	011b      	lsls	r3, r3, #4
 800e3e0:	4a05      	ldr	r2, [pc, #20]	; (800e3f8 <GetMessage+0x28>)
 800e3e2:	4413      	add	r3, r2
 800e3e4:	2201      	movs	r2, #1
 800e3e6:	6839      	ldr	r1, [r7, #0]
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	f000 f8a4 	bl	800e536 <Queue_Out>
 800e3ee:	4603      	mov	r3, r0
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	3708      	adds	r7, #8
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}
 800e3f8:	20000188 	.word	0x20000188

0800e3fc <ClearMessage>:
void ClearMessage(MSG_MODULE Module)
{
 800e3fc:	b580      	push	{r7, lr}
 800e3fe:	b082      	sub	sp, #8
 800e400:	af00      	add	r7, sp, #0
 800e402:	4603      	mov	r3, r0
 800e404:	71fb      	strb	r3, [r7, #7]
	Queue_Init(&MESSAGE_QUEUE[Module]);
 800e406:	79fb      	ldrb	r3, [r7, #7]
 800e408:	011b      	lsls	r3, r3, #4
 800e40a:	4a04      	ldr	r2, [pc, #16]	; (800e41c <ClearMessage+0x20>)
 800e40c:	4413      	add	r3, r2
 800e40e:	4618      	mov	r0, r3
 800e410:	f000 f81c 	bl	800e44c <Queue_Init>
}
 800e414:	bf00      	nop
 800e416:	3708      	adds	r7, #8
 800e418:	46bd      	mov	sp, r7
 800e41a:	bd80      	pop	{r7, pc}
 800e41c:	20000188 	.word	0x20000188

0800e420 <ClearAllModeMessage>:
void ClearAllModeMessage(void)
{
 800e420:	b580      	push	{r7, lr}
 800e422:	b082      	sub	sp, #8
 800e424:	af00      	add	r7, sp, #0
	SCH_U8 i=0;
 800e426:	2300      	movs	r3, #0
 800e428:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<NUMOFMODE;i++)
 800e42a:	2300      	movs	r3, #0
 800e42c:	71fb      	strb	r3, [r7, #7]
 800e42e:	e006      	b.n	800e43e <ClearAllModeMessage+0x1e>
		ClearMessage((MSG_MODULE)i);
 800e430:	79fb      	ldrb	r3, [r7, #7]
 800e432:	4618      	mov	r0, r3
 800e434:	f7ff ffe2 	bl	800e3fc <ClearMessage>
	for(i=0;i<NUMOFMODE;i++)
 800e438:	79fb      	ldrb	r3, [r7, #7]
 800e43a:	3301      	adds	r3, #1
 800e43c:	71fb      	strb	r3, [r7, #7]
 800e43e:	79fb      	ldrb	r3, [r7, #7]
 800e440:	2b03      	cmp	r3, #3
 800e442:	d9f5      	bls.n	800e430 <ClearAllModeMessage+0x10>
}
 800e444:	bf00      	nop
 800e446:	3708      	adds	r7, #8
 800e448:	46bd      	mov	sp, r7
 800e44a:	bd80      	pop	{r7, pc}

0800e44c <Queue_Init>:
*/
#include "sch_config.h"


void Queue_Init(QUEUE_T *p_queue)
{
 800e44c:	b580      	push	{r7, lr}
 800e44e:	b082      	sub	sp, #8
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
	p_queue->Cnt = 0;
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	2200      	movs	r2, #0
 800e458:	801a      	strh	r2, [r3, #0]
	p_queue->Head = 0;
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	2200      	movs	r2, #0
 800e45e:	805a      	strh	r2, [r3, #2]
	p_queue->Tail = 0;
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	2200      	movs	r2, #0
 800e464:	809a      	strh	r2, [r3, #4]
	sch_memset(p_queue->Pbuf, 0x00, p_queue->Qsize*p_queue->Isize);
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	68d8      	ldr	r0, [r3, #12]
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	88db      	ldrh	r3, [r3, #6]
 800e46e:	687a      	ldr	r2, [r7, #4]
 800e470:	8912      	ldrh	r2, [r2, #8]
 800e472:	fb02 f303 	mul.w	r3, r2, r3
 800e476:	b29b      	uxth	r3, r3
 800e478:	461a      	mov	r2, r3
 800e47a:	2100      	movs	r1, #0
 800e47c:	f7ff ff47 	bl	800e30e <sch_memset>
}
 800e480:	bf00      	nop
 800e482:	3708      	adds	r7, #8
 800e484:	46bd      	mov	sp, r7
 800e486:	bd80      	pop	{r7, pc}

0800e488 <Queue_In>:
QUE_BOOL Queue_IsEmpty(QUEUE_T *p_queue)
{
	return (p_queue->Cnt == 0) ? TRUE : FALSE;
}
QUE_BOOL Queue_In(QUEUE_T *p_queue, void *p_data, QUE_U16 Len)
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b086      	sub	sp, #24
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	60f8      	str	r0, [r7, #12]
 800e490:	60b9      	str	r1, [r7, #8]
 800e492:	4613      	mov	r3, r2
 800e494:	80fb      	strh	r3, [r7, #6]
	QUE_U16 Length = 0;
 800e496:	2300      	movs	r3, #0
 800e498:	82fb      	strh	r3, [r7, #22]
	if(p_queue->Cnt > p_queue->Qsize - Len)///
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	881b      	ldrh	r3, [r3, #0]
 800e49e:	461a      	mov	r2, r3
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	88db      	ldrh	r3, [r3, #6]
 800e4a4:	4619      	mov	r1, r3
 800e4a6:	88fb      	ldrh	r3, [r7, #6]
 800e4a8:	1acb      	subs	r3, r1, r3
 800e4aa:	429a      	cmp	r2, r3
 800e4ac:	dd24      	ble.n	800e4f8 <Queue_In+0x70>
		return FALSE;
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	e03d      	b.n	800e52e <Queue_In+0xa6>
	QUEUE_INT_DISABLE;
	while(Length < Len)
	{
		sch_memcpy((QUE_U8 *)p_queue->Pbuf+(p_queue->Head+Length)%p_queue->Qsize*p_queue->Isize, (QUE_U8 *)p_data+Length*p_queue->Isize, p_queue->Isize);
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	68d9      	ldr	r1, [r3, #12]
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	885b      	ldrh	r3, [r3, #2]
 800e4ba:	461a      	mov	r2, r3
 800e4bc:	8afb      	ldrh	r3, [r7, #22]
 800e4be:	4413      	add	r3, r2
 800e4c0:	68fa      	ldr	r2, [r7, #12]
 800e4c2:	88d2      	ldrh	r2, [r2, #6]
 800e4c4:	fb93 f0f2 	sdiv	r0, r3, r2
 800e4c8:	fb02 f200 	mul.w	r2, r2, r0
 800e4cc:	1a9b      	subs	r3, r3, r2
 800e4ce:	68fa      	ldr	r2, [r7, #12]
 800e4d0:	8912      	ldrh	r2, [r2, #8]
 800e4d2:	fb02 f303 	mul.w	r3, r2, r3
 800e4d6:	18c8      	adds	r0, r1, r3
 800e4d8:	8afb      	ldrh	r3, [r7, #22]
 800e4da:	68fa      	ldr	r2, [r7, #12]
 800e4dc:	8912      	ldrh	r2, [r2, #8]
 800e4de:	fb02 f303 	mul.w	r3, r2, r3
 800e4e2:	461a      	mov	r2, r3
 800e4e4:	68bb      	ldr	r3, [r7, #8]
 800e4e6:	1899      	adds	r1, r3, r2
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	891b      	ldrh	r3, [r3, #8]
 800e4ec:	461a      	mov	r2, r3
 800e4ee:	f7ff ff28 	bl	800e342 <sch_memcpy>
		Length++;
 800e4f2:	8afb      	ldrh	r3, [r7, #22]
 800e4f4:	3301      	adds	r3, #1
 800e4f6:	82fb      	strh	r3, [r7, #22]
	while(Length < Len)
 800e4f8:	8afa      	ldrh	r2, [r7, #22]
 800e4fa:	88fb      	ldrh	r3, [r7, #6]
 800e4fc:	429a      	cmp	r2, r3
 800e4fe:	d3d8      	bcc.n	800e4b2 <Queue_In+0x2a>
	}
	p_queue->Head = (p_queue->Head+Len)%p_queue->Qsize;
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	885b      	ldrh	r3, [r3, #2]
 800e504:	461a      	mov	r2, r3
 800e506:	88fb      	ldrh	r3, [r7, #6]
 800e508:	4413      	add	r3, r2
 800e50a:	68fa      	ldr	r2, [r7, #12]
 800e50c:	88d2      	ldrh	r2, [r2, #6]
 800e50e:	fb93 f1f2 	sdiv	r1, r3, r2
 800e512:	fb02 f201 	mul.w	r2, r2, r1
 800e516:	1a9b      	subs	r3, r3, r2
 800e518:	b29a      	uxth	r2, r3
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	805a      	strh	r2, [r3, #2]
	p_queue->Cnt += Len;
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	881a      	ldrh	r2, [r3, #0]
 800e522:	88fb      	ldrh	r3, [r7, #6]
 800e524:	4413      	add	r3, r2
 800e526:	b29a      	uxth	r2, r3
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	801a      	strh	r2, [r3, #0]
	QUEUE_INT_ENABLE;
	return TRUE;
 800e52c:	2301      	movs	r3, #1
}
 800e52e:	4618      	mov	r0, r3
 800e530:	3718      	adds	r7, #24
 800e532:	46bd      	mov	sp, r7
 800e534:	bd80      	pop	{r7, pc}

0800e536 <Queue_Out>:

QUE_BOOL Queue_Out(QUEUE_T *p_queue, void *p_data, QUE_U16 Len)
{
 800e536:	b590      	push	{r4, r7, lr}
 800e538:	b087      	sub	sp, #28
 800e53a:	af00      	add	r7, sp, #0
 800e53c:	60f8      	str	r0, [r7, #12]
 800e53e:	60b9      	str	r1, [r7, #8]
 800e540:	4613      	mov	r3, r2
 800e542:	80fb      	strh	r3, [r7, #6]
	QUE_U16 Length = 0;
 800e544:	2300      	movs	r3, #0
 800e546:	82fb      	strh	r3, [r7, #22]
	if(p_queue->Cnt < Len)///
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	881b      	ldrh	r3, [r3, #0]
 800e54c:	88fa      	ldrh	r2, [r7, #6]
 800e54e:	429a      	cmp	r2, r3
 800e550:	d925      	bls.n	800e59e <Queue_Out+0x68>
		return FALSE;
 800e552:	2300      	movs	r3, #0
 800e554:	e03e      	b.n	800e5d4 <Queue_Out+0x9e>
	QUEUE_INT_DISABLE;
	while(Length < Len)
	{
		sch_memcpy((QUE_U8 *)p_data+Length*p_queue->Isize, (QUE_U8 *)p_queue->Pbuf+(p_queue->Tail+Length)%p_queue->Qsize*p_queue->Isize, p_queue->Isize);
 800e556:	8afb      	ldrh	r3, [r7, #22]
 800e558:	68fa      	ldr	r2, [r7, #12]
 800e55a:	8912      	ldrh	r2, [r2, #8]
 800e55c:	fb02 f303 	mul.w	r3, r2, r3
 800e560:	461a      	mov	r2, r3
 800e562:	68bb      	ldr	r3, [r7, #8]
 800e564:	189c      	adds	r4, r3, r2
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	68d9      	ldr	r1, [r3, #12]
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	889b      	ldrh	r3, [r3, #4]
 800e56e:	461a      	mov	r2, r3
 800e570:	8afb      	ldrh	r3, [r7, #22]
 800e572:	4413      	add	r3, r2
 800e574:	68fa      	ldr	r2, [r7, #12]
 800e576:	88d2      	ldrh	r2, [r2, #6]
 800e578:	fb93 f0f2 	sdiv	r0, r3, r2
 800e57c:	fb02 f200 	mul.w	r2, r2, r0
 800e580:	1a9b      	subs	r3, r3, r2
 800e582:	68fa      	ldr	r2, [r7, #12]
 800e584:	8912      	ldrh	r2, [r2, #8]
 800e586:	fb02 f303 	mul.w	r3, r2, r3
 800e58a:	4419      	add	r1, r3
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	891b      	ldrh	r3, [r3, #8]
 800e590:	461a      	mov	r2, r3
 800e592:	4620      	mov	r0, r4
 800e594:	f7ff fed5 	bl	800e342 <sch_memcpy>
		Length++;
 800e598:	8afb      	ldrh	r3, [r7, #22]
 800e59a:	3301      	adds	r3, #1
 800e59c:	82fb      	strh	r3, [r7, #22]
	while(Length < Len)
 800e59e:	8afa      	ldrh	r2, [r7, #22]
 800e5a0:	88fb      	ldrh	r3, [r7, #6]
 800e5a2:	429a      	cmp	r2, r3
 800e5a4:	d3d7      	bcc.n	800e556 <Queue_Out+0x20>
	}
	p_queue->Tail = (p_queue->Tail+Len)%p_queue->Qsize;
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	889b      	ldrh	r3, [r3, #4]
 800e5aa:	461a      	mov	r2, r3
 800e5ac:	88fb      	ldrh	r3, [r7, #6]
 800e5ae:	4413      	add	r3, r2
 800e5b0:	68fa      	ldr	r2, [r7, #12]
 800e5b2:	88d2      	ldrh	r2, [r2, #6]
 800e5b4:	fb93 f1f2 	sdiv	r1, r3, r2
 800e5b8:	fb02 f201 	mul.w	r2, r2, r1
 800e5bc:	1a9b      	subs	r3, r3, r2
 800e5be:	b29a      	uxth	r2, r3
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	809a      	strh	r2, [r3, #4]
	p_queue->Cnt -= Len;
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	881a      	ldrh	r2, [r3, #0]
 800e5c8:	88fb      	ldrh	r3, [r7, #6]
 800e5ca:	1ad3      	subs	r3, r2, r3
 800e5cc:	b29a      	uxth	r2, r3
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	801a      	strh	r2, [r3, #0]
	QUEUE_INT_ENABLE;
	return TRUE;
 800e5d2:	2301      	movs	r3, #1
}
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	371c      	adds	r7, #28
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	bd90      	pop	{r4, r7, pc}

0800e5dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e5dc:	b580      	push	{r7, lr}
 800e5de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e5e0:	2200      	movs	r2, #0
 800e5e2:	4912      	ldr	r1, [pc, #72]	; (800e62c <MX_USB_DEVICE_Init+0x50>)
 800e5e4:	4812      	ldr	r0, [pc, #72]	; (800e630 <MX_USB_DEVICE_Init+0x54>)
 800e5e6:	f7f7 fd9b 	bl	8006120 <USBD_Init>
 800e5ea:	4603      	mov	r3, r0
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d001      	beq.n	800e5f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e5f0:	f7f2 ff0a 	bl	8001408 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 800e5f4:	490f      	ldr	r1, [pc, #60]	; (800e634 <MX_USB_DEVICE_Init+0x58>)
 800e5f6:	480e      	ldr	r0, [pc, #56]	; (800e630 <MX_USB_DEVICE_Init+0x54>)
 800e5f8:	f7f7 fdbd 	bl	8006176 <USBD_RegisterClass>
 800e5fc:	4603      	mov	r3, r0
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d001      	beq.n	800e606 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e602:	f7f2 ff01 	bl	8001408 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 800e606:	490c      	ldr	r1, [pc, #48]	; (800e638 <MX_USB_DEVICE_Init+0x5c>)
 800e608:	4809      	ldr	r0, [pc, #36]	; (800e630 <MX_USB_DEVICE_Init+0x54>)
 800e60a:	f7f7 fd73 	bl	80060f4 <USBD_CUSTOM_HID_RegisterInterface>
 800e60e:	4603      	mov	r3, r0
 800e610:	2b00      	cmp	r3, #0
 800e612:	d001      	beq.n	800e618 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e614:	f7f2 fef8 	bl	8001408 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e618:	4805      	ldr	r0, [pc, #20]	; (800e630 <MX_USB_DEVICE_Init+0x54>)
 800e61a:	f7f7 fdc5 	bl	80061a8 <USBD_Start>
 800e61e:	4603      	mov	r3, r0
 800e620:	2b00      	cmp	r3, #0
 800e622:	d001      	beq.n	800e628 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e624:	f7f2 fef0 	bl	8001408 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e628:	bf00      	nop
 800e62a:	bd80      	pop	{r7, pc}
 800e62c:	200001fc 	.word	0x200001fc
 800e630:	200042f8 	.word	0x200042f8
 800e634:	2000000c 	.word	0x2000000c
 800e638:	200001ec 	.word	0x200001ec

0800e63c <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 800e63c:	b480      	push	{r7}
 800e63e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e640:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e642:	4618      	mov	r0, r3
 800e644:	46bd      	mov	sp, r7
 800e646:	bc80      	pop	{r7}
 800e648:	4770      	bx	lr

0800e64a <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 800e64a:	b480      	push	{r7}
 800e64c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800e64e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e650:	4618      	mov	r0, r3
 800e652:	46bd      	mov	sp, r7
 800e654:	bc80      	pop	{r7}
 800e656:	4770      	bx	lr

0800e658 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b084      	sub	sp, #16
 800e65c:	af00      	add	r7, sp, #0
 800e65e:	4603      	mov	r3, r0
 800e660:	460a      	mov	r2, r1
 800e662:	71fb      	strb	r3, [r7, #7]
 800e664:	4613      	mov	r3, r2
 800e666:	71bb      	strb	r3, [r7, #6]
    USB_Received_Count = USBD_GetRxCount( &hUsbDeviceFS,CUSTOM_HID_EPIN_ADDR  );
    printf("USB_Received_Count_in = %d \r\n",USB_Received_Count);
    */
    
  USBD_CUSTOM_HID_HandleTypeDef   *hhid;
  hhid = (USBD_CUSTOM_HID_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e668:	4b0f      	ldr	r3, [pc, #60]	; (800e6a8 <CUSTOM_HID_OutEvent_FS+0x50>)
 800e66a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e66e:	60bb      	str	r3, [r7, #8]
    for(i=0;i<64;i++) 
 800e670:	2300      	movs	r3, #0
 800e672:	73fb      	strb	r3, [r7, #15]
 800e674:	e010      	b.n	800e698 <CUSTOM_HID_OutEvent_FS+0x40>
    {
        USB_Rx_Buf[i]=hhid->Report_buf[i];
 800e676:	7bfa      	ldrb	r2, [r7, #15]
 800e678:	7bfb      	ldrb	r3, [r7, #15]
 800e67a:	68b9      	ldr	r1, [r7, #8]
 800e67c:	5c89      	ldrb	r1, [r1, r2]
 800e67e:	4a0b      	ldr	r2, [pc, #44]	; (800e6ac <CUSTOM_HID_OutEvent_FS+0x54>)
 800e680:	54d1      	strb	r1, [r2, r3]
        printf("USB_Rx_Buf[%d] = 0x%x \r\n",i,USB_Rx_Buf[i]);
 800e682:	7bf9      	ldrb	r1, [r7, #15]
 800e684:	7bfb      	ldrb	r3, [r7, #15]
 800e686:	4a09      	ldr	r2, [pc, #36]	; (800e6ac <CUSTOM_HID_OutEvent_FS+0x54>)
 800e688:	5cd3      	ldrb	r3, [r2, r3]
 800e68a:	461a      	mov	r2, r3
 800e68c:	4808      	ldr	r0, [pc, #32]	; (800e6b0 <CUSTOM_HID_OutEvent_FS+0x58>)
 800e68e:	f000 fbe5 	bl	800ee5c <iprintf>
    for(i=0;i<64;i++) 
 800e692:	7bfb      	ldrb	r3, [r7, #15]
 800e694:	3301      	adds	r3, #1
 800e696:	73fb      	strb	r3, [r7, #15]
 800e698:	7bfb      	ldrb	r3, [r7, #15]
 800e69a:	2b3f      	cmp	r3, #63	; 0x3f
 800e69c:	d9eb      	bls.n	800e676 <CUSTOM_HID_OutEvent_FS+0x1e>
    } 
  return (USBD_OK);
 800e69e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e6a0:	4618      	mov	r0, r3
 800e6a2:	3710      	adds	r7, #16
 800e6a4:	46bd      	mov	sp, r7
 800e6a6:	bd80      	pop	{r7, pc}
 800e6a8:	200042f8 	.word	0x200042f8
 800e6ac:	20002a00 	.word	0x20002a00
 800e6b0:	080122e0 	.word	0x080122e0

0800e6b4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6b4:	b480      	push	{r7}
 800e6b6:	b083      	sub	sp, #12
 800e6b8:	af00      	add	r7, sp, #0
 800e6ba:	4603      	mov	r3, r0
 800e6bc:	6039      	str	r1, [r7, #0]
 800e6be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	2212      	movs	r2, #18
 800e6c4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e6c6:	4b03      	ldr	r3, [pc, #12]	; (800e6d4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e6c8:	4618      	mov	r0, r3
 800e6ca:	370c      	adds	r7, #12
 800e6cc:	46bd      	mov	sp, r7
 800e6ce:	bc80      	pop	{r7}
 800e6d0:	4770      	bx	lr
 800e6d2:	bf00      	nop
 800e6d4:	20000218 	.word	0x20000218

0800e6d8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6d8:	b480      	push	{r7}
 800e6da:	b083      	sub	sp, #12
 800e6dc:	af00      	add	r7, sp, #0
 800e6de:	4603      	mov	r3, r0
 800e6e0:	6039      	str	r1, [r7, #0]
 800e6e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e6e4:	683b      	ldr	r3, [r7, #0]
 800e6e6:	2204      	movs	r2, #4
 800e6e8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e6ea:	4b03      	ldr	r3, [pc, #12]	; (800e6f8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	370c      	adds	r7, #12
 800e6f0:	46bd      	mov	sp, r7
 800e6f2:	bc80      	pop	{r7}
 800e6f4:	4770      	bx	lr
 800e6f6:	bf00      	nop
 800e6f8:	2000022c 	.word	0x2000022c

0800e6fc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b082      	sub	sp, #8
 800e700:	af00      	add	r7, sp, #0
 800e702:	4603      	mov	r3, r0
 800e704:	6039      	str	r1, [r7, #0]
 800e706:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e708:	79fb      	ldrb	r3, [r7, #7]
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d105      	bne.n	800e71a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e70e:	683a      	ldr	r2, [r7, #0]
 800e710:	4907      	ldr	r1, [pc, #28]	; (800e730 <USBD_FS_ProductStrDescriptor+0x34>)
 800e712:	4808      	ldr	r0, [pc, #32]	; (800e734 <USBD_FS_ProductStrDescriptor+0x38>)
 800e714:	f7f8 fcb3 	bl	800707e <USBD_GetString>
 800e718:	e004      	b.n	800e724 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e71a:	683a      	ldr	r2, [r7, #0]
 800e71c:	4904      	ldr	r1, [pc, #16]	; (800e730 <USBD_FS_ProductStrDescriptor+0x34>)
 800e71e:	4805      	ldr	r0, [pc, #20]	; (800e734 <USBD_FS_ProductStrDescriptor+0x38>)
 800e720:	f7f8 fcad 	bl	800707e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e724:	4b02      	ldr	r3, [pc, #8]	; (800e730 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e726:	4618      	mov	r0, r3
 800e728:	3708      	adds	r7, #8
 800e72a:	46bd      	mov	sp, r7
 800e72c:	bd80      	pop	{r7, pc}
 800e72e:	bf00      	nop
 800e730:	200045bc 	.word	0x200045bc
 800e734:	080122fc 	.word	0x080122fc

0800e738 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e738:	b580      	push	{r7, lr}
 800e73a:	b082      	sub	sp, #8
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	4603      	mov	r3, r0
 800e740:	6039      	str	r1, [r7, #0]
 800e742:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e744:	683a      	ldr	r2, [r7, #0]
 800e746:	4904      	ldr	r1, [pc, #16]	; (800e758 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e748:	4804      	ldr	r0, [pc, #16]	; (800e75c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e74a:	f7f8 fc98 	bl	800707e <USBD_GetString>
  return USBD_StrDesc;
 800e74e:	4b02      	ldr	r3, [pc, #8]	; (800e758 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e750:	4618      	mov	r0, r3
 800e752:	3708      	adds	r7, #8
 800e754:	46bd      	mov	sp, r7
 800e756:	bd80      	pop	{r7, pc}
 800e758:	200045bc 	.word	0x200045bc
 800e75c:	0801231c 	.word	0x0801231c

0800e760 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e760:	b580      	push	{r7, lr}
 800e762:	b082      	sub	sp, #8
 800e764:	af00      	add	r7, sp, #0
 800e766:	4603      	mov	r3, r0
 800e768:	6039      	str	r1, [r7, #0]
 800e76a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e76c:	683b      	ldr	r3, [r7, #0]
 800e76e:	221a      	movs	r2, #26
 800e770:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e772:	f000 f843 	bl	800e7fc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e776:	4b02      	ldr	r3, [pc, #8]	; (800e780 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e778:	4618      	mov	r0, r3
 800e77a:	3708      	adds	r7, #8
 800e77c:	46bd      	mov	sp, r7
 800e77e:	bd80      	pop	{r7, pc}
 800e780:	20000230 	.word	0x20000230

0800e784 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e784:	b580      	push	{r7, lr}
 800e786:	b082      	sub	sp, #8
 800e788:	af00      	add	r7, sp, #0
 800e78a:	4603      	mov	r3, r0
 800e78c:	6039      	str	r1, [r7, #0]
 800e78e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e790:	79fb      	ldrb	r3, [r7, #7]
 800e792:	2b00      	cmp	r3, #0
 800e794:	d105      	bne.n	800e7a2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e796:	683a      	ldr	r2, [r7, #0]
 800e798:	4907      	ldr	r1, [pc, #28]	; (800e7b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e79a:	4808      	ldr	r0, [pc, #32]	; (800e7bc <USBD_FS_ConfigStrDescriptor+0x38>)
 800e79c:	f7f8 fc6f 	bl	800707e <USBD_GetString>
 800e7a0:	e004      	b.n	800e7ac <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e7a2:	683a      	ldr	r2, [r7, #0]
 800e7a4:	4904      	ldr	r1, [pc, #16]	; (800e7b8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e7a6:	4805      	ldr	r0, [pc, #20]	; (800e7bc <USBD_FS_ConfigStrDescriptor+0x38>)
 800e7a8:	f7f8 fc69 	bl	800707e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e7ac:	4b02      	ldr	r3, [pc, #8]	; (800e7b8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e7ae:	4618      	mov	r0, r3
 800e7b0:	3708      	adds	r7, #8
 800e7b2:	46bd      	mov	sp, r7
 800e7b4:	bd80      	pop	{r7, pc}
 800e7b6:	bf00      	nop
 800e7b8:	200045bc 	.word	0x200045bc
 800e7bc:	08012330 	.word	0x08012330

0800e7c0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b082      	sub	sp, #8
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	4603      	mov	r3, r0
 800e7c8:	6039      	str	r1, [r7, #0]
 800e7ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e7cc:	79fb      	ldrb	r3, [r7, #7]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d105      	bne.n	800e7de <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e7d2:	683a      	ldr	r2, [r7, #0]
 800e7d4:	4907      	ldr	r1, [pc, #28]	; (800e7f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e7d6:	4808      	ldr	r0, [pc, #32]	; (800e7f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e7d8:	f7f8 fc51 	bl	800707e <USBD_GetString>
 800e7dc:	e004      	b.n	800e7e8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e7de:	683a      	ldr	r2, [r7, #0]
 800e7e0:	4904      	ldr	r1, [pc, #16]	; (800e7f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e7e2:	4805      	ldr	r0, [pc, #20]	; (800e7f8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e7e4:	f7f8 fc4b 	bl	800707e <USBD_GetString>
  }
  return USBD_StrDesc;
 800e7e8:	4b02      	ldr	r3, [pc, #8]	; (800e7f4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	3708      	adds	r7, #8
 800e7ee:	46bd      	mov	sp, r7
 800e7f0:	bd80      	pop	{r7, pc}
 800e7f2:	bf00      	nop
 800e7f4:	200045bc 	.word	0x200045bc
 800e7f8:	08012344 	.word	0x08012344

0800e7fc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b084      	sub	sp, #16
 800e800:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e802:	4b0f      	ldr	r3, [pc, #60]	; (800e840 <Get_SerialNum+0x44>)
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e808:	4b0e      	ldr	r3, [pc, #56]	; (800e844 <Get_SerialNum+0x48>)
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e80e:	4b0e      	ldr	r3, [pc, #56]	; (800e848 <Get_SerialNum+0x4c>)
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e814:	68fa      	ldr	r2, [r7, #12]
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	4413      	add	r3, r2
 800e81a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d009      	beq.n	800e836 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e822:	2208      	movs	r2, #8
 800e824:	4909      	ldr	r1, [pc, #36]	; (800e84c <Get_SerialNum+0x50>)
 800e826:	68f8      	ldr	r0, [r7, #12]
 800e828:	f000 f814 	bl	800e854 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e82c:	2204      	movs	r2, #4
 800e82e:	4908      	ldr	r1, [pc, #32]	; (800e850 <Get_SerialNum+0x54>)
 800e830:	68b8      	ldr	r0, [r7, #8]
 800e832:	f000 f80f 	bl	800e854 <IntToUnicode>
  }
}
 800e836:	bf00      	nop
 800e838:	3710      	adds	r7, #16
 800e83a:	46bd      	mov	sp, r7
 800e83c:	bd80      	pop	{r7, pc}
 800e83e:	bf00      	nop
 800e840:	1ffff7e8 	.word	0x1ffff7e8
 800e844:	1ffff7ec 	.word	0x1ffff7ec
 800e848:	1ffff7f0 	.word	0x1ffff7f0
 800e84c:	20000232 	.word	0x20000232
 800e850:	20000242 	.word	0x20000242

0800e854 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e854:	b480      	push	{r7}
 800e856:	b087      	sub	sp, #28
 800e858:	af00      	add	r7, sp, #0
 800e85a:	60f8      	str	r0, [r7, #12]
 800e85c:	60b9      	str	r1, [r7, #8]
 800e85e:	4613      	mov	r3, r2
 800e860:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e862:	2300      	movs	r3, #0
 800e864:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e866:	2300      	movs	r3, #0
 800e868:	75fb      	strb	r3, [r7, #23]
 800e86a:	e027      	b.n	800e8bc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	0f1b      	lsrs	r3, r3, #28
 800e870:	2b09      	cmp	r3, #9
 800e872:	d80b      	bhi.n	800e88c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	0f1b      	lsrs	r3, r3, #28
 800e878:	b2da      	uxtb	r2, r3
 800e87a:	7dfb      	ldrb	r3, [r7, #23]
 800e87c:	005b      	lsls	r3, r3, #1
 800e87e:	4619      	mov	r1, r3
 800e880:	68bb      	ldr	r3, [r7, #8]
 800e882:	440b      	add	r3, r1
 800e884:	3230      	adds	r2, #48	; 0x30
 800e886:	b2d2      	uxtb	r2, r2
 800e888:	701a      	strb	r2, [r3, #0]
 800e88a:	e00a      	b.n	800e8a2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	0f1b      	lsrs	r3, r3, #28
 800e890:	b2da      	uxtb	r2, r3
 800e892:	7dfb      	ldrb	r3, [r7, #23]
 800e894:	005b      	lsls	r3, r3, #1
 800e896:	4619      	mov	r1, r3
 800e898:	68bb      	ldr	r3, [r7, #8]
 800e89a:	440b      	add	r3, r1
 800e89c:	3237      	adds	r2, #55	; 0x37
 800e89e:	b2d2      	uxtb	r2, r2
 800e8a0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	011b      	lsls	r3, r3, #4
 800e8a6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e8a8:	7dfb      	ldrb	r3, [r7, #23]
 800e8aa:	005b      	lsls	r3, r3, #1
 800e8ac:	3301      	adds	r3, #1
 800e8ae:	68ba      	ldr	r2, [r7, #8]
 800e8b0:	4413      	add	r3, r2
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e8b6:	7dfb      	ldrb	r3, [r7, #23]
 800e8b8:	3301      	adds	r3, #1
 800e8ba:	75fb      	strb	r3, [r7, #23]
 800e8bc:	7dfa      	ldrb	r2, [r7, #23]
 800e8be:	79fb      	ldrb	r3, [r7, #7]
 800e8c0:	429a      	cmp	r2, r3
 800e8c2:	d3d3      	bcc.n	800e86c <IntToUnicode+0x18>
  }
}
 800e8c4:	bf00      	nop
 800e8c6:	371c      	adds	r7, #28
 800e8c8:	46bd      	mov	sp, r7
 800e8ca:	bc80      	pop	{r7}
 800e8cc:	4770      	bx	lr
	...

0800e8d0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	b084      	sub	sp, #16
 800e8d4:	af00      	add	r7, sp, #0
 800e8d6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	4a11      	ldr	r2, [pc, #68]	; (800e924 <HAL_PCD_MspInit+0x54>)
 800e8de:	4293      	cmp	r3, r2
 800e8e0:	d11b      	bne.n	800e91a <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800e8e2:	4b11      	ldr	r3, [pc, #68]	; (800e928 <HAL_PCD_MspInit+0x58>)
 800e8e4:	69db      	ldr	r3, [r3, #28]
 800e8e6:	4a10      	ldr	r2, [pc, #64]	; (800e928 <HAL_PCD_MspInit+0x58>)
 800e8e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800e8ec:	61d3      	str	r3, [r2, #28]
 800e8ee:	4b0e      	ldr	r3, [pc, #56]	; (800e928 <HAL_PCD_MspInit+0x58>)
 800e8f0:	69db      	ldr	r3, [r3, #28]
 800e8f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e8f6:	60fb      	str	r3, [r7, #12]
 800e8f8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 5, 0);
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	2105      	movs	r1, #5
 800e8fe:	2013      	movs	r0, #19
 800e900:	f7f3 faaf 	bl	8001e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 800e904:	2013      	movs	r0, #19
 800e906:	f7f3 fac8 	bl	8001e9a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 800e90a:	2200      	movs	r2, #0
 800e90c:	2105      	movs	r1, #5
 800e90e:	2014      	movs	r0, #20
 800e910:	f7f3 faa7 	bl	8001e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800e914:	2014      	movs	r0, #20
 800e916:	f7f3 fac0 	bl	8001e9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800e91a:	bf00      	nop
 800e91c:	3710      	adds	r7, #16
 800e91e:	46bd      	mov	sp, r7
 800e920:	bd80      	pop	{r7, pc}
 800e922:	bf00      	nop
 800e924:	40005c00 	.word	0x40005c00
 800e928:	40021000 	.word	0x40021000

0800e92c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e92c:	b580      	push	{r7, lr}
 800e92e:	b082      	sub	sp, #8
 800e930:	af00      	add	r7, sp, #0
 800e932:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800e940:	4619      	mov	r1, r3
 800e942:	4610      	mov	r0, r2
 800e944:	f7f7 fc78 	bl	8006238 <USBD_LL_SetupStage>
}
 800e948:	bf00      	nop
 800e94a:	3708      	adds	r7, #8
 800e94c:	46bd      	mov	sp, r7
 800e94e:	bd80      	pop	{r7, pc}

0800e950 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e950:	b580      	push	{r7, lr}
 800e952:	b082      	sub	sp, #8
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
 800e958:	460b      	mov	r3, r1
 800e95a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800e962:	78fb      	ldrb	r3, [r7, #3]
 800e964:	687a      	ldr	r2, [r7, #4]
 800e966:	015b      	lsls	r3, r3, #5
 800e968:	4413      	add	r3, r2
 800e96a:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800e96e:	681a      	ldr	r2, [r3, #0]
 800e970:	78fb      	ldrb	r3, [r7, #3]
 800e972:	4619      	mov	r1, r3
 800e974:	f7f7 fcab 	bl	80062ce <USBD_LL_DataOutStage>
}
 800e978:	bf00      	nop
 800e97a:	3708      	adds	r7, #8
 800e97c:	46bd      	mov	sp, r7
 800e97e:	bd80      	pop	{r7, pc}

0800e980 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e980:	b580      	push	{r7, lr}
 800e982:	b082      	sub	sp, #8
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
 800e988:	460b      	mov	r3, r1
 800e98a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800e992:	78fb      	ldrb	r3, [r7, #3]
 800e994:	687a      	ldr	r2, [r7, #4]
 800e996:	015b      	lsls	r3, r3, #5
 800e998:	4413      	add	r3, r2
 800e99a:	333c      	adds	r3, #60	; 0x3c
 800e99c:	681a      	ldr	r2, [r3, #0]
 800e99e:	78fb      	ldrb	r3, [r7, #3]
 800e9a0:	4619      	mov	r1, r3
 800e9a2:	f7f7 fd05 	bl	80063b0 <USBD_LL_DataInStage>
}
 800e9a6:	bf00      	nop
 800e9a8:	3708      	adds	r7, #8
 800e9aa:	46bd      	mov	sp, r7
 800e9ac:	bd80      	pop	{r7, pc}

0800e9ae <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e9ae:	b580      	push	{r7, lr}
 800e9b0:	b082      	sub	sp, #8
 800e9b2:	af00      	add	r7, sp, #0
 800e9b4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e9bc:	4618      	mov	r0, r3
 800e9be:	f7f7 fe15 	bl	80065ec <USBD_LL_SOF>
}
 800e9c2:	bf00      	nop
 800e9c4:	3708      	adds	r7, #8
 800e9c6:	46bd      	mov	sp, r7
 800e9c8:	bd80      	pop	{r7, pc}

0800e9ca <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800e9ca:	b580      	push	{r7, lr}
 800e9cc:	b084      	sub	sp, #16
 800e9ce:	af00      	add	r7, sp, #0
 800e9d0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e9d2:	2301      	movs	r3, #1
 800e9d4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	689b      	ldr	r3, [r3, #8]
 800e9da:	2b02      	cmp	r3, #2
 800e9dc:	d001      	beq.n	800e9e2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e9de:	f7f2 fd13 	bl	8001408 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e9e8:	7bfa      	ldrb	r2, [r7, #15]
 800e9ea:	4611      	mov	r1, r2
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	f7f7 fdc5 	bl	800657c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	f7f7 fd7e 	bl	80064fa <USBD_LL_Reset>
}
 800e9fe:	bf00      	nop
 800ea00:	3710      	adds	r7, #16
 800ea02:	46bd      	mov	sp, r7
 800ea04:	bd80      	pop	{r7, pc}
	...

0800ea08 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea08:	b580      	push	{r7, lr}
 800ea0a:	b082      	sub	sp, #8
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800ea16:	4618      	mov	r0, r3
 800ea18:	f7f7 fdbf 	bl	800659a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	699b      	ldr	r3, [r3, #24]
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d005      	beq.n	800ea30 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ea24:	4b04      	ldr	r3, [pc, #16]	; (800ea38 <HAL_PCD_SuspendCallback+0x30>)
 800ea26:	691b      	ldr	r3, [r3, #16]
 800ea28:	4a03      	ldr	r2, [pc, #12]	; (800ea38 <HAL_PCD_SuspendCallback+0x30>)
 800ea2a:	f043 0306 	orr.w	r3, r3, #6
 800ea2e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ea30:	bf00      	nop
 800ea32:	3708      	adds	r7, #8
 800ea34:	46bd      	mov	sp, r7
 800ea36:	bd80      	pop	{r7, pc}
 800ea38:	e000ed00 	.word	0xe000ed00

0800ea3c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea3c:	b580      	push	{r7, lr}
 800ea3e:	b082      	sub	sp, #8
 800ea40:	af00      	add	r7, sp, #0
 800ea42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	f7f7 fdb9 	bl	80065c2 <USBD_LL_Resume>
}
 800ea50:	bf00      	nop
 800ea52:	3708      	adds	r7, #8
 800ea54:	46bd      	mov	sp, r7
 800ea56:	bd80      	pop	{r7, pc}

0800ea58 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ea58:	b580      	push	{r7, lr}
 800ea5a:	b082      	sub	sp, #8
 800ea5c:	af00      	add	r7, sp, #0
 800ea5e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800ea60:	4a23      	ldr	r2, [pc, #140]	; (800eaf0 <USBD_LL_Init+0x98>)
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	4a21      	ldr	r2, [pc, #132]	; (800eaf0 <USBD_LL_Init+0x98>)
 800ea6c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800ea70:	4b1f      	ldr	r3, [pc, #124]	; (800eaf0 <USBD_LL_Init+0x98>)
 800ea72:	4a20      	ldr	r2, [pc, #128]	; (800eaf4 <USBD_LL_Init+0x9c>)
 800ea74:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800ea76:	4b1e      	ldr	r3, [pc, #120]	; (800eaf0 <USBD_LL_Init+0x98>)
 800ea78:	2208      	movs	r2, #8
 800ea7a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800ea7c:	4b1c      	ldr	r3, [pc, #112]	; (800eaf0 <USBD_LL_Init+0x98>)
 800ea7e:	2202      	movs	r2, #2
 800ea80:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800ea82:	4b1b      	ldr	r3, [pc, #108]	; (800eaf0 <USBD_LL_Init+0x98>)
 800ea84:	2200      	movs	r2, #0
 800ea86:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800ea88:	4b19      	ldr	r3, [pc, #100]	; (800eaf0 <USBD_LL_Init+0x98>)
 800ea8a:	2200      	movs	r2, #0
 800ea8c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800ea8e:	4b18      	ldr	r3, [pc, #96]	; (800eaf0 <USBD_LL_Init+0x98>)
 800ea90:	2200      	movs	r2, #0
 800ea92:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800ea94:	4816      	ldr	r0, [pc, #88]	; (800eaf0 <USBD_LL_Init+0x98>)
 800ea96:	f7f3 fcb9 	bl	800240c <HAL_PCD_Init>
 800ea9a:	4603      	mov	r3, r0
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d001      	beq.n	800eaa4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800eaa0:	f7f2 fcb2 	bl	8001408 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800eaaa:	2318      	movs	r3, #24
 800eaac:	2200      	movs	r2, #0
 800eaae:	2100      	movs	r1, #0
 800eab0:	f7f4 fb3e 	bl	8003130 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800eaba:	2358      	movs	r3, #88	; 0x58
 800eabc:	2200      	movs	r2, #0
 800eabe:	2180      	movs	r1, #128	; 0x80
 800eac0:	f7f4 fb36 	bl	8003130 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800eaca:	2398      	movs	r3, #152	; 0x98
 800eacc:	2200      	movs	r2, #0
 800eace:	2181      	movs	r1, #129	; 0x81
 800ead0:	f7f4 fb2e 	bl	8003130 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800eada:	23d8      	movs	r3, #216	; 0xd8
 800eadc:	2200      	movs	r2, #0
 800eade:	2101      	movs	r1, #1
 800eae0:	f7f4 fb26 	bl	8003130 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 800eae4:	2300      	movs	r3, #0
}
 800eae6:	4618      	mov	r0, r3
 800eae8:	3708      	adds	r7, #8
 800eaea:	46bd      	mov	sp, r7
 800eaec:	bd80      	pop	{r7, pc}
 800eaee:	bf00      	nop
 800eaf0:	200047bc 	.word	0x200047bc
 800eaf4:	40005c00 	.word	0x40005c00

0800eaf8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800eaf8:	b580      	push	{r7, lr}
 800eafa:	b084      	sub	sp, #16
 800eafc:	af00      	add	r7, sp, #0
 800eafe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb00:	2300      	movs	r3, #0
 800eb02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb04:	2300      	movs	r3, #0
 800eb06:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800eb0e:	4618      	mov	r0, r3
 800eb10:	f7f3 fd5d 	bl	80025ce <HAL_PCD_Start>
 800eb14:	4603      	mov	r3, r0
 800eb16:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb18:	7bfb      	ldrb	r3, [r7, #15]
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	f000 f934 	bl	800ed88 <USBD_Get_USB_Status>
 800eb20:	4603      	mov	r3, r0
 800eb22:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800eb24:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb26:	4618      	mov	r0, r3
 800eb28:	3710      	adds	r7, #16
 800eb2a:	46bd      	mov	sp, r7
 800eb2c:	bd80      	pop	{r7, pc}

0800eb2e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800eb2e:	b580      	push	{r7, lr}
 800eb30:	b084      	sub	sp, #16
 800eb32:	af00      	add	r7, sp, #0
 800eb34:	6078      	str	r0, [r7, #4]
 800eb36:	4608      	mov	r0, r1
 800eb38:	4611      	mov	r1, r2
 800eb3a:	461a      	mov	r2, r3
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	70fb      	strb	r3, [r7, #3]
 800eb40:	460b      	mov	r3, r1
 800eb42:	70bb      	strb	r3, [r7, #2]
 800eb44:	4613      	mov	r3, r2
 800eb46:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb48:	2300      	movs	r3, #0
 800eb4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800eb56:	78bb      	ldrb	r3, [r7, #2]
 800eb58:	883a      	ldrh	r2, [r7, #0]
 800eb5a:	78f9      	ldrb	r1, [r7, #3]
 800eb5c:	f7f3 fe90 	bl	8002880 <HAL_PCD_EP_Open>
 800eb60:	4603      	mov	r3, r0
 800eb62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eb64:	7bfb      	ldrb	r3, [r7, #15]
 800eb66:	4618      	mov	r0, r3
 800eb68:	f000 f90e 	bl	800ed88 <USBD_Get_USB_Status>
 800eb6c:	4603      	mov	r3, r0
 800eb6e:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800eb70:	7bbb      	ldrb	r3, [r7, #14]
}
 800eb72:	4618      	mov	r0, r3
 800eb74:	3710      	adds	r7, #16
 800eb76:	46bd      	mov	sp, r7
 800eb78:	bd80      	pop	{r7, pc}

0800eb7a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eb7a:	b580      	push	{r7, lr}
 800eb7c:	b084      	sub	sp, #16
 800eb7e:	af00      	add	r7, sp, #0
 800eb80:	6078      	str	r0, [r7, #4]
 800eb82:	460b      	mov	r3, r1
 800eb84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eb86:	2300      	movs	r3, #0
 800eb88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800eb94:	78fa      	ldrb	r2, [r7, #3]
 800eb96:	4611      	mov	r1, r2
 800eb98:	4618      	mov	r0, r3
 800eb9a:	f7f3 fed1 	bl	8002940 <HAL_PCD_EP_Close>
 800eb9e:	4603      	mov	r3, r0
 800eba0:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800eba2:	7bfb      	ldrb	r3, [r7, #15]
 800eba4:	4618      	mov	r0, r3
 800eba6:	f000 f8ef 	bl	800ed88 <USBD_Get_USB_Status>
 800ebaa:	4603      	mov	r3, r0
 800ebac:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 800ebae:	7bbb      	ldrb	r3, [r7, #14]
}
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	3710      	adds	r7, #16
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	bd80      	pop	{r7, pc}

0800ebb8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b084      	sub	sp, #16
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
 800ebc0:	460b      	mov	r3, r1
 800ebc2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ebc4:	2300      	movs	r3, #0
 800ebc6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ebc8:	2300      	movs	r3, #0
 800ebca:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ebd2:	78fa      	ldrb	r2, [r7, #3]
 800ebd4:	4611      	mov	r1, r2
 800ebd6:	4618      	mov	r0, r3
 800ebd8:	f7f3 ff67 	bl	8002aaa <HAL_PCD_EP_SetStall>
 800ebdc:	4603      	mov	r3, r0
 800ebde:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ebe0:	7bfb      	ldrb	r3, [r7, #15]
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	f000 f8d0 	bl	800ed88 <USBD_Get_USB_Status>
 800ebe8:	4603      	mov	r3, r0
 800ebea:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800ebec:	7bbb      	ldrb	r3, [r7, #14]
}
 800ebee:	4618      	mov	r0, r3
 800ebf0:	3710      	adds	r7, #16
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	bd80      	pop	{r7, pc}

0800ebf6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ebf6:	b580      	push	{r7, lr}
 800ebf8:	b084      	sub	sp, #16
 800ebfa:	af00      	add	r7, sp, #0
 800ebfc:	6078      	str	r0, [r7, #4]
 800ebfe:	460b      	mov	r3, r1
 800ec00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec02:	2300      	movs	r3, #0
 800ec04:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec06:	2300      	movs	r3, #0
 800ec08:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ec10:	78fa      	ldrb	r2, [r7, #3]
 800ec12:	4611      	mov	r1, r2
 800ec14:	4618      	mov	r0, r3
 800ec16:	f7f3 ffa2 	bl	8002b5e <HAL_PCD_EP_ClrStall>
 800ec1a:	4603      	mov	r3, r0
 800ec1c:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ec1e:	7bfb      	ldrb	r3, [r7, #15]
 800ec20:	4618      	mov	r0, r3
 800ec22:	f000 f8b1 	bl	800ed88 <USBD_Get_USB_Status>
 800ec26:	4603      	mov	r3, r0
 800ec28:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 800ec2a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ec2c:	4618      	mov	r0, r3
 800ec2e:	3710      	adds	r7, #16
 800ec30:	46bd      	mov	sp, r7
 800ec32:	bd80      	pop	{r7, pc}

0800ec34 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ec34:	b480      	push	{r7}
 800ec36:	b085      	sub	sp, #20
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
 800ec3c:	460b      	mov	r3, r1
 800ec3e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ec46:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800ec48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	da08      	bge.n	800ec62 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800ec50:	78fb      	ldrb	r3, [r7, #3]
 800ec52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ec56:	68fa      	ldr	r2, [r7, #12]
 800ec58:	015b      	lsls	r3, r3, #5
 800ec5a:	4413      	add	r3, r2
 800ec5c:	332a      	adds	r3, #42	; 0x2a
 800ec5e:	781b      	ldrb	r3, [r3, #0]
 800ec60:	e008      	b.n	800ec74 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800ec62:	78fb      	ldrb	r3, [r7, #3]
 800ec64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ec68:	68fa      	ldr	r2, [r7, #12]
 800ec6a:	015b      	lsls	r3, r3, #5
 800ec6c:	4413      	add	r3, r2
 800ec6e:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800ec72:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ec74:	4618      	mov	r0, r3
 800ec76:	3714      	adds	r7, #20
 800ec78:	46bd      	mov	sp, r7
 800ec7a:	bc80      	pop	{r7}
 800ec7c:	4770      	bx	lr

0800ec7e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ec7e:	b580      	push	{r7, lr}
 800ec80:	b084      	sub	sp, #16
 800ec82:	af00      	add	r7, sp, #0
 800ec84:	6078      	str	r0, [r7, #4]
 800ec86:	460b      	mov	r3, r1
 800ec88:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec8a:	2300      	movs	r3, #0
 800ec8c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec8e:	2300      	movs	r3, #0
 800ec90:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ec98:	78fa      	ldrb	r2, [r7, #3]
 800ec9a:	4611      	mov	r1, r2
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	f7f3 fdca 	bl	8002836 <HAL_PCD_SetAddress>
 800eca2:	4603      	mov	r3, r0
 800eca4:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800eca6:	7bfb      	ldrb	r3, [r7, #15]
 800eca8:	4618      	mov	r0, r3
 800ecaa:	f000 f86d 	bl	800ed88 <USBD_Get_USB_Status>
 800ecae:	4603      	mov	r3, r0
 800ecb0:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800ecb2:	7bbb      	ldrb	r3, [r7, #14]
}
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	3710      	adds	r7, #16
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	bd80      	pop	{r7, pc}

0800ecbc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ecbc:	b580      	push	{r7, lr}
 800ecbe:	b086      	sub	sp, #24
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	60f8      	str	r0, [r7, #12]
 800ecc4:	607a      	str	r2, [r7, #4]
 800ecc6:	461a      	mov	r2, r3
 800ecc8:	460b      	mov	r3, r1
 800ecca:	72fb      	strb	r3, [r7, #11]
 800eccc:	4613      	mov	r3, r2
 800ecce:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ecd0:	2300      	movs	r3, #0
 800ecd2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ecde:	893b      	ldrh	r3, [r7, #8]
 800ece0:	7af9      	ldrb	r1, [r7, #11]
 800ece2:	687a      	ldr	r2, [r7, #4]
 800ece4:	f7f3 fea8 	bl	8002a38 <HAL_PCD_EP_Transmit>
 800ece8:	4603      	mov	r3, r0
 800ecea:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ecec:	7dfb      	ldrb	r3, [r7, #23]
 800ecee:	4618      	mov	r0, r3
 800ecf0:	f000 f84a 	bl	800ed88 <USBD_Get_USB_Status>
 800ecf4:	4603      	mov	r3, r0
 800ecf6:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800ecf8:	7dbb      	ldrb	r3, [r7, #22]
}
 800ecfa:	4618      	mov	r0, r3
 800ecfc:	3718      	adds	r7, #24
 800ecfe:	46bd      	mov	sp, r7
 800ed00:	bd80      	pop	{r7, pc}

0800ed02 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ed02:	b580      	push	{r7, lr}
 800ed04:	b086      	sub	sp, #24
 800ed06:	af00      	add	r7, sp, #0
 800ed08:	60f8      	str	r0, [r7, #12]
 800ed0a:	607a      	str	r2, [r7, #4]
 800ed0c:	461a      	mov	r2, r3
 800ed0e:	460b      	mov	r3, r1
 800ed10:	72fb      	strb	r3, [r7, #11]
 800ed12:	4613      	mov	r3, r2
 800ed14:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed16:	2300      	movs	r3, #0
 800ed18:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ed24:	893b      	ldrh	r3, [r7, #8]
 800ed26:	7af9      	ldrb	r1, [r7, #11]
 800ed28:	687a      	ldr	r2, [r7, #4]
 800ed2a:	f7f3 fe4b 	bl	80029c4 <HAL_PCD_EP_Receive>
 800ed2e:	4603      	mov	r3, r0
 800ed30:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed32:	7dfb      	ldrb	r3, [r7, #23]
 800ed34:	4618      	mov	r0, r3
 800ed36:	f000 f827 	bl	800ed88 <USBD_Get_USB_Status>
 800ed3a:	4603      	mov	r3, r0
 800ed3c:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 800ed3e:	7dbb      	ldrb	r3, [r7, #22]
}
 800ed40:	4618      	mov	r0, r3
 800ed42:	3718      	adds	r7, #24
 800ed44:	46bd      	mov	sp, r7
 800ed46:	bd80      	pop	{r7, pc}

0800ed48 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ed48:	b480      	push	{r7}
 800ed4a:	b083      	sub	sp, #12
 800ed4c:	af00      	add	r7, sp, #0
 800ed4e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800ed50:	4b02      	ldr	r3, [pc, #8]	; (800ed5c <USBD_static_malloc+0x14>)
}
 800ed52:	4618      	mov	r0, r3
 800ed54:	370c      	adds	r7, #12
 800ed56:	46bd      	mov	sp, r7
 800ed58:	bc80      	pop	{r7}
 800ed5a:	4770      	bx	lr
 800ed5c:	20002890 	.word	0x20002890

0800ed60 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ed60:	b480      	push	{r7}
 800ed62:	b083      	sub	sp, #12
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	6078      	str	r0, [r7, #4]

}
 800ed68:	bf00      	nop
 800ed6a:	370c      	adds	r7, #12
 800ed6c:	46bd      	mov	sp, r7
 800ed6e:	bc80      	pop	{r7}
 800ed70:	4770      	bx	lr

0800ed72 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ed72:	b480      	push	{r7}
 800ed74:	b083      	sub	sp, #12
 800ed76:	af00      	add	r7, sp, #0
 800ed78:	6078      	str	r0, [r7, #4]
 800ed7a:	460b      	mov	r3, r1
 800ed7c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800ed7e:	bf00      	nop
 800ed80:	370c      	adds	r7, #12
 800ed82:	46bd      	mov	sp, r7
 800ed84:	bc80      	pop	{r7}
 800ed86:	4770      	bx	lr

0800ed88 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ed88:	b480      	push	{r7}
 800ed8a:	b085      	sub	sp, #20
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	4603      	mov	r3, r0
 800ed90:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed92:	2300      	movs	r3, #0
 800ed94:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ed96:	79fb      	ldrb	r3, [r7, #7]
 800ed98:	2b03      	cmp	r3, #3
 800ed9a:	d817      	bhi.n	800edcc <USBD_Get_USB_Status+0x44>
 800ed9c:	a201      	add	r2, pc, #4	; (adr r2, 800eda4 <USBD_Get_USB_Status+0x1c>)
 800ed9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eda2:	bf00      	nop
 800eda4:	0800edb5 	.word	0x0800edb5
 800eda8:	0800edbb 	.word	0x0800edbb
 800edac:	0800edc1 	.word	0x0800edc1
 800edb0:	0800edc7 	.word	0x0800edc7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800edb4:	2300      	movs	r3, #0
 800edb6:	73fb      	strb	r3, [r7, #15]
    break;
 800edb8:	e00b      	b.n	800edd2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800edba:	2302      	movs	r3, #2
 800edbc:	73fb      	strb	r3, [r7, #15]
    break;
 800edbe:	e008      	b.n	800edd2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800edc0:	2301      	movs	r3, #1
 800edc2:	73fb      	strb	r3, [r7, #15]
    break;
 800edc4:	e005      	b.n	800edd2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800edc6:	2302      	movs	r3, #2
 800edc8:	73fb      	strb	r3, [r7, #15]
    break;
 800edca:	e002      	b.n	800edd2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800edcc:	2302      	movs	r3, #2
 800edce:	73fb      	strb	r3, [r7, #15]
    break;
 800edd0:	bf00      	nop
  }
  return usb_status;
 800edd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800edd4:	4618      	mov	r0, r3
 800edd6:	3714      	adds	r7, #20
 800edd8:	46bd      	mov	sp, r7
 800edda:	bc80      	pop	{r7}
 800eddc:	4770      	bx	lr
 800edde:	bf00      	nop

0800ede0 <__errno>:
 800ede0:	4b01      	ldr	r3, [pc, #4]	; (800ede8 <__errno+0x8>)
 800ede2:	6818      	ldr	r0, [r3, #0]
 800ede4:	4770      	bx	lr
 800ede6:	bf00      	nop
 800ede8:	2000024c 	.word	0x2000024c

0800edec <__libc_init_array>:
 800edec:	b570      	push	{r4, r5, r6, lr}
 800edee:	2500      	movs	r5, #0
 800edf0:	4e0c      	ldr	r6, [pc, #48]	; (800ee24 <__libc_init_array+0x38>)
 800edf2:	4c0d      	ldr	r4, [pc, #52]	; (800ee28 <__libc_init_array+0x3c>)
 800edf4:	1ba4      	subs	r4, r4, r6
 800edf6:	10a4      	asrs	r4, r4, #2
 800edf8:	42a5      	cmp	r5, r4
 800edfa:	d109      	bne.n	800ee10 <__libc_init_array+0x24>
 800edfc:	f003 f910 	bl	8012020 <_init>
 800ee00:	2500      	movs	r5, #0
 800ee02:	4e0a      	ldr	r6, [pc, #40]	; (800ee2c <__libc_init_array+0x40>)
 800ee04:	4c0a      	ldr	r4, [pc, #40]	; (800ee30 <__libc_init_array+0x44>)
 800ee06:	1ba4      	subs	r4, r4, r6
 800ee08:	10a4      	asrs	r4, r4, #2
 800ee0a:	42a5      	cmp	r5, r4
 800ee0c:	d105      	bne.n	800ee1a <__libc_init_array+0x2e>
 800ee0e:	bd70      	pop	{r4, r5, r6, pc}
 800ee10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ee14:	4798      	blx	r3
 800ee16:	3501      	adds	r5, #1
 800ee18:	e7ee      	b.n	800edf8 <__libc_init_array+0xc>
 800ee1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ee1e:	4798      	blx	r3
 800ee20:	3501      	adds	r5, #1
 800ee22:	e7f2      	b.n	800ee0a <__libc_init_array+0x1e>
 800ee24:	0801ff00 	.word	0x0801ff00
 800ee28:	0801ff00 	.word	0x0801ff00
 800ee2c:	0801ff00 	.word	0x0801ff00
 800ee30:	0801ff04 	.word	0x0801ff04

0800ee34 <memcpy>:
 800ee34:	b510      	push	{r4, lr}
 800ee36:	1e43      	subs	r3, r0, #1
 800ee38:	440a      	add	r2, r1
 800ee3a:	4291      	cmp	r1, r2
 800ee3c:	d100      	bne.n	800ee40 <memcpy+0xc>
 800ee3e:	bd10      	pop	{r4, pc}
 800ee40:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ee44:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ee48:	e7f7      	b.n	800ee3a <memcpy+0x6>

0800ee4a <memset>:
 800ee4a:	4603      	mov	r3, r0
 800ee4c:	4402      	add	r2, r0
 800ee4e:	4293      	cmp	r3, r2
 800ee50:	d100      	bne.n	800ee54 <memset+0xa>
 800ee52:	4770      	bx	lr
 800ee54:	f803 1b01 	strb.w	r1, [r3], #1
 800ee58:	e7f9      	b.n	800ee4e <memset+0x4>
	...

0800ee5c <iprintf>:
 800ee5c:	b40f      	push	{r0, r1, r2, r3}
 800ee5e:	4b0a      	ldr	r3, [pc, #40]	; (800ee88 <iprintf+0x2c>)
 800ee60:	b513      	push	{r0, r1, r4, lr}
 800ee62:	681c      	ldr	r4, [r3, #0]
 800ee64:	b124      	cbz	r4, 800ee70 <iprintf+0x14>
 800ee66:	69a3      	ldr	r3, [r4, #24]
 800ee68:	b913      	cbnz	r3, 800ee70 <iprintf+0x14>
 800ee6a:	4620      	mov	r0, r4
 800ee6c:	f000 fa4a 	bl	800f304 <__sinit>
 800ee70:	ab05      	add	r3, sp, #20
 800ee72:	9a04      	ldr	r2, [sp, #16]
 800ee74:	68a1      	ldr	r1, [r4, #8]
 800ee76:	4620      	mov	r0, r4
 800ee78:	9301      	str	r3, [sp, #4]
 800ee7a:	f000 fd51 	bl	800f920 <_vfiprintf_r>
 800ee7e:	b002      	add	sp, #8
 800ee80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ee84:	b004      	add	sp, #16
 800ee86:	4770      	bx	lr
 800ee88:	2000024c 	.word	0x2000024c

0800ee8c <_puts_r>:
 800ee8c:	b570      	push	{r4, r5, r6, lr}
 800ee8e:	460e      	mov	r6, r1
 800ee90:	4605      	mov	r5, r0
 800ee92:	b118      	cbz	r0, 800ee9c <_puts_r+0x10>
 800ee94:	6983      	ldr	r3, [r0, #24]
 800ee96:	b90b      	cbnz	r3, 800ee9c <_puts_r+0x10>
 800ee98:	f000 fa34 	bl	800f304 <__sinit>
 800ee9c:	69ab      	ldr	r3, [r5, #24]
 800ee9e:	68ac      	ldr	r4, [r5, #8]
 800eea0:	b913      	cbnz	r3, 800eea8 <_puts_r+0x1c>
 800eea2:	4628      	mov	r0, r5
 800eea4:	f000 fa2e 	bl	800f304 <__sinit>
 800eea8:	4b23      	ldr	r3, [pc, #140]	; (800ef38 <_puts_r+0xac>)
 800eeaa:	429c      	cmp	r4, r3
 800eeac:	d117      	bne.n	800eede <_puts_r+0x52>
 800eeae:	686c      	ldr	r4, [r5, #4]
 800eeb0:	89a3      	ldrh	r3, [r4, #12]
 800eeb2:	071b      	lsls	r3, r3, #28
 800eeb4:	d51d      	bpl.n	800eef2 <_puts_r+0x66>
 800eeb6:	6923      	ldr	r3, [r4, #16]
 800eeb8:	b1db      	cbz	r3, 800eef2 <_puts_r+0x66>
 800eeba:	3e01      	subs	r6, #1
 800eebc:	68a3      	ldr	r3, [r4, #8]
 800eebe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800eec2:	3b01      	subs	r3, #1
 800eec4:	60a3      	str	r3, [r4, #8]
 800eec6:	b9e9      	cbnz	r1, 800ef04 <_puts_r+0x78>
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	da2e      	bge.n	800ef2a <_puts_r+0x9e>
 800eecc:	4622      	mov	r2, r4
 800eece:	210a      	movs	r1, #10
 800eed0:	4628      	mov	r0, r5
 800eed2:	f000 f867 	bl	800efa4 <__swbuf_r>
 800eed6:	3001      	adds	r0, #1
 800eed8:	d011      	beq.n	800eefe <_puts_r+0x72>
 800eeda:	200a      	movs	r0, #10
 800eedc:	e011      	b.n	800ef02 <_puts_r+0x76>
 800eede:	4b17      	ldr	r3, [pc, #92]	; (800ef3c <_puts_r+0xb0>)
 800eee0:	429c      	cmp	r4, r3
 800eee2:	d101      	bne.n	800eee8 <_puts_r+0x5c>
 800eee4:	68ac      	ldr	r4, [r5, #8]
 800eee6:	e7e3      	b.n	800eeb0 <_puts_r+0x24>
 800eee8:	4b15      	ldr	r3, [pc, #84]	; (800ef40 <_puts_r+0xb4>)
 800eeea:	429c      	cmp	r4, r3
 800eeec:	bf08      	it	eq
 800eeee:	68ec      	ldreq	r4, [r5, #12]
 800eef0:	e7de      	b.n	800eeb0 <_puts_r+0x24>
 800eef2:	4621      	mov	r1, r4
 800eef4:	4628      	mov	r0, r5
 800eef6:	f000 f8a7 	bl	800f048 <__swsetup_r>
 800eefa:	2800      	cmp	r0, #0
 800eefc:	d0dd      	beq.n	800eeba <_puts_r+0x2e>
 800eefe:	f04f 30ff 	mov.w	r0, #4294967295
 800ef02:	bd70      	pop	{r4, r5, r6, pc}
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	da04      	bge.n	800ef12 <_puts_r+0x86>
 800ef08:	69a2      	ldr	r2, [r4, #24]
 800ef0a:	429a      	cmp	r2, r3
 800ef0c:	dc06      	bgt.n	800ef1c <_puts_r+0x90>
 800ef0e:	290a      	cmp	r1, #10
 800ef10:	d004      	beq.n	800ef1c <_puts_r+0x90>
 800ef12:	6823      	ldr	r3, [r4, #0]
 800ef14:	1c5a      	adds	r2, r3, #1
 800ef16:	6022      	str	r2, [r4, #0]
 800ef18:	7019      	strb	r1, [r3, #0]
 800ef1a:	e7cf      	b.n	800eebc <_puts_r+0x30>
 800ef1c:	4622      	mov	r2, r4
 800ef1e:	4628      	mov	r0, r5
 800ef20:	f000 f840 	bl	800efa4 <__swbuf_r>
 800ef24:	3001      	adds	r0, #1
 800ef26:	d1c9      	bne.n	800eebc <_puts_r+0x30>
 800ef28:	e7e9      	b.n	800eefe <_puts_r+0x72>
 800ef2a:	200a      	movs	r0, #10
 800ef2c:	6823      	ldr	r3, [r4, #0]
 800ef2e:	1c5a      	adds	r2, r3, #1
 800ef30:	6022      	str	r2, [r4, #0]
 800ef32:	7018      	strb	r0, [r3, #0]
 800ef34:	e7e5      	b.n	800ef02 <_puts_r+0x76>
 800ef36:	bf00      	nop
 800ef38:	0801fc70 	.word	0x0801fc70
 800ef3c:	0801fc90 	.word	0x0801fc90
 800ef40:	0801fc50 	.word	0x0801fc50

0800ef44 <puts>:
 800ef44:	4b02      	ldr	r3, [pc, #8]	; (800ef50 <puts+0xc>)
 800ef46:	4601      	mov	r1, r0
 800ef48:	6818      	ldr	r0, [r3, #0]
 800ef4a:	f7ff bf9f 	b.w	800ee8c <_puts_r>
 800ef4e:	bf00      	nop
 800ef50:	2000024c 	.word	0x2000024c

0800ef54 <siprintf>:
 800ef54:	b40e      	push	{r1, r2, r3}
 800ef56:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ef5a:	b500      	push	{lr}
 800ef5c:	b09c      	sub	sp, #112	; 0x70
 800ef5e:	ab1d      	add	r3, sp, #116	; 0x74
 800ef60:	9002      	str	r0, [sp, #8]
 800ef62:	9006      	str	r0, [sp, #24]
 800ef64:	9107      	str	r1, [sp, #28]
 800ef66:	9104      	str	r1, [sp, #16]
 800ef68:	4808      	ldr	r0, [pc, #32]	; (800ef8c <siprintf+0x38>)
 800ef6a:	4909      	ldr	r1, [pc, #36]	; (800ef90 <siprintf+0x3c>)
 800ef6c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef70:	9105      	str	r1, [sp, #20]
 800ef72:	6800      	ldr	r0, [r0, #0]
 800ef74:	a902      	add	r1, sp, #8
 800ef76:	9301      	str	r3, [sp, #4]
 800ef78:	f000 fbb2 	bl	800f6e0 <_svfiprintf_r>
 800ef7c:	2200      	movs	r2, #0
 800ef7e:	9b02      	ldr	r3, [sp, #8]
 800ef80:	701a      	strb	r2, [r3, #0]
 800ef82:	b01c      	add	sp, #112	; 0x70
 800ef84:	f85d eb04 	ldr.w	lr, [sp], #4
 800ef88:	b003      	add	sp, #12
 800ef8a:	4770      	bx	lr
 800ef8c:	2000024c 	.word	0x2000024c
 800ef90:	ffff0208 	.word	0xffff0208

0800ef94 <strcpy>:
 800ef94:	4603      	mov	r3, r0
 800ef96:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ef9a:	f803 2b01 	strb.w	r2, [r3], #1
 800ef9e:	2a00      	cmp	r2, #0
 800efa0:	d1f9      	bne.n	800ef96 <strcpy+0x2>
 800efa2:	4770      	bx	lr

0800efa4 <__swbuf_r>:
 800efa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efa6:	460e      	mov	r6, r1
 800efa8:	4614      	mov	r4, r2
 800efaa:	4605      	mov	r5, r0
 800efac:	b118      	cbz	r0, 800efb6 <__swbuf_r+0x12>
 800efae:	6983      	ldr	r3, [r0, #24]
 800efb0:	b90b      	cbnz	r3, 800efb6 <__swbuf_r+0x12>
 800efb2:	f000 f9a7 	bl	800f304 <__sinit>
 800efb6:	4b21      	ldr	r3, [pc, #132]	; (800f03c <__swbuf_r+0x98>)
 800efb8:	429c      	cmp	r4, r3
 800efba:	d12a      	bne.n	800f012 <__swbuf_r+0x6e>
 800efbc:	686c      	ldr	r4, [r5, #4]
 800efbe:	69a3      	ldr	r3, [r4, #24]
 800efc0:	60a3      	str	r3, [r4, #8]
 800efc2:	89a3      	ldrh	r3, [r4, #12]
 800efc4:	071a      	lsls	r2, r3, #28
 800efc6:	d52e      	bpl.n	800f026 <__swbuf_r+0x82>
 800efc8:	6923      	ldr	r3, [r4, #16]
 800efca:	b363      	cbz	r3, 800f026 <__swbuf_r+0x82>
 800efcc:	6923      	ldr	r3, [r4, #16]
 800efce:	6820      	ldr	r0, [r4, #0]
 800efd0:	b2f6      	uxtb	r6, r6
 800efd2:	1ac0      	subs	r0, r0, r3
 800efd4:	6963      	ldr	r3, [r4, #20]
 800efd6:	4637      	mov	r7, r6
 800efd8:	4283      	cmp	r3, r0
 800efda:	dc04      	bgt.n	800efe6 <__swbuf_r+0x42>
 800efdc:	4621      	mov	r1, r4
 800efde:	4628      	mov	r0, r5
 800efe0:	f000 f926 	bl	800f230 <_fflush_r>
 800efe4:	bb28      	cbnz	r0, 800f032 <__swbuf_r+0x8e>
 800efe6:	68a3      	ldr	r3, [r4, #8]
 800efe8:	3001      	adds	r0, #1
 800efea:	3b01      	subs	r3, #1
 800efec:	60a3      	str	r3, [r4, #8]
 800efee:	6823      	ldr	r3, [r4, #0]
 800eff0:	1c5a      	adds	r2, r3, #1
 800eff2:	6022      	str	r2, [r4, #0]
 800eff4:	701e      	strb	r6, [r3, #0]
 800eff6:	6963      	ldr	r3, [r4, #20]
 800eff8:	4283      	cmp	r3, r0
 800effa:	d004      	beq.n	800f006 <__swbuf_r+0x62>
 800effc:	89a3      	ldrh	r3, [r4, #12]
 800effe:	07db      	lsls	r3, r3, #31
 800f000:	d519      	bpl.n	800f036 <__swbuf_r+0x92>
 800f002:	2e0a      	cmp	r6, #10
 800f004:	d117      	bne.n	800f036 <__swbuf_r+0x92>
 800f006:	4621      	mov	r1, r4
 800f008:	4628      	mov	r0, r5
 800f00a:	f000 f911 	bl	800f230 <_fflush_r>
 800f00e:	b190      	cbz	r0, 800f036 <__swbuf_r+0x92>
 800f010:	e00f      	b.n	800f032 <__swbuf_r+0x8e>
 800f012:	4b0b      	ldr	r3, [pc, #44]	; (800f040 <__swbuf_r+0x9c>)
 800f014:	429c      	cmp	r4, r3
 800f016:	d101      	bne.n	800f01c <__swbuf_r+0x78>
 800f018:	68ac      	ldr	r4, [r5, #8]
 800f01a:	e7d0      	b.n	800efbe <__swbuf_r+0x1a>
 800f01c:	4b09      	ldr	r3, [pc, #36]	; (800f044 <__swbuf_r+0xa0>)
 800f01e:	429c      	cmp	r4, r3
 800f020:	bf08      	it	eq
 800f022:	68ec      	ldreq	r4, [r5, #12]
 800f024:	e7cb      	b.n	800efbe <__swbuf_r+0x1a>
 800f026:	4621      	mov	r1, r4
 800f028:	4628      	mov	r0, r5
 800f02a:	f000 f80d 	bl	800f048 <__swsetup_r>
 800f02e:	2800      	cmp	r0, #0
 800f030:	d0cc      	beq.n	800efcc <__swbuf_r+0x28>
 800f032:	f04f 37ff 	mov.w	r7, #4294967295
 800f036:	4638      	mov	r0, r7
 800f038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f03a:	bf00      	nop
 800f03c:	0801fc70 	.word	0x0801fc70
 800f040:	0801fc90 	.word	0x0801fc90
 800f044:	0801fc50 	.word	0x0801fc50

0800f048 <__swsetup_r>:
 800f048:	4b32      	ldr	r3, [pc, #200]	; (800f114 <__swsetup_r+0xcc>)
 800f04a:	b570      	push	{r4, r5, r6, lr}
 800f04c:	681d      	ldr	r5, [r3, #0]
 800f04e:	4606      	mov	r6, r0
 800f050:	460c      	mov	r4, r1
 800f052:	b125      	cbz	r5, 800f05e <__swsetup_r+0x16>
 800f054:	69ab      	ldr	r3, [r5, #24]
 800f056:	b913      	cbnz	r3, 800f05e <__swsetup_r+0x16>
 800f058:	4628      	mov	r0, r5
 800f05a:	f000 f953 	bl	800f304 <__sinit>
 800f05e:	4b2e      	ldr	r3, [pc, #184]	; (800f118 <__swsetup_r+0xd0>)
 800f060:	429c      	cmp	r4, r3
 800f062:	d10f      	bne.n	800f084 <__swsetup_r+0x3c>
 800f064:	686c      	ldr	r4, [r5, #4]
 800f066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f06a:	b29a      	uxth	r2, r3
 800f06c:	0715      	lsls	r5, r2, #28
 800f06e:	d42c      	bmi.n	800f0ca <__swsetup_r+0x82>
 800f070:	06d0      	lsls	r0, r2, #27
 800f072:	d411      	bmi.n	800f098 <__swsetup_r+0x50>
 800f074:	2209      	movs	r2, #9
 800f076:	6032      	str	r2, [r6, #0]
 800f078:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f07c:	81a3      	strh	r3, [r4, #12]
 800f07e:	f04f 30ff 	mov.w	r0, #4294967295
 800f082:	e03e      	b.n	800f102 <__swsetup_r+0xba>
 800f084:	4b25      	ldr	r3, [pc, #148]	; (800f11c <__swsetup_r+0xd4>)
 800f086:	429c      	cmp	r4, r3
 800f088:	d101      	bne.n	800f08e <__swsetup_r+0x46>
 800f08a:	68ac      	ldr	r4, [r5, #8]
 800f08c:	e7eb      	b.n	800f066 <__swsetup_r+0x1e>
 800f08e:	4b24      	ldr	r3, [pc, #144]	; (800f120 <__swsetup_r+0xd8>)
 800f090:	429c      	cmp	r4, r3
 800f092:	bf08      	it	eq
 800f094:	68ec      	ldreq	r4, [r5, #12]
 800f096:	e7e6      	b.n	800f066 <__swsetup_r+0x1e>
 800f098:	0751      	lsls	r1, r2, #29
 800f09a:	d512      	bpl.n	800f0c2 <__swsetup_r+0x7a>
 800f09c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f09e:	b141      	cbz	r1, 800f0b2 <__swsetup_r+0x6a>
 800f0a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f0a4:	4299      	cmp	r1, r3
 800f0a6:	d002      	beq.n	800f0ae <__swsetup_r+0x66>
 800f0a8:	4630      	mov	r0, r6
 800f0aa:	f000 fa19 	bl	800f4e0 <_free_r>
 800f0ae:	2300      	movs	r3, #0
 800f0b0:	6363      	str	r3, [r4, #52]	; 0x34
 800f0b2:	89a3      	ldrh	r3, [r4, #12]
 800f0b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f0b8:	81a3      	strh	r3, [r4, #12]
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	6063      	str	r3, [r4, #4]
 800f0be:	6923      	ldr	r3, [r4, #16]
 800f0c0:	6023      	str	r3, [r4, #0]
 800f0c2:	89a3      	ldrh	r3, [r4, #12]
 800f0c4:	f043 0308 	orr.w	r3, r3, #8
 800f0c8:	81a3      	strh	r3, [r4, #12]
 800f0ca:	6923      	ldr	r3, [r4, #16]
 800f0cc:	b94b      	cbnz	r3, 800f0e2 <__swsetup_r+0x9a>
 800f0ce:	89a3      	ldrh	r3, [r4, #12]
 800f0d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f0d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f0d8:	d003      	beq.n	800f0e2 <__swsetup_r+0x9a>
 800f0da:	4621      	mov	r1, r4
 800f0dc:	4630      	mov	r0, r6
 800f0de:	f000 f9bf 	bl	800f460 <__smakebuf_r>
 800f0e2:	89a2      	ldrh	r2, [r4, #12]
 800f0e4:	f012 0301 	ands.w	r3, r2, #1
 800f0e8:	d00c      	beq.n	800f104 <__swsetup_r+0xbc>
 800f0ea:	2300      	movs	r3, #0
 800f0ec:	60a3      	str	r3, [r4, #8]
 800f0ee:	6963      	ldr	r3, [r4, #20]
 800f0f0:	425b      	negs	r3, r3
 800f0f2:	61a3      	str	r3, [r4, #24]
 800f0f4:	6923      	ldr	r3, [r4, #16]
 800f0f6:	b953      	cbnz	r3, 800f10e <__swsetup_r+0xc6>
 800f0f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f0fc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800f100:	d1ba      	bne.n	800f078 <__swsetup_r+0x30>
 800f102:	bd70      	pop	{r4, r5, r6, pc}
 800f104:	0792      	lsls	r2, r2, #30
 800f106:	bf58      	it	pl
 800f108:	6963      	ldrpl	r3, [r4, #20]
 800f10a:	60a3      	str	r3, [r4, #8]
 800f10c:	e7f2      	b.n	800f0f4 <__swsetup_r+0xac>
 800f10e:	2000      	movs	r0, #0
 800f110:	e7f7      	b.n	800f102 <__swsetup_r+0xba>
 800f112:	bf00      	nop
 800f114:	2000024c 	.word	0x2000024c
 800f118:	0801fc70 	.word	0x0801fc70
 800f11c:	0801fc90 	.word	0x0801fc90
 800f120:	0801fc50 	.word	0x0801fc50

0800f124 <__sflush_r>:
 800f124:	898a      	ldrh	r2, [r1, #12]
 800f126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f12a:	4605      	mov	r5, r0
 800f12c:	0710      	lsls	r0, r2, #28
 800f12e:	460c      	mov	r4, r1
 800f130:	d458      	bmi.n	800f1e4 <__sflush_r+0xc0>
 800f132:	684b      	ldr	r3, [r1, #4]
 800f134:	2b00      	cmp	r3, #0
 800f136:	dc05      	bgt.n	800f144 <__sflush_r+0x20>
 800f138:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	dc02      	bgt.n	800f144 <__sflush_r+0x20>
 800f13e:	2000      	movs	r0, #0
 800f140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f144:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f146:	2e00      	cmp	r6, #0
 800f148:	d0f9      	beq.n	800f13e <__sflush_r+0x1a>
 800f14a:	2300      	movs	r3, #0
 800f14c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f150:	682f      	ldr	r7, [r5, #0]
 800f152:	6a21      	ldr	r1, [r4, #32]
 800f154:	602b      	str	r3, [r5, #0]
 800f156:	d032      	beq.n	800f1be <__sflush_r+0x9a>
 800f158:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f15a:	89a3      	ldrh	r3, [r4, #12]
 800f15c:	075a      	lsls	r2, r3, #29
 800f15e:	d505      	bpl.n	800f16c <__sflush_r+0x48>
 800f160:	6863      	ldr	r3, [r4, #4]
 800f162:	1ac0      	subs	r0, r0, r3
 800f164:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f166:	b10b      	cbz	r3, 800f16c <__sflush_r+0x48>
 800f168:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f16a:	1ac0      	subs	r0, r0, r3
 800f16c:	2300      	movs	r3, #0
 800f16e:	4602      	mov	r2, r0
 800f170:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f172:	6a21      	ldr	r1, [r4, #32]
 800f174:	4628      	mov	r0, r5
 800f176:	47b0      	blx	r6
 800f178:	1c43      	adds	r3, r0, #1
 800f17a:	89a3      	ldrh	r3, [r4, #12]
 800f17c:	d106      	bne.n	800f18c <__sflush_r+0x68>
 800f17e:	6829      	ldr	r1, [r5, #0]
 800f180:	291d      	cmp	r1, #29
 800f182:	d848      	bhi.n	800f216 <__sflush_r+0xf2>
 800f184:	4a29      	ldr	r2, [pc, #164]	; (800f22c <__sflush_r+0x108>)
 800f186:	40ca      	lsrs	r2, r1
 800f188:	07d6      	lsls	r6, r2, #31
 800f18a:	d544      	bpl.n	800f216 <__sflush_r+0xf2>
 800f18c:	2200      	movs	r2, #0
 800f18e:	6062      	str	r2, [r4, #4]
 800f190:	6922      	ldr	r2, [r4, #16]
 800f192:	04d9      	lsls	r1, r3, #19
 800f194:	6022      	str	r2, [r4, #0]
 800f196:	d504      	bpl.n	800f1a2 <__sflush_r+0x7e>
 800f198:	1c42      	adds	r2, r0, #1
 800f19a:	d101      	bne.n	800f1a0 <__sflush_r+0x7c>
 800f19c:	682b      	ldr	r3, [r5, #0]
 800f19e:	b903      	cbnz	r3, 800f1a2 <__sflush_r+0x7e>
 800f1a0:	6560      	str	r0, [r4, #84]	; 0x54
 800f1a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f1a4:	602f      	str	r7, [r5, #0]
 800f1a6:	2900      	cmp	r1, #0
 800f1a8:	d0c9      	beq.n	800f13e <__sflush_r+0x1a>
 800f1aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f1ae:	4299      	cmp	r1, r3
 800f1b0:	d002      	beq.n	800f1b8 <__sflush_r+0x94>
 800f1b2:	4628      	mov	r0, r5
 800f1b4:	f000 f994 	bl	800f4e0 <_free_r>
 800f1b8:	2000      	movs	r0, #0
 800f1ba:	6360      	str	r0, [r4, #52]	; 0x34
 800f1bc:	e7c0      	b.n	800f140 <__sflush_r+0x1c>
 800f1be:	2301      	movs	r3, #1
 800f1c0:	4628      	mov	r0, r5
 800f1c2:	47b0      	blx	r6
 800f1c4:	1c41      	adds	r1, r0, #1
 800f1c6:	d1c8      	bne.n	800f15a <__sflush_r+0x36>
 800f1c8:	682b      	ldr	r3, [r5, #0]
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d0c5      	beq.n	800f15a <__sflush_r+0x36>
 800f1ce:	2b1d      	cmp	r3, #29
 800f1d0:	d001      	beq.n	800f1d6 <__sflush_r+0xb2>
 800f1d2:	2b16      	cmp	r3, #22
 800f1d4:	d101      	bne.n	800f1da <__sflush_r+0xb6>
 800f1d6:	602f      	str	r7, [r5, #0]
 800f1d8:	e7b1      	b.n	800f13e <__sflush_r+0x1a>
 800f1da:	89a3      	ldrh	r3, [r4, #12]
 800f1dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f1e0:	81a3      	strh	r3, [r4, #12]
 800f1e2:	e7ad      	b.n	800f140 <__sflush_r+0x1c>
 800f1e4:	690f      	ldr	r7, [r1, #16]
 800f1e6:	2f00      	cmp	r7, #0
 800f1e8:	d0a9      	beq.n	800f13e <__sflush_r+0x1a>
 800f1ea:	0793      	lsls	r3, r2, #30
 800f1ec:	bf18      	it	ne
 800f1ee:	2300      	movne	r3, #0
 800f1f0:	680e      	ldr	r6, [r1, #0]
 800f1f2:	bf08      	it	eq
 800f1f4:	694b      	ldreq	r3, [r1, #20]
 800f1f6:	eba6 0807 	sub.w	r8, r6, r7
 800f1fa:	600f      	str	r7, [r1, #0]
 800f1fc:	608b      	str	r3, [r1, #8]
 800f1fe:	f1b8 0f00 	cmp.w	r8, #0
 800f202:	dd9c      	ble.n	800f13e <__sflush_r+0x1a>
 800f204:	4643      	mov	r3, r8
 800f206:	463a      	mov	r2, r7
 800f208:	6a21      	ldr	r1, [r4, #32]
 800f20a:	4628      	mov	r0, r5
 800f20c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f20e:	47b0      	blx	r6
 800f210:	2800      	cmp	r0, #0
 800f212:	dc06      	bgt.n	800f222 <__sflush_r+0xfe>
 800f214:	89a3      	ldrh	r3, [r4, #12]
 800f216:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f21a:	81a3      	strh	r3, [r4, #12]
 800f21c:	f04f 30ff 	mov.w	r0, #4294967295
 800f220:	e78e      	b.n	800f140 <__sflush_r+0x1c>
 800f222:	4407      	add	r7, r0
 800f224:	eba8 0800 	sub.w	r8, r8, r0
 800f228:	e7e9      	b.n	800f1fe <__sflush_r+0xda>
 800f22a:	bf00      	nop
 800f22c:	20400001 	.word	0x20400001

0800f230 <_fflush_r>:
 800f230:	b538      	push	{r3, r4, r5, lr}
 800f232:	690b      	ldr	r3, [r1, #16]
 800f234:	4605      	mov	r5, r0
 800f236:	460c      	mov	r4, r1
 800f238:	b1db      	cbz	r3, 800f272 <_fflush_r+0x42>
 800f23a:	b118      	cbz	r0, 800f244 <_fflush_r+0x14>
 800f23c:	6983      	ldr	r3, [r0, #24]
 800f23e:	b90b      	cbnz	r3, 800f244 <_fflush_r+0x14>
 800f240:	f000 f860 	bl	800f304 <__sinit>
 800f244:	4b0c      	ldr	r3, [pc, #48]	; (800f278 <_fflush_r+0x48>)
 800f246:	429c      	cmp	r4, r3
 800f248:	d109      	bne.n	800f25e <_fflush_r+0x2e>
 800f24a:	686c      	ldr	r4, [r5, #4]
 800f24c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f250:	b17b      	cbz	r3, 800f272 <_fflush_r+0x42>
 800f252:	4621      	mov	r1, r4
 800f254:	4628      	mov	r0, r5
 800f256:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f25a:	f7ff bf63 	b.w	800f124 <__sflush_r>
 800f25e:	4b07      	ldr	r3, [pc, #28]	; (800f27c <_fflush_r+0x4c>)
 800f260:	429c      	cmp	r4, r3
 800f262:	d101      	bne.n	800f268 <_fflush_r+0x38>
 800f264:	68ac      	ldr	r4, [r5, #8]
 800f266:	e7f1      	b.n	800f24c <_fflush_r+0x1c>
 800f268:	4b05      	ldr	r3, [pc, #20]	; (800f280 <_fflush_r+0x50>)
 800f26a:	429c      	cmp	r4, r3
 800f26c:	bf08      	it	eq
 800f26e:	68ec      	ldreq	r4, [r5, #12]
 800f270:	e7ec      	b.n	800f24c <_fflush_r+0x1c>
 800f272:	2000      	movs	r0, #0
 800f274:	bd38      	pop	{r3, r4, r5, pc}
 800f276:	bf00      	nop
 800f278:	0801fc70 	.word	0x0801fc70
 800f27c:	0801fc90 	.word	0x0801fc90
 800f280:	0801fc50 	.word	0x0801fc50

0800f284 <std>:
 800f284:	2300      	movs	r3, #0
 800f286:	b510      	push	{r4, lr}
 800f288:	4604      	mov	r4, r0
 800f28a:	e9c0 3300 	strd	r3, r3, [r0]
 800f28e:	6083      	str	r3, [r0, #8]
 800f290:	8181      	strh	r1, [r0, #12]
 800f292:	6643      	str	r3, [r0, #100]	; 0x64
 800f294:	81c2      	strh	r2, [r0, #14]
 800f296:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f29a:	6183      	str	r3, [r0, #24]
 800f29c:	4619      	mov	r1, r3
 800f29e:	2208      	movs	r2, #8
 800f2a0:	305c      	adds	r0, #92	; 0x5c
 800f2a2:	f7ff fdd2 	bl	800ee4a <memset>
 800f2a6:	4b05      	ldr	r3, [pc, #20]	; (800f2bc <std+0x38>)
 800f2a8:	6224      	str	r4, [r4, #32]
 800f2aa:	6263      	str	r3, [r4, #36]	; 0x24
 800f2ac:	4b04      	ldr	r3, [pc, #16]	; (800f2c0 <std+0x3c>)
 800f2ae:	62a3      	str	r3, [r4, #40]	; 0x28
 800f2b0:	4b04      	ldr	r3, [pc, #16]	; (800f2c4 <std+0x40>)
 800f2b2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f2b4:	4b04      	ldr	r3, [pc, #16]	; (800f2c8 <std+0x44>)
 800f2b6:	6323      	str	r3, [r4, #48]	; 0x30
 800f2b8:	bd10      	pop	{r4, pc}
 800f2ba:	bf00      	nop
 800f2bc:	0800fe7d 	.word	0x0800fe7d
 800f2c0:	0800fe9f 	.word	0x0800fe9f
 800f2c4:	0800fed7 	.word	0x0800fed7
 800f2c8:	0800fefb 	.word	0x0800fefb

0800f2cc <_cleanup_r>:
 800f2cc:	4901      	ldr	r1, [pc, #4]	; (800f2d4 <_cleanup_r+0x8>)
 800f2ce:	f000 b885 	b.w	800f3dc <_fwalk_reent>
 800f2d2:	bf00      	nop
 800f2d4:	0800f231 	.word	0x0800f231

0800f2d8 <__sfmoreglue>:
 800f2d8:	b570      	push	{r4, r5, r6, lr}
 800f2da:	2568      	movs	r5, #104	; 0x68
 800f2dc:	1e4a      	subs	r2, r1, #1
 800f2de:	4355      	muls	r5, r2
 800f2e0:	460e      	mov	r6, r1
 800f2e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f2e6:	f000 f947 	bl	800f578 <_malloc_r>
 800f2ea:	4604      	mov	r4, r0
 800f2ec:	b140      	cbz	r0, 800f300 <__sfmoreglue+0x28>
 800f2ee:	2100      	movs	r1, #0
 800f2f0:	e9c0 1600 	strd	r1, r6, [r0]
 800f2f4:	300c      	adds	r0, #12
 800f2f6:	60a0      	str	r0, [r4, #8]
 800f2f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f2fc:	f7ff fda5 	bl	800ee4a <memset>
 800f300:	4620      	mov	r0, r4
 800f302:	bd70      	pop	{r4, r5, r6, pc}

0800f304 <__sinit>:
 800f304:	6983      	ldr	r3, [r0, #24]
 800f306:	b510      	push	{r4, lr}
 800f308:	4604      	mov	r4, r0
 800f30a:	bb33      	cbnz	r3, 800f35a <__sinit+0x56>
 800f30c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800f310:	6503      	str	r3, [r0, #80]	; 0x50
 800f312:	4b12      	ldr	r3, [pc, #72]	; (800f35c <__sinit+0x58>)
 800f314:	4a12      	ldr	r2, [pc, #72]	; (800f360 <__sinit+0x5c>)
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	6282      	str	r2, [r0, #40]	; 0x28
 800f31a:	4298      	cmp	r0, r3
 800f31c:	bf04      	itt	eq
 800f31e:	2301      	moveq	r3, #1
 800f320:	6183      	streq	r3, [r0, #24]
 800f322:	f000 f81f 	bl	800f364 <__sfp>
 800f326:	6060      	str	r0, [r4, #4]
 800f328:	4620      	mov	r0, r4
 800f32a:	f000 f81b 	bl	800f364 <__sfp>
 800f32e:	60a0      	str	r0, [r4, #8]
 800f330:	4620      	mov	r0, r4
 800f332:	f000 f817 	bl	800f364 <__sfp>
 800f336:	2200      	movs	r2, #0
 800f338:	60e0      	str	r0, [r4, #12]
 800f33a:	2104      	movs	r1, #4
 800f33c:	6860      	ldr	r0, [r4, #4]
 800f33e:	f7ff ffa1 	bl	800f284 <std>
 800f342:	2201      	movs	r2, #1
 800f344:	2109      	movs	r1, #9
 800f346:	68a0      	ldr	r0, [r4, #8]
 800f348:	f7ff ff9c 	bl	800f284 <std>
 800f34c:	2202      	movs	r2, #2
 800f34e:	2112      	movs	r1, #18
 800f350:	68e0      	ldr	r0, [r4, #12]
 800f352:	f7ff ff97 	bl	800f284 <std>
 800f356:	2301      	movs	r3, #1
 800f358:	61a3      	str	r3, [r4, #24]
 800f35a:	bd10      	pop	{r4, pc}
 800f35c:	0801fc4c 	.word	0x0801fc4c
 800f360:	0800f2cd 	.word	0x0800f2cd

0800f364 <__sfp>:
 800f364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f366:	4b1b      	ldr	r3, [pc, #108]	; (800f3d4 <__sfp+0x70>)
 800f368:	4607      	mov	r7, r0
 800f36a:	681e      	ldr	r6, [r3, #0]
 800f36c:	69b3      	ldr	r3, [r6, #24]
 800f36e:	b913      	cbnz	r3, 800f376 <__sfp+0x12>
 800f370:	4630      	mov	r0, r6
 800f372:	f7ff ffc7 	bl	800f304 <__sinit>
 800f376:	3648      	adds	r6, #72	; 0x48
 800f378:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f37c:	3b01      	subs	r3, #1
 800f37e:	d503      	bpl.n	800f388 <__sfp+0x24>
 800f380:	6833      	ldr	r3, [r6, #0]
 800f382:	b133      	cbz	r3, 800f392 <__sfp+0x2e>
 800f384:	6836      	ldr	r6, [r6, #0]
 800f386:	e7f7      	b.n	800f378 <__sfp+0x14>
 800f388:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f38c:	b16d      	cbz	r5, 800f3aa <__sfp+0x46>
 800f38e:	3468      	adds	r4, #104	; 0x68
 800f390:	e7f4      	b.n	800f37c <__sfp+0x18>
 800f392:	2104      	movs	r1, #4
 800f394:	4638      	mov	r0, r7
 800f396:	f7ff ff9f 	bl	800f2d8 <__sfmoreglue>
 800f39a:	6030      	str	r0, [r6, #0]
 800f39c:	2800      	cmp	r0, #0
 800f39e:	d1f1      	bne.n	800f384 <__sfp+0x20>
 800f3a0:	230c      	movs	r3, #12
 800f3a2:	4604      	mov	r4, r0
 800f3a4:	603b      	str	r3, [r7, #0]
 800f3a6:	4620      	mov	r0, r4
 800f3a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f3aa:	4b0b      	ldr	r3, [pc, #44]	; (800f3d8 <__sfp+0x74>)
 800f3ac:	6665      	str	r5, [r4, #100]	; 0x64
 800f3ae:	e9c4 5500 	strd	r5, r5, [r4]
 800f3b2:	60a5      	str	r5, [r4, #8]
 800f3b4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f3b8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800f3bc:	2208      	movs	r2, #8
 800f3be:	4629      	mov	r1, r5
 800f3c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f3c4:	f7ff fd41 	bl	800ee4a <memset>
 800f3c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f3cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f3d0:	e7e9      	b.n	800f3a6 <__sfp+0x42>
 800f3d2:	bf00      	nop
 800f3d4:	0801fc4c 	.word	0x0801fc4c
 800f3d8:	ffff0001 	.word	0xffff0001

0800f3dc <_fwalk_reent>:
 800f3dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f3e0:	4680      	mov	r8, r0
 800f3e2:	4689      	mov	r9, r1
 800f3e4:	2600      	movs	r6, #0
 800f3e6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f3ea:	b914      	cbnz	r4, 800f3f2 <_fwalk_reent+0x16>
 800f3ec:	4630      	mov	r0, r6
 800f3ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f3f2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800f3f6:	3f01      	subs	r7, #1
 800f3f8:	d501      	bpl.n	800f3fe <_fwalk_reent+0x22>
 800f3fa:	6824      	ldr	r4, [r4, #0]
 800f3fc:	e7f5      	b.n	800f3ea <_fwalk_reent+0xe>
 800f3fe:	89ab      	ldrh	r3, [r5, #12]
 800f400:	2b01      	cmp	r3, #1
 800f402:	d907      	bls.n	800f414 <_fwalk_reent+0x38>
 800f404:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f408:	3301      	adds	r3, #1
 800f40a:	d003      	beq.n	800f414 <_fwalk_reent+0x38>
 800f40c:	4629      	mov	r1, r5
 800f40e:	4640      	mov	r0, r8
 800f410:	47c8      	blx	r9
 800f412:	4306      	orrs	r6, r0
 800f414:	3568      	adds	r5, #104	; 0x68
 800f416:	e7ee      	b.n	800f3f6 <_fwalk_reent+0x1a>

0800f418 <__swhatbuf_r>:
 800f418:	b570      	push	{r4, r5, r6, lr}
 800f41a:	460e      	mov	r6, r1
 800f41c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f420:	b096      	sub	sp, #88	; 0x58
 800f422:	2900      	cmp	r1, #0
 800f424:	4614      	mov	r4, r2
 800f426:	461d      	mov	r5, r3
 800f428:	da07      	bge.n	800f43a <__swhatbuf_r+0x22>
 800f42a:	2300      	movs	r3, #0
 800f42c:	602b      	str	r3, [r5, #0]
 800f42e:	89b3      	ldrh	r3, [r6, #12]
 800f430:	061a      	lsls	r2, r3, #24
 800f432:	d410      	bmi.n	800f456 <__swhatbuf_r+0x3e>
 800f434:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f438:	e00e      	b.n	800f458 <__swhatbuf_r+0x40>
 800f43a:	466a      	mov	r2, sp
 800f43c:	f000 fd84 	bl	800ff48 <_fstat_r>
 800f440:	2800      	cmp	r0, #0
 800f442:	dbf2      	blt.n	800f42a <__swhatbuf_r+0x12>
 800f444:	9a01      	ldr	r2, [sp, #4]
 800f446:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f44a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f44e:	425a      	negs	r2, r3
 800f450:	415a      	adcs	r2, r3
 800f452:	602a      	str	r2, [r5, #0]
 800f454:	e7ee      	b.n	800f434 <__swhatbuf_r+0x1c>
 800f456:	2340      	movs	r3, #64	; 0x40
 800f458:	2000      	movs	r0, #0
 800f45a:	6023      	str	r3, [r4, #0]
 800f45c:	b016      	add	sp, #88	; 0x58
 800f45e:	bd70      	pop	{r4, r5, r6, pc}

0800f460 <__smakebuf_r>:
 800f460:	898b      	ldrh	r3, [r1, #12]
 800f462:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f464:	079d      	lsls	r5, r3, #30
 800f466:	4606      	mov	r6, r0
 800f468:	460c      	mov	r4, r1
 800f46a:	d507      	bpl.n	800f47c <__smakebuf_r+0x1c>
 800f46c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f470:	6023      	str	r3, [r4, #0]
 800f472:	6123      	str	r3, [r4, #16]
 800f474:	2301      	movs	r3, #1
 800f476:	6163      	str	r3, [r4, #20]
 800f478:	b002      	add	sp, #8
 800f47a:	bd70      	pop	{r4, r5, r6, pc}
 800f47c:	ab01      	add	r3, sp, #4
 800f47e:	466a      	mov	r2, sp
 800f480:	f7ff ffca 	bl	800f418 <__swhatbuf_r>
 800f484:	9900      	ldr	r1, [sp, #0]
 800f486:	4605      	mov	r5, r0
 800f488:	4630      	mov	r0, r6
 800f48a:	f000 f875 	bl	800f578 <_malloc_r>
 800f48e:	b948      	cbnz	r0, 800f4a4 <__smakebuf_r+0x44>
 800f490:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f494:	059a      	lsls	r2, r3, #22
 800f496:	d4ef      	bmi.n	800f478 <__smakebuf_r+0x18>
 800f498:	f023 0303 	bic.w	r3, r3, #3
 800f49c:	f043 0302 	orr.w	r3, r3, #2
 800f4a0:	81a3      	strh	r3, [r4, #12]
 800f4a2:	e7e3      	b.n	800f46c <__smakebuf_r+0xc>
 800f4a4:	4b0d      	ldr	r3, [pc, #52]	; (800f4dc <__smakebuf_r+0x7c>)
 800f4a6:	62b3      	str	r3, [r6, #40]	; 0x28
 800f4a8:	89a3      	ldrh	r3, [r4, #12]
 800f4aa:	6020      	str	r0, [r4, #0]
 800f4ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f4b0:	81a3      	strh	r3, [r4, #12]
 800f4b2:	9b00      	ldr	r3, [sp, #0]
 800f4b4:	6120      	str	r0, [r4, #16]
 800f4b6:	6163      	str	r3, [r4, #20]
 800f4b8:	9b01      	ldr	r3, [sp, #4]
 800f4ba:	b15b      	cbz	r3, 800f4d4 <__smakebuf_r+0x74>
 800f4bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f4c0:	4630      	mov	r0, r6
 800f4c2:	f000 fd53 	bl	800ff6c <_isatty_r>
 800f4c6:	b128      	cbz	r0, 800f4d4 <__smakebuf_r+0x74>
 800f4c8:	89a3      	ldrh	r3, [r4, #12]
 800f4ca:	f023 0303 	bic.w	r3, r3, #3
 800f4ce:	f043 0301 	orr.w	r3, r3, #1
 800f4d2:	81a3      	strh	r3, [r4, #12]
 800f4d4:	89a3      	ldrh	r3, [r4, #12]
 800f4d6:	431d      	orrs	r5, r3
 800f4d8:	81a5      	strh	r5, [r4, #12]
 800f4da:	e7cd      	b.n	800f478 <__smakebuf_r+0x18>
 800f4dc:	0800f2cd 	.word	0x0800f2cd

0800f4e0 <_free_r>:
 800f4e0:	b538      	push	{r3, r4, r5, lr}
 800f4e2:	4605      	mov	r5, r0
 800f4e4:	2900      	cmp	r1, #0
 800f4e6:	d043      	beq.n	800f570 <_free_r+0x90>
 800f4e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f4ec:	1f0c      	subs	r4, r1, #4
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	bfb8      	it	lt
 800f4f2:	18e4      	addlt	r4, r4, r3
 800f4f4:	f000 fd83 	bl	800fffe <__malloc_lock>
 800f4f8:	4a1e      	ldr	r2, [pc, #120]	; (800f574 <_free_r+0x94>)
 800f4fa:	6813      	ldr	r3, [r2, #0]
 800f4fc:	4610      	mov	r0, r2
 800f4fe:	b933      	cbnz	r3, 800f50e <_free_r+0x2e>
 800f500:	6063      	str	r3, [r4, #4]
 800f502:	6014      	str	r4, [r2, #0]
 800f504:	4628      	mov	r0, r5
 800f506:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f50a:	f000 bd79 	b.w	8010000 <__malloc_unlock>
 800f50e:	42a3      	cmp	r3, r4
 800f510:	d90b      	bls.n	800f52a <_free_r+0x4a>
 800f512:	6821      	ldr	r1, [r4, #0]
 800f514:	1862      	adds	r2, r4, r1
 800f516:	4293      	cmp	r3, r2
 800f518:	bf01      	itttt	eq
 800f51a:	681a      	ldreq	r2, [r3, #0]
 800f51c:	685b      	ldreq	r3, [r3, #4]
 800f51e:	1852      	addeq	r2, r2, r1
 800f520:	6022      	streq	r2, [r4, #0]
 800f522:	6063      	str	r3, [r4, #4]
 800f524:	6004      	str	r4, [r0, #0]
 800f526:	e7ed      	b.n	800f504 <_free_r+0x24>
 800f528:	4613      	mov	r3, r2
 800f52a:	685a      	ldr	r2, [r3, #4]
 800f52c:	b10a      	cbz	r2, 800f532 <_free_r+0x52>
 800f52e:	42a2      	cmp	r2, r4
 800f530:	d9fa      	bls.n	800f528 <_free_r+0x48>
 800f532:	6819      	ldr	r1, [r3, #0]
 800f534:	1858      	adds	r0, r3, r1
 800f536:	42a0      	cmp	r0, r4
 800f538:	d10b      	bne.n	800f552 <_free_r+0x72>
 800f53a:	6820      	ldr	r0, [r4, #0]
 800f53c:	4401      	add	r1, r0
 800f53e:	1858      	adds	r0, r3, r1
 800f540:	4282      	cmp	r2, r0
 800f542:	6019      	str	r1, [r3, #0]
 800f544:	d1de      	bne.n	800f504 <_free_r+0x24>
 800f546:	6810      	ldr	r0, [r2, #0]
 800f548:	6852      	ldr	r2, [r2, #4]
 800f54a:	4401      	add	r1, r0
 800f54c:	6019      	str	r1, [r3, #0]
 800f54e:	605a      	str	r2, [r3, #4]
 800f550:	e7d8      	b.n	800f504 <_free_r+0x24>
 800f552:	d902      	bls.n	800f55a <_free_r+0x7a>
 800f554:	230c      	movs	r3, #12
 800f556:	602b      	str	r3, [r5, #0]
 800f558:	e7d4      	b.n	800f504 <_free_r+0x24>
 800f55a:	6820      	ldr	r0, [r4, #0]
 800f55c:	1821      	adds	r1, r4, r0
 800f55e:	428a      	cmp	r2, r1
 800f560:	bf01      	itttt	eq
 800f562:	6811      	ldreq	r1, [r2, #0]
 800f564:	6852      	ldreq	r2, [r2, #4]
 800f566:	1809      	addeq	r1, r1, r0
 800f568:	6021      	streq	r1, [r4, #0]
 800f56a:	6062      	str	r2, [r4, #4]
 800f56c:	605c      	str	r4, [r3, #4]
 800f56e:	e7c9      	b.n	800f504 <_free_r+0x24>
 800f570:	bd38      	pop	{r3, r4, r5, pc}
 800f572:	bf00      	nop
 800f574:	200028e8 	.word	0x200028e8

0800f578 <_malloc_r>:
 800f578:	b570      	push	{r4, r5, r6, lr}
 800f57a:	1ccd      	adds	r5, r1, #3
 800f57c:	f025 0503 	bic.w	r5, r5, #3
 800f580:	3508      	adds	r5, #8
 800f582:	2d0c      	cmp	r5, #12
 800f584:	bf38      	it	cc
 800f586:	250c      	movcc	r5, #12
 800f588:	2d00      	cmp	r5, #0
 800f58a:	4606      	mov	r6, r0
 800f58c:	db01      	blt.n	800f592 <_malloc_r+0x1a>
 800f58e:	42a9      	cmp	r1, r5
 800f590:	d903      	bls.n	800f59a <_malloc_r+0x22>
 800f592:	230c      	movs	r3, #12
 800f594:	6033      	str	r3, [r6, #0]
 800f596:	2000      	movs	r0, #0
 800f598:	bd70      	pop	{r4, r5, r6, pc}
 800f59a:	f000 fd30 	bl	800fffe <__malloc_lock>
 800f59e:	4a21      	ldr	r2, [pc, #132]	; (800f624 <_malloc_r+0xac>)
 800f5a0:	6814      	ldr	r4, [r2, #0]
 800f5a2:	4621      	mov	r1, r4
 800f5a4:	b991      	cbnz	r1, 800f5cc <_malloc_r+0x54>
 800f5a6:	4c20      	ldr	r4, [pc, #128]	; (800f628 <_malloc_r+0xb0>)
 800f5a8:	6823      	ldr	r3, [r4, #0]
 800f5aa:	b91b      	cbnz	r3, 800f5b4 <_malloc_r+0x3c>
 800f5ac:	4630      	mov	r0, r6
 800f5ae:	f000 fc55 	bl	800fe5c <_sbrk_r>
 800f5b2:	6020      	str	r0, [r4, #0]
 800f5b4:	4629      	mov	r1, r5
 800f5b6:	4630      	mov	r0, r6
 800f5b8:	f000 fc50 	bl	800fe5c <_sbrk_r>
 800f5bc:	1c43      	adds	r3, r0, #1
 800f5be:	d124      	bne.n	800f60a <_malloc_r+0x92>
 800f5c0:	230c      	movs	r3, #12
 800f5c2:	4630      	mov	r0, r6
 800f5c4:	6033      	str	r3, [r6, #0]
 800f5c6:	f000 fd1b 	bl	8010000 <__malloc_unlock>
 800f5ca:	e7e4      	b.n	800f596 <_malloc_r+0x1e>
 800f5cc:	680b      	ldr	r3, [r1, #0]
 800f5ce:	1b5b      	subs	r3, r3, r5
 800f5d0:	d418      	bmi.n	800f604 <_malloc_r+0x8c>
 800f5d2:	2b0b      	cmp	r3, #11
 800f5d4:	d90f      	bls.n	800f5f6 <_malloc_r+0x7e>
 800f5d6:	600b      	str	r3, [r1, #0]
 800f5d8:	18cc      	adds	r4, r1, r3
 800f5da:	50cd      	str	r5, [r1, r3]
 800f5dc:	4630      	mov	r0, r6
 800f5de:	f000 fd0f 	bl	8010000 <__malloc_unlock>
 800f5e2:	f104 000b 	add.w	r0, r4, #11
 800f5e6:	1d23      	adds	r3, r4, #4
 800f5e8:	f020 0007 	bic.w	r0, r0, #7
 800f5ec:	1ac3      	subs	r3, r0, r3
 800f5ee:	d0d3      	beq.n	800f598 <_malloc_r+0x20>
 800f5f0:	425a      	negs	r2, r3
 800f5f2:	50e2      	str	r2, [r4, r3]
 800f5f4:	e7d0      	b.n	800f598 <_malloc_r+0x20>
 800f5f6:	684b      	ldr	r3, [r1, #4]
 800f5f8:	428c      	cmp	r4, r1
 800f5fa:	bf16      	itet	ne
 800f5fc:	6063      	strne	r3, [r4, #4]
 800f5fe:	6013      	streq	r3, [r2, #0]
 800f600:	460c      	movne	r4, r1
 800f602:	e7eb      	b.n	800f5dc <_malloc_r+0x64>
 800f604:	460c      	mov	r4, r1
 800f606:	6849      	ldr	r1, [r1, #4]
 800f608:	e7cc      	b.n	800f5a4 <_malloc_r+0x2c>
 800f60a:	1cc4      	adds	r4, r0, #3
 800f60c:	f024 0403 	bic.w	r4, r4, #3
 800f610:	42a0      	cmp	r0, r4
 800f612:	d005      	beq.n	800f620 <_malloc_r+0xa8>
 800f614:	1a21      	subs	r1, r4, r0
 800f616:	4630      	mov	r0, r6
 800f618:	f000 fc20 	bl	800fe5c <_sbrk_r>
 800f61c:	3001      	adds	r0, #1
 800f61e:	d0cf      	beq.n	800f5c0 <_malloc_r+0x48>
 800f620:	6025      	str	r5, [r4, #0]
 800f622:	e7db      	b.n	800f5dc <_malloc_r+0x64>
 800f624:	200028e8 	.word	0x200028e8
 800f628:	200028ec 	.word	0x200028ec

0800f62c <__ssputs_r>:
 800f62c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f630:	688e      	ldr	r6, [r1, #8]
 800f632:	4682      	mov	sl, r0
 800f634:	429e      	cmp	r6, r3
 800f636:	460c      	mov	r4, r1
 800f638:	4690      	mov	r8, r2
 800f63a:	4699      	mov	r9, r3
 800f63c:	d837      	bhi.n	800f6ae <__ssputs_r+0x82>
 800f63e:	898a      	ldrh	r2, [r1, #12]
 800f640:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f644:	d031      	beq.n	800f6aa <__ssputs_r+0x7e>
 800f646:	2302      	movs	r3, #2
 800f648:	6825      	ldr	r5, [r4, #0]
 800f64a:	6909      	ldr	r1, [r1, #16]
 800f64c:	1a6f      	subs	r7, r5, r1
 800f64e:	6965      	ldr	r5, [r4, #20]
 800f650:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f654:	fb95 f5f3 	sdiv	r5, r5, r3
 800f658:	f109 0301 	add.w	r3, r9, #1
 800f65c:	443b      	add	r3, r7
 800f65e:	429d      	cmp	r5, r3
 800f660:	bf38      	it	cc
 800f662:	461d      	movcc	r5, r3
 800f664:	0553      	lsls	r3, r2, #21
 800f666:	d530      	bpl.n	800f6ca <__ssputs_r+0x9e>
 800f668:	4629      	mov	r1, r5
 800f66a:	f7ff ff85 	bl	800f578 <_malloc_r>
 800f66e:	4606      	mov	r6, r0
 800f670:	b950      	cbnz	r0, 800f688 <__ssputs_r+0x5c>
 800f672:	230c      	movs	r3, #12
 800f674:	f04f 30ff 	mov.w	r0, #4294967295
 800f678:	f8ca 3000 	str.w	r3, [sl]
 800f67c:	89a3      	ldrh	r3, [r4, #12]
 800f67e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f682:	81a3      	strh	r3, [r4, #12]
 800f684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f688:	463a      	mov	r2, r7
 800f68a:	6921      	ldr	r1, [r4, #16]
 800f68c:	f7ff fbd2 	bl	800ee34 <memcpy>
 800f690:	89a3      	ldrh	r3, [r4, #12]
 800f692:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f696:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f69a:	81a3      	strh	r3, [r4, #12]
 800f69c:	6126      	str	r6, [r4, #16]
 800f69e:	443e      	add	r6, r7
 800f6a0:	6026      	str	r6, [r4, #0]
 800f6a2:	464e      	mov	r6, r9
 800f6a4:	6165      	str	r5, [r4, #20]
 800f6a6:	1bed      	subs	r5, r5, r7
 800f6a8:	60a5      	str	r5, [r4, #8]
 800f6aa:	454e      	cmp	r6, r9
 800f6ac:	d900      	bls.n	800f6b0 <__ssputs_r+0x84>
 800f6ae:	464e      	mov	r6, r9
 800f6b0:	4632      	mov	r2, r6
 800f6b2:	4641      	mov	r1, r8
 800f6b4:	6820      	ldr	r0, [r4, #0]
 800f6b6:	f000 fc89 	bl	800ffcc <memmove>
 800f6ba:	68a3      	ldr	r3, [r4, #8]
 800f6bc:	2000      	movs	r0, #0
 800f6be:	1b9b      	subs	r3, r3, r6
 800f6c0:	60a3      	str	r3, [r4, #8]
 800f6c2:	6823      	ldr	r3, [r4, #0]
 800f6c4:	441e      	add	r6, r3
 800f6c6:	6026      	str	r6, [r4, #0]
 800f6c8:	e7dc      	b.n	800f684 <__ssputs_r+0x58>
 800f6ca:	462a      	mov	r2, r5
 800f6cc:	f000 fc99 	bl	8010002 <_realloc_r>
 800f6d0:	4606      	mov	r6, r0
 800f6d2:	2800      	cmp	r0, #0
 800f6d4:	d1e2      	bne.n	800f69c <__ssputs_r+0x70>
 800f6d6:	6921      	ldr	r1, [r4, #16]
 800f6d8:	4650      	mov	r0, sl
 800f6da:	f7ff ff01 	bl	800f4e0 <_free_r>
 800f6de:	e7c8      	b.n	800f672 <__ssputs_r+0x46>

0800f6e0 <_svfiprintf_r>:
 800f6e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6e4:	461d      	mov	r5, r3
 800f6e6:	898b      	ldrh	r3, [r1, #12]
 800f6e8:	b09d      	sub	sp, #116	; 0x74
 800f6ea:	061f      	lsls	r7, r3, #24
 800f6ec:	4680      	mov	r8, r0
 800f6ee:	460c      	mov	r4, r1
 800f6f0:	4616      	mov	r6, r2
 800f6f2:	d50f      	bpl.n	800f714 <_svfiprintf_r+0x34>
 800f6f4:	690b      	ldr	r3, [r1, #16]
 800f6f6:	b96b      	cbnz	r3, 800f714 <_svfiprintf_r+0x34>
 800f6f8:	2140      	movs	r1, #64	; 0x40
 800f6fa:	f7ff ff3d 	bl	800f578 <_malloc_r>
 800f6fe:	6020      	str	r0, [r4, #0]
 800f700:	6120      	str	r0, [r4, #16]
 800f702:	b928      	cbnz	r0, 800f710 <_svfiprintf_r+0x30>
 800f704:	230c      	movs	r3, #12
 800f706:	f8c8 3000 	str.w	r3, [r8]
 800f70a:	f04f 30ff 	mov.w	r0, #4294967295
 800f70e:	e0c8      	b.n	800f8a2 <_svfiprintf_r+0x1c2>
 800f710:	2340      	movs	r3, #64	; 0x40
 800f712:	6163      	str	r3, [r4, #20]
 800f714:	2300      	movs	r3, #0
 800f716:	9309      	str	r3, [sp, #36]	; 0x24
 800f718:	2320      	movs	r3, #32
 800f71a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f71e:	2330      	movs	r3, #48	; 0x30
 800f720:	f04f 0b01 	mov.w	fp, #1
 800f724:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f728:	9503      	str	r5, [sp, #12]
 800f72a:	4637      	mov	r7, r6
 800f72c:	463d      	mov	r5, r7
 800f72e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f732:	b10b      	cbz	r3, 800f738 <_svfiprintf_r+0x58>
 800f734:	2b25      	cmp	r3, #37	; 0x25
 800f736:	d13e      	bne.n	800f7b6 <_svfiprintf_r+0xd6>
 800f738:	ebb7 0a06 	subs.w	sl, r7, r6
 800f73c:	d00b      	beq.n	800f756 <_svfiprintf_r+0x76>
 800f73e:	4653      	mov	r3, sl
 800f740:	4632      	mov	r2, r6
 800f742:	4621      	mov	r1, r4
 800f744:	4640      	mov	r0, r8
 800f746:	f7ff ff71 	bl	800f62c <__ssputs_r>
 800f74a:	3001      	adds	r0, #1
 800f74c:	f000 80a4 	beq.w	800f898 <_svfiprintf_r+0x1b8>
 800f750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f752:	4453      	add	r3, sl
 800f754:	9309      	str	r3, [sp, #36]	; 0x24
 800f756:	783b      	ldrb	r3, [r7, #0]
 800f758:	2b00      	cmp	r3, #0
 800f75a:	f000 809d 	beq.w	800f898 <_svfiprintf_r+0x1b8>
 800f75e:	2300      	movs	r3, #0
 800f760:	f04f 32ff 	mov.w	r2, #4294967295
 800f764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f768:	9304      	str	r3, [sp, #16]
 800f76a:	9307      	str	r3, [sp, #28]
 800f76c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f770:	931a      	str	r3, [sp, #104]	; 0x68
 800f772:	462f      	mov	r7, r5
 800f774:	2205      	movs	r2, #5
 800f776:	f817 1b01 	ldrb.w	r1, [r7], #1
 800f77a:	4850      	ldr	r0, [pc, #320]	; (800f8bc <_svfiprintf_r+0x1dc>)
 800f77c:	f000 fc18 	bl	800ffb0 <memchr>
 800f780:	9b04      	ldr	r3, [sp, #16]
 800f782:	b9d0      	cbnz	r0, 800f7ba <_svfiprintf_r+0xda>
 800f784:	06d9      	lsls	r1, r3, #27
 800f786:	bf44      	itt	mi
 800f788:	2220      	movmi	r2, #32
 800f78a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f78e:	071a      	lsls	r2, r3, #28
 800f790:	bf44      	itt	mi
 800f792:	222b      	movmi	r2, #43	; 0x2b
 800f794:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f798:	782a      	ldrb	r2, [r5, #0]
 800f79a:	2a2a      	cmp	r2, #42	; 0x2a
 800f79c:	d015      	beq.n	800f7ca <_svfiprintf_r+0xea>
 800f79e:	462f      	mov	r7, r5
 800f7a0:	2000      	movs	r0, #0
 800f7a2:	250a      	movs	r5, #10
 800f7a4:	9a07      	ldr	r2, [sp, #28]
 800f7a6:	4639      	mov	r1, r7
 800f7a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f7ac:	3b30      	subs	r3, #48	; 0x30
 800f7ae:	2b09      	cmp	r3, #9
 800f7b0:	d94d      	bls.n	800f84e <_svfiprintf_r+0x16e>
 800f7b2:	b1b8      	cbz	r0, 800f7e4 <_svfiprintf_r+0x104>
 800f7b4:	e00f      	b.n	800f7d6 <_svfiprintf_r+0xf6>
 800f7b6:	462f      	mov	r7, r5
 800f7b8:	e7b8      	b.n	800f72c <_svfiprintf_r+0x4c>
 800f7ba:	4a40      	ldr	r2, [pc, #256]	; (800f8bc <_svfiprintf_r+0x1dc>)
 800f7bc:	463d      	mov	r5, r7
 800f7be:	1a80      	subs	r0, r0, r2
 800f7c0:	fa0b f000 	lsl.w	r0, fp, r0
 800f7c4:	4318      	orrs	r0, r3
 800f7c6:	9004      	str	r0, [sp, #16]
 800f7c8:	e7d3      	b.n	800f772 <_svfiprintf_r+0x92>
 800f7ca:	9a03      	ldr	r2, [sp, #12]
 800f7cc:	1d11      	adds	r1, r2, #4
 800f7ce:	6812      	ldr	r2, [r2, #0]
 800f7d0:	9103      	str	r1, [sp, #12]
 800f7d2:	2a00      	cmp	r2, #0
 800f7d4:	db01      	blt.n	800f7da <_svfiprintf_r+0xfa>
 800f7d6:	9207      	str	r2, [sp, #28]
 800f7d8:	e004      	b.n	800f7e4 <_svfiprintf_r+0x104>
 800f7da:	4252      	negs	r2, r2
 800f7dc:	f043 0302 	orr.w	r3, r3, #2
 800f7e0:	9207      	str	r2, [sp, #28]
 800f7e2:	9304      	str	r3, [sp, #16]
 800f7e4:	783b      	ldrb	r3, [r7, #0]
 800f7e6:	2b2e      	cmp	r3, #46	; 0x2e
 800f7e8:	d10c      	bne.n	800f804 <_svfiprintf_r+0x124>
 800f7ea:	787b      	ldrb	r3, [r7, #1]
 800f7ec:	2b2a      	cmp	r3, #42	; 0x2a
 800f7ee:	d133      	bne.n	800f858 <_svfiprintf_r+0x178>
 800f7f0:	9b03      	ldr	r3, [sp, #12]
 800f7f2:	3702      	adds	r7, #2
 800f7f4:	1d1a      	adds	r2, r3, #4
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	9203      	str	r2, [sp, #12]
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	bfb8      	it	lt
 800f7fe:	f04f 33ff 	movlt.w	r3, #4294967295
 800f802:	9305      	str	r3, [sp, #20]
 800f804:	4d2e      	ldr	r5, [pc, #184]	; (800f8c0 <_svfiprintf_r+0x1e0>)
 800f806:	2203      	movs	r2, #3
 800f808:	7839      	ldrb	r1, [r7, #0]
 800f80a:	4628      	mov	r0, r5
 800f80c:	f000 fbd0 	bl	800ffb0 <memchr>
 800f810:	b138      	cbz	r0, 800f822 <_svfiprintf_r+0x142>
 800f812:	2340      	movs	r3, #64	; 0x40
 800f814:	1b40      	subs	r0, r0, r5
 800f816:	fa03 f000 	lsl.w	r0, r3, r0
 800f81a:	9b04      	ldr	r3, [sp, #16]
 800f81c:	3701      	adds	r7, #1
 800f81e:	4303      	orrs	r3, r0
 800f820:	9304      	str	r3, [sp, #16]
 800f822:	7839      	ldrb	r1, [r7, #0]
 800f824:	2206      	movs	r2, #6
 800f826:	4827      	ldr	r0, [pc, #156]	; (800f8c4 <_svfiprintf_r+0x1e4>)
 800f828:	1c7e      	adds	r6, r7, #1
 800f82a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f82e:	f000 fbbf 	bl	800ffb0 <memchr>
 800f832:	2800      	cmp	r0, #0
 800f834:	d038      	beq.n	800f8a8 <_svfiprintf_r+0x1c8>
 800f836:	4b24      	ldr	r3, [pc, #144]	; (800f8c8 <_svfiprintf_r+0x1e8>)
 800f838:	bb13      	cbnz	r3, 800f880 <_svfiprintf_r+0x1a0>
 800f83a:	9b03      	ldr	r3, [sp, #12]
 800f83c:	3307      	adds	r3, #7
 800f83e:	f023 0307 	bic.w	r3, r3, #7
 800f842:	3308      	adds	r3, #8
 800f844:	9303      	str	r3, [sp, #12]
 800f846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f848:	444b      	add	r3, r9
 800f84a:	9309      	str	r3, [sp, #36]	; 0x24
 800f84c:	e76d      	b.n	800f72a <_svfiprintf_r+0x4a>
 800f84e:	fb05 3202 	mla	r2, r5, r2, r3
 800f852:	2001      	movs	r0, #1
 800f854:	460f      	mov	r7, r1
 800f856:	e7a6      	b.n	800f7a6 <_svfiprintf_r+0xc6>
 800f858:	2300      	movs	r3, #0
 800f85a:	250a      	movs	r5, #10
 800f85c:	4619      	mov	r1, r3
 800f85e:	3701      	adds	r7, #1
 800f860:	9305      	str	r3, [sp, #20]
 800f862:	4638      	mov	r0, r7
 800f864:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f868:	3a30      	subs	r2, #48	; 0x30
 800f86a:	2a09      	cmp	r2, #9
 800f86c:	d903      	bls.n	800f876 <_svfiprintf_r+0x196>
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d0c8      	beq.n	800f804 <_svfiprintf_r+0x124>
 800f872:	9105      	str	r1, [sp, #20]
 800f874:	e7c6      	b.n	800f804 <_svfiprintf_r+0x124>
 800f876:	fb05 2101 	mla	r1, r5, r1, r2
 800f87a:	2301      	movs	r3, #1
 800f87c:	4607      	mov	r7, r0
 800f87e:	e7f0      	b.n	800f862 <_svfiprintf_r+0x182>
 800f880:	ab03      	add	r3, sp, #12
 800f882:	9300      	str	r3, [sp, #0]
 800f884:	4622      	mov	r2, r4
 800f886:	4b11      	ldr	r3, [pc, #68]	; (800f8cc <_svfiprintf_r+0x1ec>)
 800f888:	a904      	add	r1, sp, #16
 800f88a:	4640      	mov	r0, r8
 800f88c:	f3af 8000 	nop.w
 800f890:	f1b0 3fff 	cmp.w	r0, #4294967295
 800f894:	4681      	mov	r9, r0
 800f896:	d1d6      	bne.n	800f846 <_svfiprintf_r+0x166>
 800f898:	89a3      	ldrh	r3, [r4, #12]
 800f89a:	065b      	lsls	r3, r3, #25
 800f89c:	f53f af35 	bmi.w	800f70a <_svfiprintf_r+0x2a>
 800f8a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f8a2:	b01d      	add	sp, #116	; 0x74
 800f8a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8a8:	ab03      	add	r3, sp, #12
 800f8aa:	9300      	str	r3, [sp, #0]
 800f8ac:	4622      	mov	r2, r4
 800f8ae:	4b07      	ldr	r3, [pc, #28]	; (800f8cc <_svfiprintf_r+0x1ec>)
 800f8b0:	a904      	add	r1, sp, #16
 800f8b2:	4640      	mov	r0, r8
 800f8b4:	f000 f9c0 	bl	800fc38 <_printf_i>
 800f8b8:	e7ea      	b.n	800f890 <_svfiprintf_r+0x1b0>
 800f8ba:	bf00      	nop
 800f8bc:	0801fcb0 	.word	0x0801fcb0
 800f8c0:	0801fcb6 	.word	0x0801fcb6
 800f8c4:	0801fcba 	.word	0x0801fcba
 800f8c8:	00000000 	.word	0x00000000
 800f8cc:	0800f62d 	.word	0x0800f62d

0800f8d0 <__sfputc_r>:
 800f8d0:	6893      	ldr	r3, [r2, #8]
 800f8d2:	b410      	push	{r4}
 800f8d4:	3b01      	subs	r3, #1
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	6093      	str	r3, [r2, #8]
 800f8da:	da07      	bge.n	800f8ec <__sfputc_r+0x1c>
 800f8dc:	6994      	ldr	r4, [r2, #24]
 800f8de:	42a3      	cmp	r3, r4
 800f8e0:	db01      	blt.n	800f8e6 <__sfputc_r+0x16>
 800f8e2:	290a      	cmp	r1, #10
 800f8e4:	d102      	bne.n	800f8ec <__sfputc_r+0x1c>
 800f8e6:	bc10      	pop	{r4}
 800f8e8:	f7ff bb5c 	b.w	800efa4 <__swbuf_r>
 800f8ec:	6813      	ldr	r3, [r2, #0]
 800f8ee:	1c58      	adds	r0, r3, #1
 800f8f0:	6010      	str	r0, [r2, #0]
 800f8f2:	7019      	strb	r1, [r3, #0]
 800f8f4:	4608      	mov	r0, r1
 800f8f6:	bc10      	pop	{r4}
 800f8f8:	4770      	bx	lr

0800f8fa <__sfputs_r>:
 800f8fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8fc:	4606      	mov	r6, r0
 800f8fe:	460f      	mov	r7, r1
 800f900:	4614      	mov	r4, r2
 800f902:	18d5      	adds	r5, r2, r3
 800f904:	42ac      	cmp	r4, r5
 800f906:	d101      	bne.n	800f90c <__sfputs_r+0x12>
 800f908:	2000      	movs	r0, #0
 800f90a:	e007      	b.n	800f91c <__sfputs_r+0x22>
 800f90c:	463a      	mov	r2, r7
 800f90e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f912:	4630      	mov	r0, r6
 800f914:	f7ff ffdc 	bl	800f8d0 <__sfputc_r>
 800f918:	1c43      	adds	r3, r0, #1
 800f91a:	d1f3      	bne.n	800f904 <__sfputs_r+0xa>
 800f91c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f920 <_vfiprintf_r>:
 800f920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f924:	460c      	mov	r4, r1
 800f926:	b09d      	sub	sp, #116	; 0x74
 800f928:	4617      	mov	r7, r2
 800f92a:	461d      	mov	r5, r3
 800f92c:	4606      	mov	r6, r0
 800f92e:	b118      	cbz	r0, 800f938 <_vfiprintf_r+0x18>
 800f930:	6983      	ldr	r3, [r0, #24]
 800f932:	b90b      	cbnz	r3, 800f938 <_vfiprintf_r+0x18>
 800f934:	f7ff fce6 	bl	800f304 <__sinit>
 800f938:	4b7c      	ldr	r3, [pc, #496]	; (800fb2c <_vfiprintf_r+0x20c>)
 800f93a:	429c      	cmp	r4, r3
 800f93c:	d158      	bne.n	800f9f0 <_vfiprintf_r+0xd0>
 800f93e:	6874      	ldr	r4, [r6, #4]
 800f940:	89a3      	ldrh	r3, [r4, #12]
 800f942:	0718      	lsls	r0, r3, #28
 800f944:	d55e      	bpl.n	800fa04 <_vfiprintf_r+0xe4>
 800f946:	6923      	ldr	r3, [r4, #16]
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d05b      	beq.n	800fa04 <_vfiprintf_r+0xe4>
 800f94c:	2300      	movs	r3, #0
 800f94e:	9309      	str	r3, [sp, #36]	; 0x24
 800f950:	2320      	movs	r3, #32
 800f952:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f956:	2330      	movs	r3, #48	; 0x30
 800f958:	f04f 0b01 	mov.w	fp, #1
 800f95c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f960:	9503      	str	r5, [sp, #12]
 800f962:	46b8      	mov	r8, r7
 800f964:	4645      	mov	r5, r8
 800f966:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f96a:	b10b      	cbz	r3, 800f970 <_vfiprintf_r+0x50>
 800f96c:	2b25      	cmp	r3, #37	; 0x25
 800f96e:	d154      	bne.n	800fa1a <_vfiprintf_r+0xfa>
 800f970:	ebb8 0a07 	subs.w	sl, r8, r7
 800f974:	d00b      	beq.n	800f98e <_vfiprintf_r+0x6e>
 800f976:	4653      	mov	r3, sl
 800f978:	463a      	mov	r2, r7
 800f97a:	4621      	mov	r1, r4
 800f97c:	4630      	mov	r0, r6
 800f97e:	f7ff ffbc 	bl	800f8fa <__sfputs_r>
 800f982:	3001      	adds	r0, #1
 800f984:	f000 80c2 	beq.w	800fb0c <_vfiprintf_r+0x1ec>
 800f988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f98a:	4453      	add	r3, sl
 800f98c:	9309      	str	r3, [sp, #36]	; 0x24
 800f98e:	f898 3000 	ldrb.w	r3, [r8]
 800f992:	2b00      	cmp	r3, #0
 800f994:	f000 80ba 	beq.w	800fb0c <_vfiprintf_r+0x1ec>
 800f998:	2300      	movs	r3, #0
 800f99a:	f04f 32ff 	mov.w	r2, #4294967295
 800f99e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f9a2:	9304      	str	r3, [sp, #16]
 800f9a4:	9307      	str	r3, [sp, #28]
 800f9a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f9aa:	931a      	str	r3, [sp, #104]	; 0x68
 800f9ac:	46a8      	mov	r8, r5
 800f9ae:	2205      	movs	r2, #5
 800f9b0:	f818 1b01 	ldrb.w	r1, [r8], #1
 800f9b4:	485e      	ldr	r0, [pc, #376]	; (800fb30 <_vfiprintf_r+0x210>)
 800f9b6:	f000 fafb 	bl	800ffb0 <memchr>
 800f9ba:	9b04      	ldr	r3, [sp, #16]
 800f9bc:	bb78      	cbnz	r0, 800fa1e <_vfiprintf_r+0xfe>
 800f9be:	06d9      	lsls	r1, r3, #27
 800f9c0:	bf44      	itt	mi
 800f9c2:	2220      	movmi	r2, #32
 800f9c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f9c8:	071a      	lsls	r2, r3, #28
 800f9ca:	bf44      	itt	mi
 800f9cc:	222b      	movmi	r2, #43	; 0x2b
 800f9ce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f9d2:	782a      	ldrb	r2, [r5, #0]
 800f9d4:	2a2a      	cmp	r2, #42	; 0x2a
 800f9d6:	d02a      	beq.n	800fa2e <_vfiprintf_r+0x10e>
 800f9d8:	46a8      	mov	r8, r5
 800f9da:	2000      	movs	r0, #0
 800f9dc:	250a      	movs	r5, #10
 800f9de:	9a07      	ldr	r2, [sp, #28]
 800f9e0:	4641      	mov	r1, r8
 800f9e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f9e6:	3b30      	subs	r3, #48	; 0x30
 800f9e8:	2b09      	cmp	r3, #9
 800f9ea:	d969      	bls.n	800fac0 <_vfiprintf_r+0x1a0>
 800f9ec:	b360      	cbz	r0, 800fa48 <_vfiprintf_r+0x128>
 800f9ee:	e024      	b.n	800fa3a <_vfiprintf_r+0x11a>
 800f9f0:	4b50      	ldr	r3, [pc, #320]	; (800fb34 <_vfiprintf_r+0x214>)
 800f9f2:	429c      	cmp	r4, r3
 800f9f4:	d101      	bne.n	800f9fa <_vfiprintf_r+0xda>
 800f9f6:	68b4      	ldr	r4, [r6, #8]
 800f9f8:	e7a2      	b.n	800f940 <_vfiprintf_r+0x20>
 800f9fa:	4b4f      	ldr	r3, [pc, #316]	; (800fb38 <_vfiprintf_r+0x218>)
 800f9fc:	429c      	cmp	r4, r3
 800f9fe:	bf08      	it	eq
 800fa00:	68f4      	ldreq	r4, [r6, #12]
 800fa02:	e79d      	b.n	800f940 <_vfiprintf_r+0x20>
 800fa04:	4621      	mov	r1, r4
 800fa06:	4630      	mov	r0, r6
 800fa08:	f7ff fb1e 	bl	800f048 <__swsetup_r>
 800fa0c:	2800      	cmp	r0, #0
 800fa0e:	d09d      	beq.n	800f94c <_vfiprintf_r+0x2c>
 800fa10:	f04f 30ff 	mov.w	r0, #4294967295
 800fa14:	b01d      	add	sp, #116	; 0x74
 800fa16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa1a:	46a8      	mov	r8, r5
 800fa1c:	e7a2      	b.n	800f964 <_vfiprintf_r+0x44>
 800fa1e:	4a44      	ldr	r2, [pc, #272]	; (800fb30 <_vfiprintf_r+0x210>)
 800fa20:	4645      	mov	r5, r8
 800fa22:	1a80      	subs	r0, r0, r2
 800fa24:	fa0b f000 	lsl.w	r0, fp, r0
 800fa28:	4318      	orrs	r0, r3
 800fa2a:	9004      	str	r0, [sp, #16]
 800fa2c:	e7be      	b.n	800f9ac <_vfiprintf_r+0x8c>
 800fa2e:	9a03      	ldr	r2, [sp, #12]
 800fa30:	1d11      	adds	r1, r2, #4
 800fa32:	6812      	ldr	r2, [r2, #0]
 800fa34:	9103      	str	r1, [sp, #12]
 800fa36:	2a00      	cmp	r2, #0
 800fa38:	db01      	blt.n	800fa3e <_vfiprintf_r+0x11e>
 800fa3a:	9207      	str	r2, [sp, #28]
 800fa3c:	e004      	b.n	800fa48 <_vfiprintf_r+0x128>
 800fa3e:	4252      	negs	r2, r2
 800fa40:	f043 0302 	orr.w	r3, r3, #2
 800fa44:	9207      	str	r2, [sp, #28]
 800fa46:	9304      	str	r3, [sp, #16]
 800fa48:	f898 3000 	ldrb.w	r3, [r8]
 800fa4c:	2b2e      	cmp	r3, #46	; 0x2e
 800fa4e:	d10e      	bne.n	800fa6e <_vfiprintf_r+0x14e>
 800fa50:	f898 3001 	ldrb.w	r3, [r8, #1]
 800fa54:	2b2a      	cmp	r3, #42	; 0x2a
 800fa56:	d138      	bne.n	800faca <_vfiprintf_r+0x1aa>
 800fa58:	9b03      	ldr	r3, [sp, #12]
 800fa5a:	f108 0802 	add.w	r8, r8, #2
 800fa5e:	1d1a      	adds	r2, r3, #4
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	9203      	str	r2, [sp, #12]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	bfb8      	it	lt
 800fa68:	f04f 33ff 	movlt.w	r3, #4294967295
 800fa6c:	9305      	str	r3, [sp, #20]
 800fa6e:	4d33      	ldr	r5, [pc, #204]	; (800fb3c <_vfiprintf_r+0x21c>)
 800fa70:	2203      	movs	r2, #3
 800fa72:	f898 1000 	ldrb.w	r1, [r8]
 800fa76:	4628      	mov	r0, r5
 800fa78:	f000 fa9a 	bl	800ffb0 <memchr>
 800fa7c:	b140      	cbz	r0, 800fa90 <_vfiprintf_r+0x170>
 800fa7e:	2340      	movs	r3, #64	; 0x40
 800fa80:	1b40      	subs	r0, r0, r5
 800fa82:	fa03 f000 	lsl.w	r0, r3, r0
 800fa86:	9b04      	ldr	r3, [sp, #16]
 800fa88:	f108 0801 	add.w	r8, r8, #1
 800fa8c:	4303      	orrs	r3, r0
 800fa8e:	9304      	str	r3, [sp, #16]
 800fa90:	f898 1000 	ldrb.w	r1, [r8]
 800fa94:	2206      	movs	r2, #6
 800fa96:	482a      	ldr	r0, [pc, #168]	; (800fb40 <_vfiprintf_r+0x220>)
 800fa98:	f108 0701 	add.w	r7, r8, #1
 800fa9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800faa0:	f000 fa86 	bl	800ffb0 <memchr>
 800faa4:	2800      	cmp	r0, #0
 800faa6:	d037      	beq.n	800fb18 <_vfiprintf_r+0x1f8>
 800faa8:	4b26      	ldr	r3, [pc, #152]	; (800fb44 <_vfiprintf_r+0x224>)
 800faaa:	bb1b      	cbnz	r3, 800faf4 <_vfiprintf_r+0x1d4>
 800faac:	9b03      	ldr	r3, [sp, #12]
 800faae:	3307      	adds	r3, #7
 800fab0:	f023 0307 	bic.w	r3, r3, #7
 800fab4:	3308      	adds	r3, #8
 800fab6:	9303      	str	r3, [sp, #12]
 800fab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800faba:	444b      	add	r3, r9
 800fabc:	9309      	str	r3, [sp, #36]	; 0x24
 800fabe:	e750      	b.n	800f962 <_vfiprintf_r+0x42>
 800fac0:	fb05 3202 	mla	r2, r5, r2, r3
 800fac4:	2001      	movs	r0, #1
 800fac6:	4688      	mov	r8, r1
 800fac8:	e78a      	b.n	800f9e0 <_vfiprintf_r+0xc0>
 800faca:	2300      	movs	r3, #0
 800facc:	250a      	movs	r5, #10
 800face:	4619      	mov	r1, r3
 800fad0:	f108 0801 	add.w	r8, r8, #1
 800fad4:	9305      	str	r3, [sp, #20]
 800fad6:	4640      	mov	r0, r8
 800fad8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fadc:	3a30      	subs	r2, #48	; 0x30
 800fade:	2a09      	cmp	r2, #9
 800fae0:	d903      	bls.n	800faea <_vfiprintf_r+0x1ca>
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d0c3      	beq.n	800fa6e <_vfiprintf_r+0x14e>
 800fae6:	9105      	str	r1, [sp, #20]
 800fae8:	e7c1      	b.n	800fa6e <_vfiprintf_r+0x14e>
 800faea:	fb05 2101 	mla	r1, r5, r1, r2
 800faee:	2301      	movs	r3, #1
 800faf0:	4680      	mov	r8, r0
 800faf2:	e7f0      	b.n	800fad6 <_vfiprintf_r+0x1b6>
 800faf4:	ab03      	add	r3, sp, #12
 800faf6:	9300      	str	r3, [sp, #0]
 800faf8:	4622      	mov	r2, r4
 800fafa:	4b13      	ldr	r3, [pc, #76]	; (800fb48 <_vfiprintf_r+0x228>)
 800fafc:	a904      	add	r1, sp, #16
 800fafe:	4630      	mov	r0, r6
 800fb00:	f3af 8000 	nop.w
 800fb04:	f1b0 3fff 	cmp.w	r0, #4294967295
 800fb08:	4681      	mov	r9, r0
 800fb0a:	d1d5      	bne.n	800fab8 <_vfiprintf_r+0x198>
 800fb0c:	89a3      	ldrh	r3, [r4, #12]
 800fb0e:	065b      	lsls	r3, r3, #25
 800fb10:	f53f af7e 	bmi.w	800fa10 <_vfiprintf_r+0xf0>
 800fb14:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fb16:	e77d      	b.n	800fa14 <_vfiprintf_r+0xf4>
 800fb18:	ab03      	add	r3, sp, #12
 800fb1a:	9300      	str	r3, [sp, #0]
 800fb1c:	4622      	mov	r2, r4
 800fb1e:	4b0a      	ldr	r3, [pc, #40]	; (800fb48 <_vfiprintf_r+0x228>)
 800fb20:	a904      	add	r1, sp, #16
 800fb22:	4630      	mov	r0, r6
 800fb24:	f000 f888 	bl	800fc38 <_printf_i>
 800fb28:	e7ec      	b.n	800fb04 <_vfiprintf_r+0x1e4>
 800fb2a:	bf00      	nop
 800fb2c:	0801fc70 	.word	0x0801fc70
 800fb30:	0801fcb0 	.word	0x0801fcb0
 800fb34:	0801fc90 	.word	0x0801fc90
 800fb38:	0801fc50 	.word	0x0801fc50
 800fb3c:	0801fcb6 	.word	0x0801fcb6
 800fb40:	0801fcba 	.word	0x0801fcba
 800fb44:	00000000 	.word	0x00000000
 800fb48:	0800f8fb 	.word	0x0800f8fb

0800fb4c <_printf_common>:
 800fb4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb50:	4691      	mov	r9, r2
 800fb52:	461f      	mov	r7, r3
 800fb54:	688a      	ldr	r2, [r1, #8]
 800fb56:	690b      	ldr	r3, [r1, #16]
 800fb58:	4606      	mov	r6, r0
 800fb5a:	4293      	cmp	r3, r2
 800fb5c:	bfb8      	it	lt
 800fb5e:	4613      	movlt	r3, r2
 800fb60:	f8c9 3000 	str.w	r3, [r9]
 800fb64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800fb68:	460c      	mov	r4, r1
 800fb6a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fb6e:	b112      	cbz	r2, 800fb76 <_printf_common+0x2a>
 800fb70:	3301      	adds	r3, #1
 800fb72:	f8c9 3000 	str.w	r3, [r9]
 800fb76:	6823      	ldr	r3, [r4, #0]
 800fb78:	0699      	lsls	r1, r3, #26
 800fb7a:	bf42      	ittt	mi
 800fb7c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800fb80:	3302      	addmi	r3, #2
 800fb82:	f8c9 3000 	strmi.w	r3, [r9]
 800fb86:	6825      	ldr	r5, [r4, #0]
 800fb88:	f015 0506 	ands.w	r5, r5, #6
 800fb8c:	d107      	bne.n	800fb9e <_printf_common+0x52>
 800fb8e:	f104 0a19 	add.w	sl, r4, #25
 800fb92:	68e3      	ldr	r3, [r4, #12]
 800fb94:	f8d9 2000 	ldr.w	r2, [r9]
 800fb98:	1a9b      	subs	r3, r3, r2
 800fb9a:	42ab      	cmp	r3, r5
 800fb9c:	dc29      	bgt.n	800fbf2 <_printf_common+0xa6>
 800fb9e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800fba2:	6822      	ldr	r2, [r4, #0]
 800fba4:	3300      	adds	r3, #0
 800fba6:	bf18      	it	ne
 800fba8:	2301      	movne	r3, #1
 800fbaa:	0692      	lsls	r2, r2, #26
 800fbac:	d42e      	bmi.n	800fc0c <_printf_common+0xc0>
 800fbae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fbb2:	4639      	mov	r1, r7
 800fbb4:	4630      	mov	r0, r6
 800fbb6:	47c0      	blx	r8
 800fbb8:	3001      	adds	r0, #1
 800fbba:	d021      	beq.n	800fc00 <_printf_common+0xb4>
 800fbbc:	6823      	ldr	r3, [r4, #0]
 800fbbe:	68e5      	ldr	r5, [r4, #12]
 800fbc0:	f003 0306 	and.w	r3, r3, #6
 800fbc4:	2b04      	cmp	r3, #4
 800fbc6:	bf18      	it	ne
 800fbc8:	2500      	movne	r5, #0
 800fbca:	f8d9 2000 	ldr.w	r2, [r9]
 800fbce:	f04f 0900 	mov.w	r9, #0
 800fbd2:	bf08      	it	eq
 800fbd4:	1aad      	subeq	r5, r5, r2
 800fbd6:	68a3      	ldr	r3, [r4, #8]
 800fbd8:	6922      	ldr	r2, [r4, #16]
 800fbda:	bf08      	it	eq
 800fbdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fbe0:	4293      	cmp	r3, r2
 800fbe2:	bfc4      	itt	gt
 800fbe4:	1a9b      	subgt	r3, r3, r2
 800fbe6:	18ed      	addgt	r5, r5, r3
 800fbe8:	341a      	adds	r4, #26
 800fbea:	454d      	cmp	r5, r9
 800fbec:	d11a      	bne.n	800fc24 <_printf_common+0xd8>
 800fbee:	2000      	movs	r0, #0
 800fbf0:	e008      	b.n	800fc04 <_printf_common+0xb8>
 800fbf2:	2301      	movs	r3, #1
 800fbf4:	4652      	mov	r2, sl
 800fbf6:	4639      	mov	r1, r7
 800fbf8:	4630      	mov	r0, r6
 800fbfa:	47c0      	blx	r8
 800fbfc:	3001      	adds	r0, #1
 800fbfe:	d103      	bne.n	800fc08 <_printf_common+0xbc>
 800fc00:	f04f 30ff 	mov.w	r0, #4294967295
 800fc04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc08:	3501      	adds	r5, #1
 800fc0a:	e7c2      	b.n	800fb92 <_printf_common+0x46>
 800fc0c:	2030      	movs	r0, #48	; 0x30
 800fc0e:	18e1      	adds	r1, r4, r3
 800fc10:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fc14:	1c5a      	adds	r2, r3, #1
 800fc16:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fc1a:	4422      	add	r2, r4
 800fc1c:	3302      	adds	r3, #2
 800fc1e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fc22:	e7c4      	b.n	800fbae <_printf_common+0x62>
 800fc24:	2301      	movs	r3, #1
 800fc26:	4622      	mov	r2, r4
 800fc28:	4639      	mov	r1, r7
 800fc2a:	4630      	mov	r0, r6
 800fc2c:	47c0      	blx	r8
 800fc2e:	3001      	adds	r0, #1
 800fc30:	d0e6      	beq.n	800fc00 <_printf_common+0xb4>
 800fc32:	f109 0901 	add.w	r9, r9, #1
 800fc36:	e7d8      	b.n	800fbea <_printf_common+0x9e>

0800fc38 <_printf_i>:
 800fc38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fc3c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800fc40:	460c      	mov	r4, r1
 800fc42:	7e09      	ldrb	r1, [r1, #24]
 800fc44:	b085      	sub	sp, #20
 800fc46:	296e      	cmp	r1, #110	; 0x6e
 800fc48:	4617      	mov	r7, r2
 800fc4a:	4606      	mov	r6, r0
 800fc4c:	4698      	mov	r8, r3
 800fc4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fc50:	f000 80b3 	beq.w	800fdba <_printf_i+0x182>
 800fc54:	d822      	bhi.n	800fc9c <_printf_i+0x64>
 800fc56:	2963      	cmp	r1, #99	; 0x63
 800fc58:	d036      	beq.n	800fcc8 <_printf_i+0x90>
 800fc5a:	d80a      	bhi.n	800fc72 <_printf_i+0x3a>
 800fc5c:	2900      	cmp	r1, #0
 800fc5e:	f000 80b9 	beq.w	800fdd4 <_printf_i+0x19c>
 800fc62:	2958      	cmp	r1, #88	; 0x58
 800fc64:	f000 8083 	beq.w	800fd6e <_printf_i+0x136>
 800fc68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fc6c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800fc70:	e032      	b.n	800fcd8 <_printf_i+0xa0>
 800fc72:	2964      	cmp	r1, #100	; 0x64
 800fc74:	d001      	beq.n	800fc7a <_printf_i+0x42>
 800fc76:	2969      	cmp	r1, #105	; 0x69
 800fc78:	d1f6      	bne.n	800fc68 <_printf_i+0x30>
 800fc7a:	6820      	ldr	r0, [r4, #0]
 800fc7c:	6813      	ldr	r3, [r2, #0]
 800fc7e:	0605      	lsls	r5, r0, #24
 800fc80:	f103 0104 	add.w	r1, r3, #4
 800fc84:	d52a      	bpl.n	800fcdc <_printf_i+0xa4>
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	6011      	str	r1, [r2, #0]
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	da03      	bge.n	800fc96 <_printf_i+0x5e>
 800fc8e:	222d      	movs	r2, #45	; 0x2d
 800fc90:	425b      	negs	r3, r3
 800fc92:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800fc96:	486f      	ldr	r0, [pc, #444]	; (800fe54 <_printf_i+0x21c>)
 800fc98:	220a      	movs	r2, #10
 800fc9a:	e039      	b.n	800fd10 <_printf_i+0xd8>
 800fc9c:	2973      	cmp	r1, #115	; 0x73
 800fc9e:	f000 809d 	beq.w	800fddc <_printf_i+0x1a4>
 800fca2:	d808      	bhi.n	800fcb6 <_printf_i+0x7e>
 800fca4:	296f      	cmp	r1, #111	; 0x6f
 800fca6:	d020      	beq.n	800fcea <_printf_i+0xb2>
 800fca8:	2970      	cmp	r1, #112	; 0x70
 800fcaa:	d1dd      	bne.n	800fc68 <_printf_i+0x30>
 800fcac:	6823      	ldr	r3, [r4, #0]
 800fcae:	f043 0320 	orr.w	r3, r3, #32
 800fcb2:	6023      	str	r3, [r4, #0]
 800fcb4:	e003      	b.n	800fcbe <_printf_i+0x86>
 800fcb6:	2975      	cmp	r1, #117	; 0x75
 800fcb8:	d017      	beq.n	800fcea <_printf_i+0xb2>
 800fcba:	2978      	cmp	r1, #120	; 0x78
 800fcbc:	d1d4      	bne.n	800fc68 <_printf_i+0x30>
 800fcbe:	2378      	movs	r3, #120	; 0x78
 800fcc0:	4865      	ldr	r0, [pc, #404]	; (800fe58 <_printf_i+0x220>)
 800fcc2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fcc6:	e055      	b.n	800fd74 <_printf_i+0x13c>
 800fcc8:	6813      	ldr	r3, [r2, #0]
 800fcca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fcce:	1d19      	adds	r1, r3, #4
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	6011      	str	r1, [r2, #0]
 800fcd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fcd8:	2301      	movs	r3, #1
 800fcda:	e08c      	b.n	800fdf6 <_printf_i+0x1be>
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	f010 0f40 	tst.w	r0, #64	; 0x40
 800fce2:	6011      	str	r1, [r2, #0]
 800fce4:	bf18      	it	ne
 800fce6:	b21b      	sxthne	r3, r3
 800fce8:	e7cf      	b.n	800fc8a <_printf_i+0x52>
 800fcea:	6813      	ldr	r3, [r2, #0]
 800fcec:	6825      	ldr	r5, [r4, #0]
 800fcee:	1d18      	adds	r0, r3, #4
 800fcf0:	6010      	str	r0, [r2, #0]
 800fcf2:	0628      	lsls	r0, r5, #24
 800fcf4:	d501      	bpl.n	800fcfa <_printf_i+0xc2>
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	e002      	b.n	800fd00 <_printf_i+0xc8>
 800fcfa:	0668      	lsls	r0, r5, #25
 800fcfc:	d5fb      	bpl.n	800fcf6 <_printf_i+0xbe>
 800fcfe:	881b      	ldrh	r3, [r3, #0]
 800fd00:	296f      	cmp	r1, #111	; 0x6f
 800fd02:	bf14      	ite	ne
 800fd04:	220a      	movne	r2, #10
 800fd06:	2208      	moveq	r2, #8
 800fd08:	4852      	ldr	r0, [pc, #328]	; (800fe54 <_printf_i+0x21c>)
 800fd0a:	2100      	movs	r1, #0
 800fd0c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fd10:	6865      	ldr	r5, [r4, #4]
 800fd12:	2d00      	cmp	r5, #0
 800fd14:	60a5      	str	r5, [r4, #8]
 800fd16:	f2c0 8095 	blt.w	800fe44 <_printf_i+0x20c>
 800fd1a:	6821      	ldr	r1, [r4, #0]
 800fd1c:	f021 0104 	bic.w	r1, r1, #4
 800fd20:	6021      	str	r1, [r4, #0]
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d13d      	bne.n	800fda2 <_printf_i+0x16a>
 800fd26:	2d00      	cmp	r5, #0
 800fd28:	f040 808e 	bne.w	800fe48 <_printf_i+0x210>
 800fd2c:	4665      	mov	r5, ip
 800fd2e:	2a08      	cmp	r2, #8
 800fd30:	d10b      	bne.n	800fd4a <_printf_i+0x112>
 800fd32:	6823      	ldr	r3, [r4, #0]
 800fd34:	07db      	lsls	r3, r3, #31
 800fd36:	d508      	bpl.n	800fd4a <_printf_i+0x112>
 800fd38:	6923      	ldr	r3, [r4, #16]
 800fd3a:	6862      	ldr	r2, [r4, #4]
 800fd3c:	429a      	cmp	r2, r3
 800fd3e:	bfde      	ittt	le
 800fd40:	2330      	movle	r3, #48	; 0x30
 800fd42:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fd46:	f105 35ff 	addle.w	r5, r5, #4294967295
 800fd4a:	ebac 0305 	sub.w	r3, ip, r5
 800fd4e:	6123      	str	r3, [r4, #16]
 800fd50:	f8cd 8000 	str.w	r8, [sp]
 800fd54:	463b      	mov	r3, r7
 800fd56:	aa03      	add	r2, sp, #12
 800fd58:	4621      	mov	r1, r4
 800fd5a:	4630      	mov	r0, r6
 800fd5c:	f7ff fef6 	bl	800fb4c <_printf_common>
 800fd60:	3001      	adds	r0, #1
 800fd62:	d14d      	bne.n	800fe00 <_printf_i+0x1c8>
 800fd64:	f04f 30ff 	mov.w	r0, #4294967295
 800fd68:	b005      	add	sp, #20
 800fd6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fd6e:	4839      	ldr	r0, [pc, #228]	; (800fe54 <_printf_i+0x21c>)
 800fd70:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800fd74:	6813      	ldr	r3, [r2, #0]
 800fd76:	6821      	ldr	r1, [r4, #0]
 800fd78:	1d1d      	adds	r5, r3, #4
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	6015      	str	r5, [r2, #0]
 800fd7e:	060a      	lsls	r2, r1, #24
 800fd80:	d50b      	bpl.n	800fd9a <_printf_i+0x162>
 800fd82:	07ca      	lsls	r2, r1, #31
 800fd84:	bf44      	itt	mi
 800fd86:	f041 0120 	orrmi.w	r1, r1, #32
 800fd8a:	6021      	strmi	r1, [r4, #0]
 800fd8c:	b91b      	cbnz	r3, 800fd96 <_printf_i+0x15e>
 800fd8e:	6822      	ldr	r2, [r4, #0]
 800fd90:	f022 0220 	bic.w	r2, r2, #32
 800fd94:	6022      	str	r2, [r4, #0]
 800fd96:	2210      	movs	r2, #16
 800fd98:	e7b7      	b.n	800fd0a <_printf_i+0xd2>
 800fd9a:	064d      	lsls	r5, r1, #25
 800fd9c:	bf48      	it	mi
 800fd9e:	b29b      	uxthmi	r3, r3
 800fda0:	e7ef      	b.n	800fd82 <_printf_i+0x14a>
 800fda2:	4665      	mov	r5, ip
 800fda4:	fbb3 f1f2 	udiv	r1, r3, r2
 800fda8:	fb02 3311 	mls	r3, r2, r1, r3
 800fdac:	5cc3      	ldrb	r3, [r0, r3]
 800fdae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800fdb2:	460b      	mov	r3, r1
 800fdb4:	2900      	cmp	r1, #0
 800fdb6:	d1f5      	bne.n	800fda4 <_printf_i+0x16c>
 800fdb8:	e7b9      	b.n	800fd2e <_printf_i+0xf6>
 800fdba:	6813      	ldr	r3, [r2, #0]
 800fdbc:	6825      	ldr	r5, [r4, #0]
 800fdbe:	1d18      	adds	r0, r3, #4
 800fdc0:	6961      	ldr	r1, [r4, #20]
 800fdc2:	6010      	str	r0, [r2, #0]
 800fdc4:	0628      	lsls	r0, r5, #24
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	d501      	bpl.n	800fdce <_printf_i+0x196>
 800fdca:	6019      	str	r1, [r3, #0]
 800fdcc:	e002      	b.n	800fdd4 <_printf_i+0x19c>
 800fdce:	066a      	lsls	r2, r5, #25
 800fdd0:	d5fb      	bpl.n	800fdca <_printf_i+0x192>
 800fdd2:	8019      	strh	r1, [r3, #0]
 800fdd4:	2300      	movs	r3, #0
 800fdd6:	4665      	mov	r5, ip
 800fdd8:	6123      	str	r3, [r4, #16]
 800fdda:	e7b9      	b.n	800fd50 <_printf_i+0x118>
 800fddc:	6813      	ldr	r3, [r2, #0]
 800fdde:	1d19      	adds	r1, r3, #4
 800fde0:	6011      	str	r1, [r2, #0]
 800fde2:	681d      	ldr	r5, [r3, #0]
 800fde4:	6862      	ldr	r2, [r4, #4]
 800fde6:	2100      	movs	r1, #0
 800fde8:	4628      	mov	r0, r5
 800fdea:	f000 f8e1 	bl	800ffb0 <memchr>
 800fdee:	b108      	cbz	r0, 800fdf4 <_printf_i+0x1bc>
 800fdf0:	1b40      	subs	r0, r0, r5
 800fdf2:	6060      	str	r0, [r4, #4]
 800fdf4:	6863      	ldr	r3, [r4, #4]
 800fdf6:	6123      	str	r3, [r4, #16]
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fdfe:	e7a7      	b.n	800fd50 <_printf_i+0x118>
 800fe00:	6923      	ldr	r3, [r4, #16]
 800fe02:	462a      	mov	r2, r5
 800fe04:	4639      	mov	r1, r7
 800fe06:	4630      	mov	r0, r6
 800fe08:	47c0      	blx	r8
 800fe0a:	3001      	adds	r0, #1
 800fe0c:	d0aa      	beq.n	800fd64 <_printf_i+0x12c>
 800fe0e:	6823      	ldr	r3, [r4, #0]
 800fe10:	079b      	lsls	r3, r3, #30
 800fe12:	d413      	bmi.n	800fe3c <_printf_i+0x204>
 800fe14:	68e0      	ldr	r0, [r4, #12]
 800fe16:	9b03      	ldr	r3, [sp, #12]
 800fe18:	4298      	cmp	r0, r3
 800fe1a:	bfb8      	it	lt
 800fe1c:	4618      	movlt	r0, r3
 800fe1e:	e7a3      	b.n	800fd68 <_printf_i+0x130>
 800fe20:	2301      	movs	r3, #1
 800fe22:	464a      	mov	r2, r9
 800fe24:	4639      	mov	r1, r7
 800fe26:	4630      	mov	r0, r6
 800fe28:	47c0      	blx	r8
 800fe2a:	3001      	adds	r0, #1
 800fe2c:	d09a      	beq.n	800fd64 <_printf_i+0x12c>
 800fe2e:	3501      	adds	r5, #1
 800fe30:	68e3      	ldr	r3, [r4, #12]
 800fe32:	9a03      	ldr	r2, [sp, #12]
 800fe34:	1a9b      	subs	r3, r3, r2
 800fe36:	42ab      	cmp	r3, r5
 800fe38:	dcf2      	bgt.n	800fe20 <_printf_i+0x1e8>
 800fe3a:	e7eb      	b.n	800fe14 <_printf_i+0x1dc>
 800fe3c:	2500      	movs	r5, #0
 800fe3e:	f104 0919 	add.w	r9, r4, #25
 800fe42:	e7f5      	b.n	800fe30 <_printf_i+0x1f8>
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d1ac      	bne.n	800fda2 <_printf_i+0x16a>
 800fe48:	7803      	ldrb	r3, [r0, #0]
 800fe4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fe4e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fe52:	e76c      	b.n	800fd2e <_printf_i+0xf6>
 800fe54:	0801fcc1 	.word	0x0801fcc1
 800fe58:	0801fcd2 	.word	0x0801fcd2

0800fe5c <_sbrk_r>:
 800fe5c:	b538      	push	{r3, r4, r5, lr}
 800fe5e:	2300      	movs	r3, #0
 800fe60:	4c05      	ldr	r4, [pc, #20]	; (800fe78 <_sbrk_r+0x1c>)
 800fe62:	4605      	mov	r5, r0
 800fe64:	4608      	mov	r0, r1
 800fe66:	6023      	str	r3, [r4, #0]
 800fe68:	f7f1 fd8c 	bl	8001984 <_sbrk>
 800fe6c:	1c43      	adds	r3, r0, #1
 800fe6e:	d102      	bne.n	800fe76 <_sbrk_r+0x1a>
 800fe70:	6823      	ldr	r3, [r4, #0]
 800fe72:	b103      	cbz	r3, 800fe76 <_sbrk_r+0x1a>
 800fe74:	602b      	str	r3, [r5, #0]
 800fe76:	bd38      	pop	{r3, r4, r5, pc}
 800fe78:	20004a28 	.word	0x20004a28

0800fe7c <__sread>:
 800fe7c:	b510      	push	{r4, lr}
 800fe7e:	460c      	mov	r4, r1
 800fe80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe84:	f000 f8e4 	bl	8010050 <_read_r>
 800fe88:	2800      	cmp	r0, #0
 800fe8a:	bfab      	itete	ge
 800fe8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fe8e:	89a3      	ldrhlt	r3, [r4, #12]
 800fe90:	181b      	addge	r3, r3, r0
 800fe92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fe96:	bfac      	ite	ge
 800fe98:	6563      	strge	r3, [r4, #84]	; 0x54
 800fe9a:	81a3      	strhlt	r3, [r4, #12]
 800fe9c:	bd10      	pop	{r4, pc}

0800fe9e <__swrite>:
 800fe9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fea2:	461f      	mov	r7, r3
 800fea4:	898b      	ldrh	r3, [r1, #12]
 800fea6:	4605      	mov	r5, r0
 800fea8:	05db      	lsls	r3, r3, #23
 800feaa:	460c      	mov	r4, r1
 800feac:	4616      	mov	r6, r2
 800feae:	d505      	bpl.n	800febc <__swrite+0x1e>
 800feb0:	2302      	movs	r3, #2
 800feb2:	2200      	movs	r2, #0
 800feb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800feb8:	f000 f868 	bl	800ff8c <_lseek_r>
 800febc:	89a3      	ldrh	r3, [r4, #12]
 800febe:	4632      	mov	r2, r6
 800fec0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fec4:	81a3      	strh	r3, [r4, #12]
 800fec6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800feca:	463b      	mov	r3, r7
 800fecc:	4628      	mov	r0, r5
 800fece:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fed2:	f000 b817 	b.w	800ff04 <_write_r>

0800fed6 <__sseek>:
 800fed6:	b510      	push	{r4, lr}
 800fed8:	460c      	mov	r4, r1
 800feda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fede:	f000 f855 	bl	800ff8c <_lseek_r>
 800fee2:	1c43      	adds	r3, r0, #1
 800fee4:	89a3      	ldrh	r3, [r4, #12]
 800fee6:	bf15      	itete	ne
 800fee8:	6560      	strne	r0, [r4, #84]	; 0x54
 800feea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800feee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fef2:	81a3      	strheq	r3, [r4, #12]
 800fef4:	bf18      	it	ne
 800fef6:	81a3      	strhne	r3, [r4, #12]
 800fef8:	bd10      	pop	{r4, pc}

0800fefa <__sclose>:
 800fefa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fefe:	f000 b813 	b.w	800ff28 <_close_r>
	...

0800ff04 <_write_r>:
 800ff04:	b538      	push	{r3, r4, r5, lr}
 800ff06:	4605      	mov	r5, r0
 800ff08:	4608      	mov	r0, r1
 800ff0a:	4611      	mov	r1, r2
 800ff0c:	2200      	movs	r2, #0
 800ff0e:	4c05      	ldr	r4, [pc, #20]	; (800ff24 <_write_r+0x20>)
 800ff10:	6022      	str	r2, [r4, #0]
 800ff12:	461a      	mov	r2, r3
 800ff14:	f7f1 fce9 	bl	80018ea <_write>
 800ff18:	1c43      	adds	r3, r0, #1
 800ff1a:	d102      	bne.n	800ff22 <_write_r+0x1e>
 800ff1c:	6823      	ldr	r3, [r4, #0]
 800ff1e:	b103      	cbz	r3, 800ff22 <_write_r+0x1e>
 800ff20:	602b      	str	r3, [r5, #0]
 800ff22:	bd38      	pop	{r3, r4, r5, pc}
 800ff24:	20004a28 	.word	0x20004a28

0800ff28 <_close_r>:
 800ff28:	b538      	push	{r3, r4, r5, lr}
 800ff2a:	2300      	movs	r3, #0
 800ff2c:	4c05      	ldr	r4, [pc, #20]	; (800ff44 <_close_r+0x1c>)
 800ff2e:	4605      	mov	r5, r0
 800ff30:	4608      	mov	r0, r1
 800ff32:	6023      	str	r3, [r4, #0]
 800ff34:	f7f1 fcf5 	bl	8001922 <_close>
 800ff38:	1c43      	adds	r3, r0, #1
 800ff3a:	d102      	bne.n	800ff42 <_close_r+0x1a>
 800ff3c:	6823      	ldr	r3, [r4, #0]
 800ff3e:	b103      	cbz	r3, 800ff42 <_close_r+0x1a>
 800ff40:	602b      	str	r3, [r5, #0]
 800ff42:	bd38      	pop	{r3, r4, r5, pc}
 800ff44:	20004a28 	.word	0x20004a28

0800ff48 <_fstat_r>:
 800ff48:	b538      	push	{r3, r4, r5, lr}
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	4c06      	ldr	r4, [pc, #24]	; (800ff68 <_fstat_r+0x20>)
 800ff4e:	4605      	mov	r5, r0
 800ff50:	4608      	mov	r0, r1
 800ff52:	4611      	mov	r1, r2
 800ff54:	6023      	str	r3, [r4, #0]
 800ff56:	f7f1 fcef 	bl	8001938 <_fstat>
 800ff5a:	1c43      	adds	r3, r0, #1
 800ff5c:	d102      	bne.n	800ff64 <_fstat_r+0x1c>
 800ff5e:	6823      	ldr	r3, [r4, #0]
 800ff60:	b103      	cbz	r3, 800ff64 <_fstat_r+0x1c>
 800ff62:	602b      	str	r3, [r5, #0]
 800ff64:	bd38      	pop	{r3, r4, r5, pc}
 800ff66:	bf00      	nop
 800ff68:	20004a28 	.word	0x20004a28

0800ff6c <_isatty_r>:
 800ff6c:	b538      	push	{r3, r4, r5, lr}
 800ff6e:	2300      	movs	r3, #0
 800ff70:	4c05      	ldr	r4, [pc, #20]	; (800ff88 <_isatty_r+0x1c>)
 800ff72:	4605      	mov	r5, r0
 800ff74:	4608      	mov	r0, r1
 800ff76:	6023      	str	r3, [r4, #0]
 800ff78:	f7f1 fced 	bl	8001956 <_isatty>
 800ff7c:	1c43      	adds	r3, r0, #1
 800ff7e:	d102      	bne.n	800ff86 <_isatty_r+0x1a>
 800ff80:	6823      	ldr	r3, [r4, #0]
 800ff82:	b103      	cbz	r3, 800ff86 <_isatty_r+0x1a>
 800ff84:	602b      	str	r3, [r5, #0]
 800ff86:	bd38      	pop	{r3, r4, r5, pc}
 800ff88:	20004a28 	.word	0x20004a28

0800ff8c <_lseek_r>:
 800ff8c:	b538      	push	{r3, r4, r5, lr}
 800ff8e:	4605      	mov	r5, r0
 800ff90:	4608      	mov	r0, r1
 800ff92:	4611      	mov	r1, r2
 800ff94:	2200      	movs	r2, #0
 800ff96:	4c05      	ldr	r4, [pc, #20]	; (800ffac <_lseek_r+0x20>)
 800ff98:	6022      	str	r2, [r4, #0]
 800ff9a:	461a      	mov	r2, r3
 800ff9c:	f7f1 fce5 	bl	800196a <_lseek>
 800ffa0:	1c43      	adds	r3, r0, #1
 800ffa2:	d102      	bne.n	800ffaa <_lseek_r+0x1e>
 800ffa4:	6823      	ldr	r3, [r4, #0]
 800ffa6:	b103      	cbz	r3, 800ffaa <_lseek_r+0x1e>
 800ffa8:	602b      	str	r3, [r5, #0]
 800ffaa:	bd38      	pop	{r3, r4, r5, pc}
 800ffac:	20004a28 	.word	0x20004a28

0800ffb0 <memchr>:
 800ffb0:	b510      	push	{r4, lr}
 800ffb2:	b2c9      	uxtb	r1, r1
 800ffb4:	4402      	add	r2, r0
 800ffb6:	4290      	cmp	r0, r2
 800ffb8:	4603      	mov	r3, r0
 800ffba:	d101      	bne.n	800ffc0 <memchr+0x10>
 800ffbc:	2300      	movs	r3, #0
 800ffbe:	e003      	b.n	800ffc8 <memchr+0x18>
 800ffc0:	781c      	ldrb	r4, [r3, #0]
 800ffc2:	3001      	adds	r0, #1
 800ffc4:	428c      	cmp	r4, r1
 800ffc6:	d1f6      	bne.n	800ffb6 <memchr+0x6>
 800ffc8:	4618      	mov	r0, r3
 800ffca:	bd10      	pop	{r4, pc}

0800ffcc <memmove>:
 800ffcc:	4288      	cmp	r0, r1
 800ffce:	b510      	push	{r4, lr}
 800ffd0:	eb01 0302 	add.w	r3, r1, r2
 800ffd4:	d807      	bhi.n	800ffe6 <memmove+0x1a>
 800ffd6:	1e42      	subs	r2, r0, #1
 800ffd8:	4299      	cmp	r1, r3
 800ffda:	d00a      	beq.n	800fff2 <memmove+0x26>
 800ffdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ffe0:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ffe4:	e7f8      	b.n	800ffd8 <memmove+0xc>
 800ffe6:	4283      	cmp	r3, r0
 800ffe8:	d9f5      	bls.n	800ffd6 <memmove+0xa>
 800ffea:	1881      	adds	r1, r0, r2
 800ffec:	1ad2      	subs	r2, r2, r3
 800ffee:	42d3      	cmn	r3, r2
 800fff0:	d100      	bne.n	800fff4 <memmove+0x28>
 800fff2:	bd10      	pop	{r4, pc}
 800fff4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fff8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800fffc:	e7f7      	b.n	800ffee <memmove+0x22>

0800fffe <__malloc_lock>:
 800fffe:	4770      	bx	lr

08010000 <__malloc_unlock>:
 8010000:	4770      	bx	lr

08010002 <_realloc_r>:
 8010002:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010004:	4607      	mov	r7, r0
 8010006:	4614      	mov	r4, r2
 8010008:	460e      	mov	r6, r1
 801000a:	b921      	cbnz	r1, 8010016 <_realloc_r+0x14>
 801000c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8010010:	4611      	mov	r1, r2
 8010012:	f7ff bab1 	b.w	800f578 <_malloc_r>
 8010016:	b922      	cbnz	r2, 8010022 <_realloc_r+0x20>
 8010018:	f7ff fa62 	bl	800f4e0 <_free_r>
 801001c:	4625      	mov	r5, r4
 801001e:	4628      	mov	r0, r5
 8010020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010022:	f000 f827 	bl	8010074 <_malloc_usable_size_r>
 8010026:	42a0      	cmp	r0, r4
 8010028:	d20f      	bcs.n	801004a <_realloc_r+0x48>
 801002a:	4621      	mov	r1, r4
 801002c:	4638      	mov	r0, r7
 801002e:	f7ff faa3 	bl	800f578 <_malloc_r>
 8010032:	4605      	mov	r5, r0
 8010034:	2800      	cmp	r0, #0
 8010036:	d0f2      	beq.n	801001e <_realloc_r+0x1c>
 8010038:	4631      	mov	r1, r6
 801003a:	4622      	mov	r2, r4
 801003c:	f7fe fefa 	bl	800ee34 <memcpy>
 8010040:	4631      	mov	r1, r6
 8010042:	4638      	mov	r0, r7
 8010044:	f7ff fa4c 	bl	800f4e0 <_free_r>
 8010048:	e7e9      	b.n	801001e <_realloc_r+0x1c>
 801004a:	4635      	mov	r5, r6
 801004c:	e7e7      	b.n	801001e <_realloc_r+0x1c>
	...

08010050 <_read_r>:
 8010050:	b538      	push	{r3, r4, r5, lr}
 8010052:	4605      	mov	r5, r0
 8010054:	4608      	mov	r0, r1
 8010056:	4611      	mov	r1, r2
 8010058:	2200      	movs	r2, #0
 801005a:	4c05      	ldr	r4, [pc, #20]	; (8010070 <_read_r+0x20>)
 801005c:	6022      	str	r2, [r4, #0]
 801005e:	461a      	mov	r2, r3
 8010060:	f7f1 fc26 	bl	80018b0 <_read>
 8010064:	1c43      	adds	r3, r0, #1
 8010066:	d102      	bne.n	801006e <_read_r+0x1e>
 8010068:	6823      	ldr	r3, [r4, #0]
 801006a:	b103      	cbz	r3, 801006e <_read_r+0x1e>
 801006c:	602b      	str	r3, [r5, #0]
 801006e:	bd38      	pop	{r3, r4, r5, pc}
 8010070:	20004a28 	.word	0x20004a28

08010074 <_malloc_usable_size_r>:
 8010074:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010078:	1f18      	subs	r0, r3, #4
 801007a:	2b00      	cmp	r3, #0
 801007c:	bfbc      	itt	lt
 801007e:	580b      	ldrlt	r3, [r1, r0]
 8010080:	18c0      	addlt	r0, r0, r3
 8010082:	4770      	bx	lr

08010084 <cos>:
 8010084:	b530      	push	{r4, r5, lr}
 8010086:	4a18      	ldr	r2, [pc, #96]	; (80100e8 <cos+0x64>)
 8010088:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801008c:	4293      	cmp	r3, r2
 801008e:	b087      	sub	sp, #28
 8010090:	dc04      	bgt.n	801009c <cos+0x18>
 8010092:	2200      	movs	r2, #0
 8010094:	2300      	movs	r3, #0
 8010096:	f001 f96b 	bl	8011370 <__kernel_cos>
 801009a:	e006      	b.n	80100aa <cos+0x26>
 801009c:	4a13      	ldr	r2, [pc, #76]	; (80100ec <cos+0x68>)
 801009e:	4293      	cmp	r3, r2
 80100a0:	dd05      	ble.n	80100ae <cos+0x2a>
 80100a2:	4602      	mov	r2, r0
 80100a4:	460b      	mov	r3, r1
 80100a6:	f7f0 f8cf 	bl	8000248 <__aeabi_dsub>
 80100aa:	b007      	add	sp, #28
 80100ac:	bd30      	pop	{r4, r5, pc}
 80100ae:	aa02      	add	r2, sp, #8
 80100b0:	f000 fec2 	bl	8010e38 <__ieee754_rem_pio2>
 80100b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80100b8:	f000 0403 	and.w	r4, r0, #3
 80100bc:	2c01      	cmp	r4, #1
 80100be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80100c2:	d008      	beq.n	80100d6 <cos+0x52>
 80100c4:	2c02      	cmp	r4, #2
 80100c6:	d00c      	beq.n	80100e2 <cos+0x5e>
 80100c8:	2c00      	cmp	r4, #0
 80100ca:	d0e4      	beq.n	8010096 <cos+0x12>
 80100cc:	2401      	movs	r4, #1
 80100ce:	9400      	str	r4, [sp, #0]
 80100d0:	f001 fd56 	bl	8011b80 <__kernel_sin>
 80100d4:	e7e9      	b.n	80100aa <cos+0x26>
 80100d6:	9400      	str	r4, [sp, #0]
 80100d8:	f001 fd52 	bl	8011b80 <__kernel_sin>
 80100dc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80100e0:	e7e3      	b.n	80100aa <cos+0x26>
 80100e2:	f001 f945 	bl	8011370 <__kernel_cos>
 80100e6:	e7f9      	b.n	80100dc <cos+0x58>
 80100e8:	3fe921fb 	.word	0x3fe921fb
 80100ec:	7fefffff 	.word	0x7fefffff

080100f0 <sin>:
 80100f0:	b530      	push	{r4, r5, lr}
 80100f2:	4a1a      	ldr	r2, [pc, #104]	; (801015c <sin+0x6c>)
 80100f4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80100f8:	4293      	cmp	r3, r2
 80100fa:	b087      	sub	sp, #28
 80100fc:	dc06      	bgt.n	801010c <sin+0x1c>
 80100fe:	2300      	movs	r3, #0
 8010100:	2200      	movs	r2, #0
 8010102:	9300      	str	r3, [sp, #0]
 8010104:	2300      	movs	r3, #0
 8010106:	f001 fd3b 	bl	8011b80 <__kernel_sin>
 801010a:	e006      	b.n	801011a <sin+0x2a>
 801010c:	4a14      	ldr	r2, [pc, #80]	; (8010160 <sin+0x70>)
 801010e:	4293      	cmp	r3, r2
 8010110:	dd05      	ble.n	801011e <sin+0x2e>
 8010112:	4602      	mov	r2, r0
 8010114:	460b      	mov	r3, r1
 8010116:	f7f0 f897 	bl	8000248 <__aeabi_dsub>
 801011a:	b007      	add	sp, #28
 801011c:	bd30      	pop	{r4, r5, pc}
 801011e:	aa02      	add	r2, sp, #8
 8010120:	f000 fe8a 	bl	8010e38 <__ieee754_rem_pio2>
 8010124:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010128:	f000 0403 	and.w	r4, r0, #3
 801012c:	2c01      	cmp	r4, #1
 801012e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010132:	d005      	beq.n	8010140 <sin+0x50>
 8010134:	2c02      	cmp	r4, #2
 8010136:	d006      	beq.n	8010146 <sin+0x56>
 8010138:	b964      	cbnz	r4, 8010154 <sin+0x64>
 801013a:	2401      	movs	r4, #1
 801013c:	9400      	str	r4, [sp, #0]
 801013e:	e7e2      	b.n	8010106 <sin+0x16>
 8010140:	f001 f916 	bl	8011370 <__kernel_cos>
 8010144:	e7e9      	b.n	801011a <sin+0x2a>
 8010146:	2401      	movs	r4, #1
 8010148:	9400      	str	r4, [sp, #0]
 801014a:	f001 fd19 	bl	8011b80 <__kernel_sin>
 801014e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8010152:	e7e2      	b.n	801011a <sin+0x2a>
 8010154:	f001 f90c 	bl	8011370 <__kernel_cos>
 8010158:	e7f9      	b.n	801014e <sin+0x5e>
 801015a:	bf00      	nop
 801015c:	3fe921fb 	.word	0x3fe921fb
 8010160:	7fefffff 	.word	0x7fefffff

08010164 <pow>:
 8010164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010168:	b08f      	sub	sp, #60	; 0x3c
 801016a:	461d      	mov	r5, r3
 801016c:	4680      	mov	r8, r0
 801016e:	4689      	mov	r9, r1
 8010170:	4614      	mov	r4, r2
 8010172:	f000 f955 	bl	8010420 <__ieee754_pow>
 8010176:	4fa1      	ldr	r7, [pc, #644]	; (80103fc <pow+0x298>)
 8010178:	e9cd 0100 	strd	r0, r1, [sp]
 801017c:	f997 3000 	ldrsb.w	r3, [r7]
 8010180:	463e      	mov	r6, r7
 8010182:	9302      	str	r3, [sp, #8]
 8010184:	3301      	adds	r3, #1
 8010186:	d05f      	beq.n	8010248 <pow+0xe4>
 8010188:	4622      	mov	r2, r4
 801018a:	462b      	mov	r3, r5
 801018c:	4620      	mov	r0, r4
 801018e:	4629      	mov	r1, r5
 8010190:	f7f0 fcac 	bl	8000aec <__aeabi_dcmpun>
 8010194:	4682      	mov	sl, r0
 8010196:	2800      	cmp	r0, #0
 8010198:	d156      	bne.n	8010248 <pow+0xe4>
 801019a:	4642      	mov	r2, r8
 801019c:	464b      	mov	r3, r9
 801019e:	4640      	mov	r0, r8
 80101a0:	4649      	mov	r1, r9
 80101a2:	f7f0 fca3 	bl	8000aec <__aeabi_dcmpun>
 80101a6:	9003      	str	r0, [sp, #12]
 80101a8:	b1e8      	cbz	r0, 80101e6 <pow+0x82>
 80101aa:	2200      	movs	r2, #0
 80101ac:	2300      	movs	r3, #0
 80101ae:	4620      	mov	r0, r4
 80101b0:	4629      	mov	r1, r5
 80101b2:	f7f0 fc69 	bl	8000a88 <__aeabi_dcmpeq>
 80101b6:	2800      	cmp	r0, #0
 80101b8:	d046      	beq.n	8010248 <pow+0xe4>
 80101ba:	2301      	movs	r3, #1
 80101bc:	2200      	movs	r2, #0
 80101be:	9304      	str	r3, [sp, #16]
 80101c0:	4b8f      	ldr	r3, [pc, #572]	; (8010400 <pow+0x29c>)
 80101c2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80101c6:	9305      	str	r3, [sp, #20]
 80101c8:	4b8e      	ldr	r3, [pc, #568]	; (8010404 <pow+0x2a0>)
 80101ca:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80101ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80101d2:	9b02      	ldr	r3, [sp, #8]
 80101d4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80101d8:	2b02      	cmp	r3, #2
 80101da:	d031      	beq.n	8010240 <pow+0xdc>
 80101dc:	a804      	add	r0, sp, #16
 80101de:	f001 fe13 	bl	8011e08 <matherr>
 80101e2:	bb38      	cbnz	r0, 8010234 <pow+0xd0>
 80101e4:	e058      	b.n	8010298 <pow+0x134>
 80101e6:	f04f 0a00 	mov.w	sl, #0
 80101ea:	f04f 0b00 	mov.w	fp, #0
 80101ee:	4652      	mov	r2, sl
 80101f0:	465b      	mov	r3, fp
 80101f2:	4640      	mov	r0, r8
 80101f4:	4649      	mov	r1, r9
 80101f6:	f7f0 fc47 	bl	8000a88 <__aeabi_dcmpeq>
 80101fa:	2800      	cmp	r0, #0
 80101fc:	d051      	beq.n	80102a2 <pow+0x13e>
 80101fe:	4652      	mov	r2, sl
 8010200:	465b      	mov	r3, fp
 8010202:	4620      	mov	r0, r4
 8010204:	4629      	mov	r1, r5
 8010206:	f7f0 fc3f 	bl	8000a88 <__aeabi_dcmpeq>
 801020a:	4606      	mov	r6, r0
 801020c:	b308      	cbz	r0, 8010252 <pow+0xee>
 801020e:	2301      	movs	r3, #1
 8010210:	9304      	str	r3, [sp, #16]
 8010212:	4b7b      	ldr	r3, [pc, #492]	; (8010400 <pow+0x29c>)
 8010214:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8010218:	9305      	str	r3, [sp, #20]
 801021a:	9b03      	ldr	r3, [sp, #12]
 801021c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8010220:	930c      	str	r3, [sp, #48]	; 0x30
 8010222:	9b02      	ldr	r3, [sp, #8]
 8010224:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8010228:	2b00      	cmp	r3, #0
 801022a:	d0d7      	beq.n	80101dc <pow+0x78>
 801022c:	2200      	movs	r2, #0
 801022e:	4b75      	ldr	r3, [pc, #468]	; (8010404 <pow+0x2a0>)
 8010230:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010234:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010236:	b11b      	cbz	r3, 8010240 <pow+0xdc>
 8010238:	f7fe fdd2 	bl	800ede0 <__errno>
 801023c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801023e:	6003      	str	r3, [r0, #0]
 8010240:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8010244:	e9cd 3400 	strd	r3, r4, [sp]
 8010248:	e9dd 0100 	ldrd	r0, r1, [sp]
 801024c:	b00f      	add	sp, #60	; 0x3c
 801024e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010252:	4620      	mov	r0, r4
 8010254:	4629      	mov	r1, r5
 8010256:	f001 fd4d 	bl	8011cf4 <finite>
 801025a:	2800      	cmp	r0, #0
 801025c:	d0f4      	beq.n	8010248 <pow+0xe4>
 801025e:	4652      	mov	r2, sl
 8010260:	465b      	mov	r3, fp
 8010262:	4620      	mov	r0, r4
 8010264:	4629      	mov	r1, r5
 8010266:	f7f0 fc19 	bl	8000a9c <__aeabi_dcmplt>
 801026a:	2800      	cmp	r0, #0
 801026c:	d0ec      	beq.n	8010248 <pow+0xe4>
 801026e:	2301      	movs	r3, #1
 8010270:	9304      	str	r3, [sp, #16]
 8010272:	4b63      	ldr	r3, [pc, #396]	; (8010400 <pow+0x29c>)
 8010274:	960c      	str	r6, [sp, #48]	; 0x30
 8010276:	9305      	str	r3, [sp, #20]
 8010278:	f997 3000 	ldrsb.w	r3, [r7]
 801027c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8010280:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8010284:	b913      	cbnz	r3, 801028c <pow+0x128>
 8010286:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801028a:	e7a7      	b.n	80101dc <pow+0x78>
 801028c:	2000      	movs	r0, #0
 801028e:	495e      	ldr	r1, [pc, #376]	; (8010408 <pow+0x2a4>)
 8010290:	2b02      	cmp	r3, #2
 8010292:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010296:	d1a1      	bne.n	80101dc <pow+0x78>
 8010298:	f7fe fda2 	bl	800ede0 <__errno>
 801029c:	2321      	movs	r3, #33	; 0x21
 801029e:	6003      	str	r3, [r0, #0]
 80102a0:	e7c8      	b.n	8010234 <pow+0xd0>
 80102a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80102a6:	f001 fd25 	bl	8011cf4 <finite>
 80102aa:	9002      	str	r0, [sp, #8]
 80102ac:	2800      	cmp	r0, #0
 80102ae:	d177      	bne.n	80103a0 <pow+0x23c>
 80102b0:	4640      	mov	r0, r8
 80102b2:	4649      	mov	r1, r9
 80102b4:	f001 fd1e 	bl	8011cf4 <finite>
 80102b8:	2800      	cmp	r0, #0
 80102ba:	d071      	beq.n	80103a0 <pow+0x23c>
 80102bc:	4620      	mov	r0, r4
 80102be:	4629      	mov	r1, r5
 80102c0:	f001 fd18 	bl	8011cf4 <finite>
 80102c4:	2800      	cmp	r0, #0
 80102c6:	d06b      	beq.n	80103a0 <pow+0x23c>
 80102c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80102cc:	4619      	mov	r1, r3
 80102ce:	4610      	mov	r0, r2
 80102d0:	f7f0 fc0c 	bl	8000aec <__aeabi_dcmpun>
 80102d4:	f997 7000 	ldrsb.w	r7, [r7]
 80102d8:	4b49      	ldr	r3, [pc, #292]	; (8010400 <pow+0x29c>)
 80102da:	b1a0      	cbz	r0, 8010306 <pow+0x1a2>
 80102dc:	2201      	movs	r2, #1
 80102de:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80102e2:	9b02      	ldr	r3, [sp, #8]
 80102e4:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80102e8:	930c      	str	r3, [sp, #48]	; 0x30
 80102ea:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80102ee:	2f00      	cmp	r7, #0
 80102f0:	d0c9      	beq.n	8010286 <pow+0x122>
 80102f2:	4652      	mov	r2, sl
 80102f4:	465b      	mov	r3, fp
 80102f6:	4650      	mov	r0, sl
 80102f8:	4659      	mov	r1, fp
 80102fa:	f7f0 fa87 	bl	800080c <__aeabi_ddiv>
 80102fe:	2f02      	cmp	r7, #2
 8010300:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010304:	e7c7      	b.n	8010296 <pow+0x132>
 8010306:	2203      	movs	r2, #3
 8010308:	900c      	str	r0, [sp, #48]	; 0x30
 801030a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801030e:	4620      	mov	r0, r4
 8010310:	4629      	mov	r1, r5
 8010312:	2200      	movs	r2, #0
 8010314:	4b3d      	ldr	r3, [pc, #244]	; (801040c <pow+0x2a8>)
 8010316:	e9cd 4508 	strd	r4, r5, [sp, #32]
 801031a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801031e:	f7f0 f94b 	bl	80005b8 <__aeabi_dmul>
 8010322:	4604      	mov	r4, r0
 8010324:	460d      	mov	r5, r1
 8010326:	bb17      	cbnz	r7, 801036e <pow+0x20a>
 8010328:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801032c:	4b38      	ldr	r3, [pc, #224]	; (8010410 <pow+0x2ac>)
 801032e:	4640      	mov	r0, r8
 8010330:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010334:	4649      	mov	r1, r9
 8010336:	4652      	mov	r2, sl
 8010338:	465b      	mov	r3, fp
 801033a:	f7f0 fbaf 	bl	8000a9c <__aeabi_dcmplt>
 801033e:	2800      	cmp	r0, #0
 8010340:	d054      	beq.n	80103ec <pow+0x288>
 8010342:	4620      	mov	r0, r4
 8010344:	4629      	mov	r1, r5
 8010346:	f001 fd67 	bl	8011e18 <rint>
 801034a:	4622      	mov	r2, r4
 801034c:	462b      	mov	r3, r5
 801034e:	f7f0 fb9b 	bl	8000a88 <__aeabi_dcmpeq>
 8010352:	b920      	cbnz	r0, 801035e <pow+0x1fa>
 8010354:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8010358:	4b2e      	ldr	r3, [pc, #184]	; (8010414 <pow+0x2b0>)
 801035a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801035e:	f996 3000 	ldrsb.w	r3, [r6]
 8010362:	2b02      	cmp	r3, #2
 8010364:	d142      	bne.n	80103ec <pow+0x288>
 8010366:	f7fe fd3b 	bl	800ede0 <__errno>
 801036a:	2322      	movs	r3, #34	; 0x22
 801036c:	e797      	b.n	801029e <pow+0x13a>
 801036e:	2200      	movs	r2, #0
 8010370:	4b29      	ldr	r3, [pc, #164]	; (8010418 <pow+0x2b4>)
 8010372:	4640      	mov	r0, r8
 8010374:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8010378:	4649      	mov	r1, r9
 801037a:	4652      	mov	r2, sl
 801037c:	465b      	mov	r3, fp
 801037e:	f7f0 fb8d 	bl	8000a9c <__aeabi_dcmplt>
 8010382:	2800      	cmp	r0, #0
 8010384:	d0eb      	beq.n	801035e <pow+0x1fa>
 8010386:	4620      	mov	r0, r4
 8010388:	4629      	mov	r1, r5
 801038a:	f001 fd45 	bl	8011e18 <rint>
 801038e:	4622      	mov	r2, r4
 8010390:	462b      	mov	r3, r5
 8010392:	f7f0 fb79 	bl	8000a88 <__aeabi_dcmpeq>
 8010396:	2800      	cmp	r0, #0
 8010398:	d1e1      	bne.n	801035e <pow+0x1fa>
 801039a:	2200      	movs	r2, #0
 801039c:	4b1a      	ldr	r3, [pc, #104]	; (8010408 <pow+0x2a4>)
 801039e:	e7dc      	b.n	801035a <pow+0x1f6>
 80103a0:	2200      	movs	r2, #0
 80103a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80103a6:	2300      	movs	r3, #0
 80103a8:	f7f0 fb6e 	bl	8000a88 <__aeabi_dcmpeq>
 80103ac:	2800      	cmp	r0, #0
 80103ae:	f43f af4b 	beq.w	8010248 <pow+0xe4>
 80103b2:	4640      	mov	r0, r8
 80103b4:	4649      	mov	r1, r9
 80103b6:	f001 fc9d 	bl	8011cf4 <finite>
 80103ba:	2800      	cmp	r0, #0
 80103bc:	f43f af44 	beq.w	8010248 <pow+0xe4>
 80103c0:	4620      	mov	r0, r4
 80103c2:	4629      	mov	r1, r5
 80103c4:	f001 fc96 	bl	8011cf4 <finite>
 80103c8:	2800      	cmp	r0, #0
 80103ca:	f43f af3d 	beq.w	8010248 <pow+0xe4>
 80103ce:	2304      	movs	r3, #4
 80103d0:	9304      	str	r3, [sp, #16]
 80103d2:	4b0b      	ldr	r3, [pc, #44]	; (8010400 <pow+0x29c>)
 80103d4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80103d8:	9305      	str	r3, [sp, #20]
 80103da:	2300      	movs	r3, #0
 80103dc:	2400      	movs	r4, #0
 80103de:	930c      	str	r3, [sp, #48]	; 0x30
 80103e0:	2300      	movs	r3, #0
 80103e2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80103e6:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 80103ea:	e7b8      	b.n	801035e <pow+0x1fa>
 80103ec:	a804      	add	r0, sp, #16
 80103ee:	f001 fd0b 	bl	8011e08 <matherr>
 80103f2:	2800      	cmp	r0, #0
 80103f4:	f47f af1e 	bne.w	8010234 <pow+0xd0>
 80103f8:	e7b5      	b.n	8010366 <pow+0x202>
 80103fa:	bf00      	nop
 80103fc:	200002b0 	.word	0x200002b0
 8010400:	0801fce3 	.word	0x0801fce3
 8010404:	3ff00000 	.word	0x3ff00000
 8010408:	fff00000 	.word	0xfff00000
 801040c:	3fe00000 	.word	0x3fe00000
 8010410:	47efffff 	.word	0x47efffff
 8010414:	c7efffff 	.word	0xc7efffff
 8010418:	7ff00000 	.word	0x7ff00000
 801041c:	00000000 	.word	0x00000000

08010420 <__ieee754_pow>:
 8010420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010424:	b091      	sub	sp, #68	; 0x44
 8010426:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801042a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 801042e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8010432:	ea55 0302 	orrs.w	r3, r5, r2
 8010436:	4607      	mov	r7, r0
 8010438:	4688      	mov	r8, r1
 801043a:	f000 84b7 	beq.w	8010dac <__ieee754_pow+0x98c>
 801043e:	4b80      	ldr	r3, [pc, #512]	; (8010640 <__ieee754_pow+0x220>)
 8010440:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8010444:	429c      	cmp	r4, r3
 8010446:	4689      	mov	r9, r1
 8010448:	4682      	mov	sl, r0
 801044a:	dc09      	bgt.n	8010460 <__ieee754_pow+0x40>
 801044c:	d103      	bne.n	8010456 <__ieee754_pow+0x36>
 801044e:	b938      	cbnz	r0, 8010460 <__ieee754_pow+0x40>
 8010450:	42a5      	cmp	r5, r4
 8010452:	dc0d      	bgt.n	8010470 <__ieee754_pow+0x50>
 8010454:	e001      	b.n	801045a <__ieee754_pow+0x3a>
 8010456:	429d      	cmp	r5, r3
 8010458:	dc02      	bgt.n	8010460 <__ieee754_pow+0x40>
 801045a:	429d      	cmp	r5, r3
 801045c:	d10e      	bne.n	801047c <__ieee754_pow+0x5c>
 801045e:	b16a      	cbz	r2, 801047c <__ieee754_pow+0x5c>
 8010460:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010464:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010468:	ea54 030a 	orrs.w	r3, r4, sl
 801046c:	f000 849e 	beq.w	8010dac <__ieee754_pow+0x98c>
 8010470:	4874      	ldr	r0, [pc, #464]	; (8010644 <__ieee754_pow+0x224>)
 8010472:	b011      	add	sp, #68	; 0x44
 8010474:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010478:	f001 bcc8 	b.w	8011e0c <nan>
 801047c:	f1b9 0f00 	cmp.w	r9, #0
 8010480:	da53      	bge.n	801052a <__ieee754_pow+0x10a>
 8010482:	4b71      	ldr	r3, [pc, #452]	; (8010648 <__ieee754_pow+0x228>)
 8010484:	429d      	cmp	r5, r3
 8010486:	dc4e      	bgt.n	8010526 <__ieee754_pow+0x106>
 8010488:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801048c:	429d      	cmp	r5, r3
 801048e:	dd4c      	ble.n	801052a <__ieee754_pow+0x10a>
 8010490:	152b      	asrs	r3, r5, #20
 8010492:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010496:	2b14      	cmp	r3, #20
 8010498:	dd28      	ble.n	80104ec <__ieee754_pow+0xcc>
 801049a:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801049e:	fa22 f103 	lsr.w	r1, r2, r3
 80104a2:	fa01 f303 	lsl.w	r3, r1, r3
 80104a6:	4293      	cmp	r3, r2
 80104a8:	d13f      	bne.n	801052a <__ieee754_pow+0x10a>
 80104aa:	f001 0101 	and.w	r1, r1, #1
 80104ae:	f1c1 0302 	rsb	r3, r1, #2
 80104b2:	9300      	str	r3, [sp, #0]
 80104b4:	2a00      	cmp	r2, #0
 80104b6:	d15c      	bne.n	8010572 <__ieee754_pow+0x152>
 80104b8:	4b61      	ldr	r3, [pc, #388]	; (8010640 <__ieee754_pow+0x220>)
 80104ba:	429d      	cmp	r5, r3
 80104bc:	d126      	bne.n	801050c <__ieee754_pow+0xec>
 80104be:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80104c2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80104c6:	ea53 030a 	orrs.w	r3, r3, sl
 80104ca:	f000 846f 	beq.w	8010dac <__ieee754_pow+0x98c>
 80104ce:	4b5f      	ldr	r3, [pc, #380]	; (801064c <__ieee754_pow+0x22c>)
 80104d0:	429c      	cmp	r4, r3
 80104d2:	dd2c      	ble.n	801052e <__ieee754_pow+0x10e>
 80104d4:	2e00      	cmp	r6, #0
 80104d6:	f280 846f 	bge.w	8010db8 <__ieee754_pow+0x998>
 80104da:	f04f 0b00 	mov.w	fp, #0
 80104de:	f04f 0c00 	mov.w	ip, #0
 80104e2:	4658      	mov	r0, fp
 80104e4:	4661      	mov	r1, ip
 80104e6:	b011      	add	sp, #68	; 0x44
 80104e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104ec:	2a00      	cmp	r2, #0
 80104ee:	d13e      	bne.n	801056e <__ieee754_pow+0x14e>
 80104f0:	f1c3 0314 	rsb	r3, r3, #20
 80104f4:	fa45 f103 	asr.w	r1, r5, r3
 80104f8:	fa01 f303 	lsl.w	r3, r1, r3
 80104fc:	42ab      	cmp	r3, r5
 80104fe:	f040 8463 	bne.w	8010dc8 <__ieee754_pow+0x9a8>
 8010502:	f001 0101 	and.w	r1, r1, #1
 8010506:	f1c1 0302 	rsb	r3, r1, #2
 801050a:	9300      	str	r3, [sp, #0]
 801050c:	4b50      	ldr	r3, [pc, #320]	; (8010650 <__ieee754_pow+0x230>)
 801050e:	429d      	cmp	r5, r3
 8010510:	d114      	bne.n	801053c <__ieee754_pow+0x11c>
 8010512:	2e00      	cmp	r6, #0
 8010514:	f280 8454 	bge.w	8010dc0 <__ieee754_pow+0x9a0>
 8010518:	463a      	mov	r2, r7
 801051a:	4643      	mov	r3, r8
 801051c:	2000      	movs	r0, #0
 801051e:	494c      	ldr	r1, [pc, #304]	; (8010650 <__ieee754_pow+0x230>)
 8010520:	f7f0 f974 	bl	800080c <__aeabi_ddiv>
 8010524:	e013      	b.n	801054e <__ieee754_pow+0x12e>
 8010526:	2302      	movs	r3, #2
 8010528:	e7c3      	b.n	80104b2 <__ieee754_pow+0x92>
 801052a:	2300      	movs	r3, #0
 801052c:	e7c1      	b.n	80104b2 <__ieee754_pow+0x92>
 801052e:	2e00      	cmp	r6, #0
 8010530:	dad3      	bge.n	80104da <__ieee754_pow+0xba>
 8010532:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8010536:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 801053a:	e7d2      	b.n	80104e2 <__ieee754_pow+0xc2>
 801053c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8010540:	d108      	bne.n	8010554 <__ieee754_pow+0x134>
 8010542:	463a      	mov	r2, r7
 8010544:	4643      	mov	r3, r8
 8010546:	4638      	mov	r0, r7
 8010548:	4641      	mov	r1, r8
 801054a:	f7f0 f835 	bl	80005b8 <__aeabi_dmul>
 801054e:	4683      	mov	fp, r0
 8010550:	468c      	mov	ip, r1
 8010552:	e7c6      	b.n	80104e2 <__ieee754_pow+0xc2>
 8010554:	4b3f      	ldr	r3, [pc, #252]	; (8010654 <__ieee754_pow+0x234>)
 8010556:	429e      	cmp	r6, r3
 8010558:	d10b      	bne.n	8010572 <__ieee754_pow+0x152>
 801055a:	f1b9 0f00 	cmp.w	r9, #0
 801055e:	db08      	blt.n	8010572 <__ieee754_pow+0x152>
 8010560:	4638      	mov	r0, r7
 8010562:	4641      	mov	r1, r8
 8010564:	b011      	add	sp, #68	; 0x44
 8010566:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801056a:	f000 be55 	b.w	8011218 <__ieee754_sqrt>
 801056e:	2300      	movs	r3, #0
 8010570:	9300      	str	r3, [sp, #0]
 8010572:	4638      	mov	r0, r7
 8010574:	4641      	mov	r1, r8
 8010576:	f001 fbb9 	bl	8011cec <fabs>
 801057a:	4683      	mov	fp, r0
 801057c:	468c      	mov	ip, r1
 801057e:	f1ba 0f00 	cmp.w	sl, #0
 8010582:	d12b      	bne.n	80105dc <__ieee754_pow+0x1bc>
 8010584:	b124      	cbz	r4, 8010590 <__ieee754_pow+0x170>
 8010586:	4b32      	ldr	r3, [pc, #200]	; (8010650 <__ieee754_pow+0x230>)
 8010588:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 801058c:	429a      	cmp	r2, r3
 801058e:	d125      	bne.n	80105dc <__ieee754_pow+0x1bc>
 8010590:	2e00      	cmp	r6, #0
 8010592:	da07      	bge.n	80105a4 <__ieee754_pow+0x184>
 8010594:	465a      	mov	r2, fp
 8010596:	4663      	mov	r3, ip
 8010598:	2000      	movs	r0, #0
 801059a:	492d      	ldr	r1, [pc, #180]	; (8010650 <__ieee754_pow+0x230>)
 801059c:	f7f0 f936 	bl	800080c <__aeabi_ddiv>
 80105a0:	4683      	mov	fp, r0
 80105a2:	468c      	mov	ip, r1
 80105a4:	f1b9 0f00 	cmp.w	r9, #0
 80105a8:	da9b      	bge.n	80104e2 <__ieee754_pow+0xc2>
 80105aa:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80105ae:	9b00      	ldr	r3, [sp, #0]
 80105b0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80105b4:	4323      	orrs	r3, r4
 80105b6:	d108      	bne.n	80105ca <__ieee754_pow+0x1aa>
 80105b8:	465a      	mov	r2, fp
 80105ba:	4663      	mov	r3, ip
 80105bc:	4658      	mov	r0, fp
 80105be:	4661      	mov	r1, ip
 80105c0:	f7ef fe42 	bl	8000248 <__aeabi_dsub>
 80105c4:	4602      	mov	r2, r0
 80105c6:	460b      	mov	r3, r1
 80105c8:	e7aa      	b.n	8010520 <__ieee754_pow+0x100>
 80105ca:	9b00      	ldr	r3, [sp, #0]
 80105cc:	2b01      	cmp	r3, #1
 80105ce:	d188      	bne.n	80104e2 <__ieee754_pow+0xc2>
 80105d0:	4658      	mov	r0, fp
 80105d2:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80105d6:	4683      	mov	fp, r0
 80105d8:	469c      	mov	ip, r3
 80105da:	e782      	b.n	80104e2 <__ieee754_pow+0xc2>
 80105dc:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 80105e0:	f109 33ff 	add.w	r3, r9, #4294967295
 80105e4:	930d      	str	r3, [sp, #52]	; 0x34
 80105e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80105e8:	9b00      	ldr	r3, [sp, #0]
 80105ea:	4313      	orrs	r3, r2
 80105ec:	d104      	bne.n	80105f8 <__ieee754_pow+0x1d8>
 80105ee:	463a      	mov	r2, r7
 80105f0:	4643      	mov	r3, r8
 80105f2:	4638      	mov	r0, r7
 80105f4:	4641      	mov	r1, r8
 80105f6:	e7e3      	b.n	80105c0 <__ieee754_pow+0x1a0>
 80105f8:	4b17      	ldr	r3, [pc, #92]	; (8010658 <__ieee754_pow+0x238>)
 80105fa:	429d      	cmp	r5, r3
 80105fc:	f340 80fe 	ble.w	80107fc <__ieee754_pow+0x3dc>
 8010600:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8010604:	429d      	cmp	r5, r3
 8010606:	dd0b      	ble.n	8010620 <__ieee754_pow+0x200>
 8010608:	4b10      	ldr	r3, [pc, #64]	; (801064c <__ieee754_pow+0x22c>)
 801060a:	429c      	cmp	r4, r3
 801060c:	dc0e      	bgt.n	801062c <__ieee754_pow+0x20c>
 801060e:	2e00      	cmp	r6, #0
 8010610:	f6bf af63 	bge.w	80104da <__ieee754_pow+0xba>
 8010614:	a308      	add	r3, pc, #32	; (adr r3, 8010638 <__ieee754_pow+0x218>)
 8010616:	e9d3 2300 	ldrd	r2, r3, [r3]
 801061a:	4610      	mov	r0, r2
 801061c:	4619      	mov	r1, r3
 801061e:	e794      	b.n	801054a <__ieee754_pow+0x12a>
 8010620:	4b0e      	ldr	r3, [pc, #56]	; (801065c <__ieee754_pow+0x23c>)
 8010622:	429c      	cmp	r4, r3
 8010624:	ddf3      	ble.n	801060e <__ieee754_pow+0x1ee>
 8010626:	4b0a      	ldr	r3, [pc, #40]	; (8010650 <__ieee754_pow+0x230>)
 8010628:	429c      	cmp	r4, r3
 801062a:	dd19      	ble.n	8010660 <__ieee754_pow+0x240>
 801062c:	2e00      	cmp	r6, #0
 801062e:	dcf1      	bgt.n	8010614 <__ieee754_pow+0x1f4>
 8010630:	e753      	b.n	80104da <__ieee754_pow+0xba>
 8010632:	bf00      	nop
 8010634:	f3af 8000 	nop.w
 8010638:	8800759c 	.word	0x8800759c
 801063c:	7e37e43c 	.word	0x7e37e43c
 8010640:	7ff00000 	.word	0x7ff00000
 8010644:	0801fcb5 	.word	0x0801fcb5
 8010648:	433fffff 	.word	0x433fffff
 801064c:	3fefffff 	.word	0x3fefffff
 8010650:	3ff00000 	.word	0x3ff00000
 8010654:	3fe00000 	.word	0x3fe00000
 8010658:	41e00000 	.word	0x41e00000
 801065c:	3feffffe 	.word	0x3feffffe
 8010660:	4661      	mov	r1, ip
 8010662:	2200      	movs	r2, #0
 8010664:	4b60      	ldr	r3, [pc, #384]	; (80107e8 <__ieee754_pow+0x3c8>)
 8010666:	4658      	mov	r0, fp
 8010668:	f7ef fdee 	bl	8000248 <__aeabi_dsub>
 801066c:	a354      	add	r3, pc, #336	; (adr r3, 80107c0 <__ieee754_pow+0x3a0>)
 801066e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010672:	4604      	mov	r4, r0
 8010674:	460d      	mov	r5, r1
 8010676:	f7ef ff9f 	bl	80005b8 <__aeabi_dmul>
 801067a:	a353      	add	r3, pc, #332	; (adr r3, 80107c8 <__ieee754_pow+0x3a8>)
 801067c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010680:	4606      	mov	r6, r0
 8010682:	460f      	mov	r7, r1
 8010684:	4620      	mov	r0, r4
 8010686:	4629      	mov	r1, r5
 8010688:	f7ef ff96 	bl	80005b8 <__aeabi_dmul>
 801068c:	2200      	movs	r2, #0
 801068e:	4682      	mov	sl, r0
 8010690:	468b      	mov	fp, r1
 8010692:	4b56      	ldr	r3, [pc, #344]	; (80107ec <__ieee754_pow+0x3cc>)
 8010694:	4620      	mov	r0, r4
 8010696:	4629      	mov	r1, r5
 8010698:	f7ef ff8e 	bl	80005b8 <__aeabi_dmul>
 801069c:	4602      	mov	r2, r0
 801069e:	460b      	mov	r3, r1
 80106a0:	a14b      	add	r1, pc, #300	; (adr r1, 80107d0 <__ieee754_pow+0x3b0>)
 80106a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80106a6:	f7ef fdcf 	bl	8000248 <__aeabi_dsub>
 80106aa:	4622      	mov	r2, r4
 80106ac:	462b      	mov	r3, r5
 80106ae:	f7ef ff83 	bl	80005b8 <__aeabi_dmul>
 80106b2:	4602      	mov	r2, r0
 80106b4:	460b      	mov	r3, r1
 80106b6:	2000      	movs	r0, #0
 80106b8:	494d      	ldr	r1, [pc, #308]	; (80107f0 <__ieee754_pow+0x3d0>)
 80106ba:	f7ef fdc5 	bl	8000248 <__aeabi_dsub>
 80106be:	4622      	mov	r2, r4
 80106c0:	462b      	mov	r3, r5
 80106c2:	4680      	mov	r8, r0
 80106c4:	4689      	mov	r9, r1
 80106c6:	4620      	mov	r0, r4
 80106c8:	4629      	mov	r1, r5
 80106ca:	f7ef ff75 	bl	80005b8 <__aeabi_dmul>
 80106ce:	4602      	mov	r2, r0
 80106d0:	460b      	mov	r3, r1
 80106d2:	4640      	mov	r0, r8
 80106d4:	4649      	mov	r1, r9
 80106d6:	f7ef ff6f 	bl	80005b8 <__aeabi_dmul>
 80106da:	a33f      	add	r3, pc, #252	; (adr r3, 80107d8 <__ieee754_pow+0x3b8>)
 80106dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106e0:	f7ef ff6a 	bl	80005b8 <__aeabi_dmul>
 80106e4:	4602      	mov	r2, r0
 80106e6:	460b      	mov	r3, r1
 80106e8:	4650      	mov	r0, sl
 80106ea:	4659      	mov	r1, fp
 80106ec:	f7ef fdac 	bl	8000248 <__aeabi_dsub>
 80106f0:	4602      	mov	r2, r0
 80106f2:	460b      	mov	r3, r1
 80106f4:	4604      	mov	r4, r0
 80106f6:	460d      	mov	r5, r1
 80106f8:	4630      	mov	r0, r6
 80106fa:	4639      	mov	r1, r7
 80106fc:	f7ef fda6 	bl	800024c <__adddf3>
 8010700:	2000      	movs	r0, #0
 8010702:	468b      	mov	fp, r1
 8010704:	4682      	mov	sl, r0
 8010706:	4632      	mov	r2, r6
 8010708:	463b      	mov	r3, r7
 801070a:	f7ef fd9d 	bl	8000248 <__aeabi_dsub>
 801070e:	4602      	mov	r2, r0
 8010710:	460b      	mov	r3, r1
 8010712:	4620      	mov	r0, r4
 8010714:	4629      	mov	r1, r5
 8010716:	f7ef fd97 	bl	8000248 <__aeabi_dsub>
 801071a:	9b00      	ldr	r3, [sp, #0]
 801071c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801071e:	3b01      	subs	r3, #1
 8010720:	4313      	orrs	r3, r2
 8010722:	f04f 0300 	mov.w	r3, #0
 8010726:	bf0c      	ite	eq
 8010728:	4c32      	ldreq	r4, [pc, #200]	; (80107f4 <__ieee754_pow+0x3d4>)
 801072a:	4c2f      	ldrne	r4, [pc, #188]	; (80107e8 <__ieee754_pow+0x3c8>)
 801072c:	4606      	mov	r6, r0
 801072e:	e9cd 3400 	strd	r3, r4, [sp]
 8010732:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8010736:	2400      	movs	r4, #0
 8010738:	460f      	mov	r7, r1
 801073a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801073e:	4622      	mov	r2, r4
 8010740:	462b      	mov	r3, r5
 8010742:	f7ef fd81 	bl	8000248 <__aeabi_dsub>
 8010746:	4652      	mov	r2, sl
 8010748:	465b      	mov	r3, fp
 801074a:	f7ef ff35 	bl	80005b8 <__aeabi_dmul>
 801074e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010752:	4680      	mov	r8, r0
 8010754:	4689      	mov	r9, r1
 8010756:	4630      	mov	r0, r6
 8010758:	4639      	mov	r1, r7
 801075a:	f7ef ff2d 	bl	80005b8 <__aeabi_dmul>
 801075e:	4602      	mov	r2, r0
 8010760:	460b      	mov	r3, r1
 8010762:	4640      	mov	r0, r8
 8010764:	4649      	mov	r1, r9
 8010766:	f7ef fd71 	bl	800024c <__adddf3>
 801076a:	4622      	mov	r2, r4
 801076c:	462b      	mov	r3, r5
 801076e:	4680      	mov	r8, r0
 8010770:	4689      	mov	r9, r1
 8010772:	4650      	mov	r0, sl
 8010774:	4659      	mov	r1, fp
 8010776:	f7ef ff1f 	bl	80005b8 <__aeabi_dmul>
 801077a:	4604      	mov	r4, r0
 801077c:	460d      	mov	r5, r1
 801077e:	460b      	mov	r3, r1
 8010780:	4602      	mov	r2, r0
 8010782:	4649      	mov	r1, r9
 8010784:	4640      	mov	r0, r8
 8010786:	e9cd 4502 	strd	r4, r5, [sp, #8]
 801078a:	f7ef fd5f 	bl	800024c <__adddf3>
 801078e:	4b1a      	ldr	r3, [pc, #104]	; (80107f8 <__ieee754_pow+0x3d8>)
 8010790:	4682      	mov	sl, r0
 8010792:	4299      	cmp	r1, r3
 8010794:	460f      	mov	r7, r1
 8010796:	460e      	mov	r6, r1
 8010798:	f340 82e1 	ble.w	8010d5e <__ieee754_pow+0x93e>
 801079c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80107a0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80107a4:	4303      	orrs	r3, r0
 80107a6:	f000 81db 	beq.w	8010b60 <__ieee754_pow+0x740>
 80107aa:	a30d      	add	r3, pc, #52	; (adr r3, 80107e0 <__ieee754_pow+0x3c0>)
 80107ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80107b4:	f7ef ff00 	bl	80005b8 <__aeabi_dmul>
 80107b8:	a309      	add	r3, pc, #36	; (adr r3, 80107e0 <__ieee754_pow+0x3c0>)
 80107ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107be:	e6c4      	b.n	801054a <__ieee754_pow+0x12a>
 80107c0:	60000000 	.word	0x60000000
 80107c4:	3ff71547 	.word	0x3ff71547
 80107c8:	f85ddf44 	.word	0xf85ddf44
 80107cc:	3e54ae0b 	.word	0x3e54ae0b
 80107d0:	55555555 	.word	0x55555555
 80107d4:	3fd55555 	.word	0x3fd55555
 80107d8:	652b82fe 	.word	0x652b82fe
 80107dc:	3ff71547 	.word	0x3ff71547
 80107e0:	8800759c 	.word	0x8800759c
 80107e4:	7e37e43c 	.word	0x7e37e43c
 80107e8:	3ff00000 	.word	0x3ff00000
 80107ec:	3fd00000 	.word	0x3fd00000
 80107f0:	3fe00000 	.word	0x3fe00000
 80107f4:	bff00000 	.word	0xbff00000
 80107f8:	408fffff 	.word	0x408fffff
 80107fc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010800:	f04f 0200 	mov.w	r2, #0
 8010804:	da08      	bge.n	8010818 <__ieee754_pow+0x3f8>
 8010806:	4658      	mov	r0, fp
 8010808:	4bcd      	ldr	r3, [pc, #820]	; (8010b40 <__ieee754_pow+0x720>)
 801080a:	4661      	mov	r1, ip
 801080c:	f7ef fed4 	bl	80005b8 <__aeabi_dmul>
 8010810:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8010814:	4683      	mov	fp, r0
 8010816:	460c      	mov	r4, r1
 8010818:	1523      	asrs	r3, r4, #20
 801081a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801081e:	4413      	add	r3, r2
 8010820:	930c      	str	r3, [sp, #48]	; 0x30
 8010822:	4bc8      	ldr	r3, [pc, #800]	; (8010b44 <__ieee754_pow+0x724>)
 8010824:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010828:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801082c:	429c      	cmp	r4, r3
 801082e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010832:	dd08      	ble.n	8010846 <__ieee754_pow+0x426>
 8010834:	4bc4      	ldr	r3, [pc, #784]	; (8010b48 <__ieee754_pow+0x728>)
 8010836:	429c      	cmp	r4, r3
 8010838:	f340 815b 	ble.w	8010af2 <__ieee754_pow+0x6d2>
 801083c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801083e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8010842:	3301      	adds	r3, #1
 8010844:	930c      	str	r3, [sp, #48]	; 0x30
 8010846:	f04f 0800 	mov.w	r8, #0
 801084a:	4658      	mov	r0, fp
 801084c:	4629      	mov	r1, r5
 801084e:	4bbf      	ldr	r3, [pc, #764]	; (8010b4c <__ieee754_pow+0x72c>)
 8010850:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8010854:	444b      	add	r3, r9
 8010856:	e9d3 3400 	ldrd	r3, r4, [r3]
 801085a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 801085e:	461a      	mov	r2, r3
 8010860:	4623      	mov	r3, r4
 8010862:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010866:	f7ef fcef 	bl	8000248 <__aeabi_dsub>
 801086a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801086e:	4606      	mov	r6, r0
 8010870:	460f      	mov	r7, r1
 8010872:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010876:	f7ef fce9 	bl	800024c <__adddf3>
 801087a:	4602      	mov	r2, r0
 801087c:	460b      	mov	r3, r1
 801087e:	2000      	movs	r0, #0
 8010880:	49b3      	ldr	r1, [pc, #716]	; (8010b50 <__ieee754_pow+0x730>)
 8010882:	f7ef ffc3 	bl	800080c <__aeabi_ddiv>
 8010886:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 801088a:	4602      	mov	r2, r0
 801088c:	460b      	mov	r3, r1
 801088e:	4630      	mov	r0, r6
 8010890:	4639      	mov	r1, r7
 8010892:	f7ef fe91 	bl	80005b8 <__aeabi_dmul>
 8010896:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801089a:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 801089e:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80108a2:	2300      	movs	r3, #0
 80108a4:	2200      	movs	r2, #0
 80108a6:	106d      	asrs	r5, r5, #1
 80108a8:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80108ac:	9304      	str	r3, [sp, #16]
 80108ae:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80108b2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80108b6:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 80108ba:	4650      	mov	r0, sl
 80108bc:	4659      	mov	r1, fp
 80108be:	4614      	mov	r4, r2
 80108c0:	461d      	mov	r5, r3
 80108c2:	f7ef fe79 	bl	80005b8 <__aeabi_dmul>
 80108c6:	4602      	mov	r2, r0
 80108c8:	460b      	mov	r3, r1
 80108ca:	4630      	mov	r0, r6
 80108cc:	4639      	mov	r1, r7
 80108ce:	f7ef fcbb 	bl	8000248 <__aeabi_dsub>
 80108d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80108d6:	4606      	mov	r6, r0
 80108d8:	460f      	mov	r7, r1
 80108da:	4620      	mov	r0, r4
 80108dc:	4629      	mov	r1, r5
 80108de:	f7ef fcb3 	bl	8000248 <__aeabi_dsub>
 80108e2:	4602      	mov	r2, r0
 80108e4:	460b      	mov	r3, r1
 80108e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80108ea:	f7ef fcad 	bl	8000248 <__aeabi_dsub>
 80108ee:	4652      	mov	r2, sl
 80108f0:	465b      	mov	r3, fp
 80108f2:	f7ef fe61 	bl	80005b8 <__aeabi_dmul>
 80108f6:	4602      	mov	r2, r0
 80108f8:	460b      	mov	r3, r1
 80108fa:	4630      	mov	r0, r6
 80108fc:	4639      	mov	r1, r7
 80108fe:	f7ef fca3 	bl	8000248 <__aeabi_dsub>
 8010902:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8010906:	f7ef fe57 	bl	80005b8 <__aeabi_dmul>
 801090a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801090e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010912:	4610      	mov	r0, r2
 8010914:	4619      	mov	r1, r3
 8010916:	f7ef fe4f 	bl	80005b8 <__aeabi_dmul>
 801091a:	a377      	add	r3, pc, #476	; (adr r3, 8010af8 <__ieee754_pow+0x6d8>)
 801091c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010920:	4604      	mov	r4, r0
 8010922:	460d      	mov	r5, r1
 8010924:	f7ef fe48 	bl	80005b8 <__aeabi_dmul>
 8010928:	a375      	add	r3, pc, #468	; (adr r3, 8010b00 <__ieee754_pow+0x6e0>)
 801092a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801092e:	f7ef fc8d 	bl	800024c <__adddf3>
 8010932:	4622      	mov	r2, r4
 8010934:	462b      	mov	r3, r5
 8010936:	f7ef fe3f 	bl	80005b8 <__aeabi_dmul>
 801093a:	a373      	add	r3, pc, #460	; (adr r3, 8010b08 <__ieee754_pow+0x6e8>)
 801093c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010940:	f7ef fc84 	bl	800024c <__adddf3>
 8010944:	4622      	mov	r2, r4
 8010946:	462b      	mov	r3, r5
 8010948:	f7ef fe36 	bl	80005b8 <__aeabi_dmul>
 801094c:	a370      	add	r3, pc, #448	; (adr r3, 8010b10 <__ieee754_pow+0x6f0>)
 801094e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010952:	f7ef fc7b 	bl	800024c <__adddf3>
 8010956:	4622      	mov	r2, r4
 8010958:	462b      	mov	r3, r5
 801095a:	f7ef fe2d 	bl	80005b8 <__aeabi_dmul>
 801095e:	a36e      	add	r3, pc, #440	; (adr r3, 8010b18 <__ieee754_pow+0x6f8>)
 8010960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010964:	f7ef fc72 	bl	800024c <__adddf3>
 8010968:	4622      	mov	r2, r4
 801096a:	462b      	mov	r3, r5
 801096c:	f7ef fe24 	bl	80005b8 <__aeabi_dmul>
 8010970:	a36b      	add	r3, pc, #428	; (adr r3, 8010b20 <__ieee754_pow+0x700>)
 8010972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010976:	f7ef fc69 	bl	800024c <__adddf3>
 801097a:	4622      	mov	r2, r4
 801097c:	4606      	mov	r6, r0
 801097e:	460f      	mov	r7, r1
 8010980:	462b      	mov	r3, r5
 8010982:	4620      	mov	r0, r4
 8010984:	4629      	mov	r1, r5
 8010986:	f7ef fe17 	bl	80005b8 <__aeabi_dmul>
 801098a:	4602      	mov	r2, r0
 801098c:	460b      	mov	r3, r1
 801098e:	4630      	mov	r0, r6
 8010990:	4639      	mov	r1, r7
 8010992:	f7ef fe11 	bl	80005b8 <__aeabi_dmul>
 8010996:	4604      	mov	r4, r0
 8010998:	460d      	mov	r5, r1
 801099a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801099e:	4652      	mov	r2, sl
 80109a0:	465b      	mov	r3, fp
 80109a2:	f7ef fc53 	bl	800024c <__adddf3>
 80109a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80109aa:	f7ef fe05 	bl	80005b8 <__aeabi_dmul>
 80109ae:	4622      	mov	r2, r4
 80109b0:	462b      	mov	r3, r5
 80109b2:	f7ef fc4b 	bl	800024c <__adddf3>
 80109b6:	4652      	mov	r2, sl
 80109b8:	4606      	mov	r6, r0
 80109ba:	460f      	mov	r7, r1
 80109bc:	465b      	mov	r3, fp
 80109be:	4650      	mov	r0, sl
 80109c0:	4659      	mov	r1, fp
 80109c2:	f7ef fdf9 	bl	80005b8 <__aeabi_dmul>
 80109c6:	2200      	movs	r2, #0
 80109c8:	4b62      	ldr	r3, [pc, #392]	; (8010b54 <__ieee754_pow+0x734>)
 80109ca:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80109ce:	f7ef fc3d 	bl	800024c <__adddf3>
 80109d2:	4632      	mov	r2, r6
 80109d4:	463b      	mov	r3, r7
 80109d6:	f7ef fc39 	bl	800024c <__adddf3>
 80109da:	9804      	ldr	r0, [sp, #16]
 80109dc:	460d      	mov	r5, r1
 80109de:	4604      	mov	r4, r0
 80109e0:	4602      	mov	r2, r0
 80109e2:	460b      	mov	r3, r1
 80109e4:	4650      	mov	r0, sl
 80109e6:	4659      	mov	r1, fp
 80109e8:	f7ef fde6 	bl	80005b8 <__aeabi_dmul>
 80109ec:	2200      	movs	r2, #0
 80109ee:	4682      	mov	sl, r0
 80109f0:	468b      	mov	fp, r1
 80109f2:	4b58      	ldr	r3, [pc, #352]	; (8010b54 <__ieee754_pow+0x734>)
 80109f4:	4620      	mov	r0, r4
 80109f6:	4629      	mov	r1, r5
 80109f8:	f7ef fc26 	bl	8000248 <__aeabi_dsub>
 80109fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010a00:	f7ef fc22 	bl	8000248 <__aeabi_dsub>
 8010a04:	4602      	mov	r2, r0
 8010a06:	460b      	mov	r3, r1
 8010a08:	4630      	mov	r0, r6
 8010a0a:	4639      	mov	r1, r7
 8010a0c:	f7ef fc1c 	bl	8000248 <__aeabi_dsub>
 8010a10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010a14:	f7ef fdd0 	bl	80005b8 <__aeabi_dmul>
 8010a18:	4622      	mov	r2, r4
 8010a1a:	4606      	mov	r6, r0
 8010a1c:	460f      	mov	r7, r1
 8010a1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010a22:	462b      	mov	r3, r5
 8010a24:	f7ef fdc8 	bl	80005b8 <__aeabi_dmul>
 8010a28:	4602      	mov	r2, r0
 8010a2a:	460b      	mov	r3, r1
 8010a2c:	4630      	mov	r0, r6
 8010a2e:	4639      	mov	r1, r7
 8010a30:	f7ef fc0c 	bl	800024c <__adddf3>
 8010a34:	4606      	mov	r6, r0
 8010a36:	460f      	mov	r7, r1
 8010a38:	4602      	mov	r2, r0
 8010a3a:	460b      	mov	r3, r1
 8010a3c:	4650      	mov	r0, sl
 8010a3e:	4659      	mov	r1, fp
 8010a40:	f7ef fc04 	bl	800024c <__adddf3>
 8010a44:	a338      	add	r3, pc, #224	; (adr r3, 8010b28 <__ieee754_pow+0x708>)
 8010a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a4a:	9804      	ldr	r0, [sp, #16]
 8010a4c:	460d      	mov	r5, r1
 8010a4e:	4604      	mov	r4, r0
 8010a50:	f7ef fdb2 	bl	80005b8 <__aeabi_dmul>
 8010a54:	4652      	mov	r2, sl
 8010a56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010a5a:	465b      	mov	r3, fp
 8010a5c:	4620      	mov	r0, r4
 8010a5e:	4629      	mov	r1, r5
 8010a60:	f7ef fbf2 	bl	8000248 <__aeabi_dsub>
 8010a64:	4602      	mov	r2, r0
 8010a66:	460b      	mov	r3, r1
 8010a68:	4630      	mov	r0, r6
 8010a6a:	4639      	mov	r1, r7
 8010a6c:	f7ef fbec 	bl	8000248 <__aeabi_dsub>
 8010a70:	a32f      	add	r3, pc, #188	; (adr r3, 8010b30 <__ieee754_pow+0x710>)
 8010a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a76:	f7ef fd9f 	bl	80005b8 <__aeabi_dmul>
 8010a7a:	a32f      	add	r3, pc, #188	; (adr r3, 8010b38 <__ieee754_pow+0x718>)
 8010a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a80:	4606      	mov	r6, r0
 8010a82:	460f      	mov	r7, r1
 8010a84:	4620      	mov	r0, r4
 8010a86:	4629      	mov	r1, r5
 8010a88:	f7ef fd96 	bl	80005b8 <__aeabi_dmul>
 8010a8c:	4602      	mov	r2, r0
 8010a8e:	460b      	mov	r3, r1
 8010a90:	4630      	mov	r0, r6
 8010a92:	4639      	mov	r1, r7
 8010a94:	f7ef fbda 	bl	800024c <__adddf3>
 8010a98:	4b2f      	ldr	r3, [pc, #188]	; (8010b58 <__ieee754_pow+0x738>)
 8010a9a:	444b      	add	r3, r9
 8010a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aa0:	f7ef fbd4 	bl	800024c <__adddf3>
 8010aa4:	4604      	mov	r4, r0
 8010aa6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010aa8:	460d      	mov	r5, r1
 8010aaa:	f7ef fd1b 	bl	80004e4 <__aeabi_i2d>
 8010aae:	4606      	mov	r6, r0
 8010ab0:	460f      	mov	r7, r1
 8010ab2:	4b2a      	ldr	r3, [pc, #168]	; (8010b5c <__ieee754_pow+0x73c>)
 8010ab4:	4622      	mov	r2, r4
 8010ab6:	444b      	add	r3, r9
 8010ab8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010abc:	462b      	mov	r3, r5
 8010abe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010ac2:	f7ef fbc3 	bl	800024c <__adddf3>
 8010ac6:	4642      	mov	r2, r8
 8010ac8:	464b      	mov	r3, r9
 8010aca:	f7ef fbbf 	bl	800024c <__adddf3>
 8010ace:	4632      	mov	r2, r6
 8010ad0:	463b      	mov	r3, r7
 8010ad2:	f7ef fbbb 	bl	800024c <__adddf3>
 8010ad6:	9804      	ldr	r0, [sp, #16]
 8010ad8:	4632      	mov	r2, r6
 8010ada:	463b      	mov	r3, r7
 8010adc:	4682      	mov	sl, r0
 8010ade:	468b      	mov	fp, r1
 8010ae0:	f7ef fbb2 	bl	8000248 <__aeabi_dsub>
 8010ae4:	4642      	mov	r2, r8
 8010ae6:	464b      	mov	r3, r9
 8010ae8:	f7ef fbae 	bl	8000248 <__aeabi_dsub>
 8010aec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010af0:	e60b      	b.n	801070a <__ieee754_pow+0x2ea>
 8010af2:	f04f 0801 	mov.w	r8, #1
 8010af6:	e6a8      	b.n	801084a <__ieee754_pow+0x42a>
 8010af8:	4a454eef 	.word	0x4a454eef
 8010afc:	3fca7e28 	.word	0x3fca7e28
 8010b00:	93c9db65 	.word	0x93c9db65
 8010b04:	3fcd864a 	.word	0x3fcd864a
 8010b08:	a91d4101 	.word	0xa91d4101
 8010b0c:	3fd17460 	.word	0x3fd17460
 8010b10:	518f264d 	.word	0x518f264d
 8010b14:	3fd55555 	.word	0x3fd55555
 8010b18:	db6fabff 	.word	0xdb6fabff
 8010b1c:	3fdb6db6 	.word	0x3fdb6db6
 8010b20:	33333303 	.word	0x33333303
 8010b24:	3fe33333 	.word	0x3fe33333
 8010b28:	e0000000 	.word	0xe0000000
 8010b2c:	3feec709 	.word	0x3feec709
 8010b30:	dc3a03fd 	.word	0xdc3a03fd
 8010b34:	3feec709 	.word	0x3feec709
 8010b38:	145b01f5 	.word	0x145b01f5
 8010b3c:	be3e2fe0 	.word	0xbe3e2fe0
 8010b40:	43400000 	.word	0x43400000
 8010b44:	0003988e 	.word	0x0003988e
 8010b48:	000bb679 	.word	0x000bb679
 8010b4c:	0801fce8 	.word	0x0801fce8
 8010b50:	3ff00000 	.word	0x3ff00000
 8010b54:	40080000 	.word	0x40080000
 8010b58:	0801fd08 	.word	0x0801fd08
 8010b5c:	0801fcf8 	.word	0x0801fcf8
 8010b60:	a39b      	add	r3, pc, #620	; (adr r3, 8010dd0 <__ieee754_pow+0x9b0>)
 8010b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b66:	4640      	mov	r0, r8
 8010b68:	4649      	mov	r1, r9
 8010b6a:	f7ef fb6f 	bl	800024c <__adddf3>
 8010b6e:	4622      	mov	r2, r4
 8010b70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010b74:	462b      	mov	r3, r5
 8010b76:	4650      	mov	r0, sl
 8010b78:	4639      	mov	r1, r7
 8010b7a:	f7ef fb65 	bl	8000248 <__aeabi_dsub>
 8010b7e:	4602      	mov	r2, r0
 8010b80:	460b      	mov	r3, r1
 8010b82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010b86:	f7ef ffa7 	bl	8000ad8 <__aeabi_dcmpgt>
 8010b8a:	2800      	cmp	r0, #0
 8010b8c:	f47f ae0d 	bne.w	80107aa <__ieee754_pow+0x38a>
 8010b90:	4aa3      	ldr	r2, [pc, #652]	; (8010e20 <__ieee754_pow+0xa00>)
 8010b92:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8010b96:	4293      	cmp	r3, r2
 8010b98:	f340 8103 	ble.w	8010da2 <__ieee754_pow+0x982>
 8010b9c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8010ba0:	2000      	movs	r0, #0
 8010ba2:	151b      	asrs	r3, r3, #20
 8010ba4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8010ba8:	fa4a f303 	asr.w	r3, sl, r3
 8010bac:	4433      	add	r3, r6
 8010bae:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8010bb2:	4f9c      	ldr	r7, [pc, #624]	; (8010e24 <__ieee754_pow+0xa04>)
 8010bb4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8010bb8:	4117      	asrs	r7, r2
 8010bba:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8010bbe:	ea23 0107 	bic.w	r1, r3, r7
 8010bc2:	f1c2 0214 	rsb	r2, r2, #20
 8010bc6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8010bca:	fa4a fa02 	asr.w	sl, sl, r2
 8010bce:	2e00      	cmp	r6, #0
 8010bd0:	4602      	mov	r2, r0
 8010bd2:	460b      	mov	r3, r1
 8010bd4:	4620      	mov	r0, r4
 8010bd6:	4629      	mov	r1, r5
 8010bd8:	bfb8      	it	lt
 8010bda:	f1ca 0a00 	rsblt	sl, sl, #0
 8010bde:	f7ef fb33 	bl	8000248 <__aeabi_dsub>
 8010be2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010be6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010bea:	4642      	mov	r2, r8
 8010bec:	464b      	mov	r3, r9
 8010bee:	f7ef fb2d 	bl	800024c <__adddf3>
 8010bf2:	a379      	add	r3, pc, #484	; (adr r3, 8010dd8 <__ieee754_pow+0x9b8>)
 8010bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bf8:	2000      	movs	r0, #0
 8010bfa:	460d      	mov	r5, r1
 8010bfc:	4604      	mov	r4, r0
 8010bfe:	f7ef fcdb 	bl	80005b8 <__aeabi_dmul>
 8010c02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010c06:	4606      	mov	r6, r0
 8010c08:	460f      	mov	r7, r1
 8010c0a:	4620      	mov	r0, r4
 8010c0c:	4629      	mov	r1, r5
 8010c0e:	f7ef fb1b 	bl	8000248 <__aeabi_dsub>
 8010c12:	4602      	mov	r2, r0
 8010c14:	460b      	mov	r3, r1
 8010c16:	4640      	mov	r0, r8
 8010c18:	4649      	mov	r1, r9
 8010c1a:	f7ef fb15 	bl	8000248 <__aeabi_dsub>
 8010c1e:	a370      	add	r3, pc, #448	; (adr r3, 8010de0 <__ieee754_pow+0x9c0>)
 8010c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c24:	f7ef fcc8 	bl	80005b8 <__aeabi_dmul>
 8010c28:	a36f      	add	r3, pc, #444	; (adr r3, 8010de8 <__ieee754_pow+0x9c8>)
 8010c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c2e:	4680      	mov	r8, r0
 8010c30:	4689      	mov	r9, r1
 8010c32:	4620      	mov	r0, r4
 8010c34:	4629      	mov	r1, r5
 8010c36:	f7ef fcbf 	bl	80005b8 <__aeabi_dmul>
 8010c3a:	4602      	mov	r2, r0
 8010c3c:	460b      	mov	r3, r1
 8010c3e:	4640      	mov	r0, r8
 8010c40:	4649      	mov	r1, r9
 8010c42:	f7ef fb03 	bl	800024c <__adddf3>
 8010c46:	4604      	mov	r4, r0
 8010c48:	460d      	mov	r5, r1
 8010c4a:	4602      	mov	r2, r0
 8010c4c:	460b      	mov	r3, r1
 8010c4e:	4630      	mov	r0, r6
 8010c50:	4639      	mov	r1, r7
 8010c52:	f7ef fafb 	bl	800024c <__adddf3>
 8010c56:	4632      	mov	r2, r6
 8010c58:	463b      	mov	r3, r7
 8010c5a:	4680      	mov	r8, r0
 8010c5c:	4689      	mov	r9, r1
 8010c5e:	f7ef faf3 	bl	8000248 <__aeabi_dsub>
 8010c62:	4602      	mov	r2, r0
 8010c64:	460b      	mov	r3, r1
 8010c66:	4620      	mov	r0, r4
 8010c68:	4629      	mov	r1, r5
 8010c6a:	f7ef faed 	bl	8000248 <__aeabi_dsub>
 8010c6e:	4642      	mov	r2, r8
 8010c70:	4606      	mov	r6, r0
 8010c72:	460f      	mov	r7, r1
 8010c74:	464b      	mov	r3, r9
 8010c76:	4640      	mov	r0, r8
 8010c78:	4649      	mov	r1, r9
 8010c7a:	f7ef fc9d 	bl	80005b8 <__aeabi_dmul>
 8010c7e:	a35c      	add	r3, pc, #368	; (adr r3, 8010df0 <__ieee754_pow+0x9d0>)
 8010c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c84:	4604      	mov	r4, r0
 8010c86:	460d      	mov	r5, r1
 8010c88:	f7ef fc96 	bl	80005b8 <__aeabi_dmul>
 8010c8c:	a35a      	add	r3, pc, #360	; (adr r3, 8010df8 <__ieee754_pow+0x9d8>)
 8010c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c92:	f7ef fad9 	bl	8000248 <__aeabi_dsub>
 8010c96:	4622      	mov	r2, r4
 8010c98:	462b      	mov	r3, r5
 8010c9a:	f7ef fc8d 	bl	80005b8 <__aeabi_dmul>
 8010c9e:	a358      	add	r3, pc, #352	; (adr r3, 8010e00 <__ieee754_pow+0x9e0>)
 8010ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ca4:	f7ef fad2 	bl	800024c <__adddf3>
 8010ca8:	4622      	mov	r2, r4
 8010caa:	462b      	mov	r3, r5
 8010cac:	f7ef fc84 	bl	80005b8 <__aeabi_dmul>
 8010cb0:	a355      	add	r3, pc, #340	; (adr r3, 8010e08 <__ieee754_pow+0x9e8>)
 8010cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cb6:	f7ef fac7 	bl	8000248 <__aeabi_dsub>
 8010cba:	4622      	mov	r2, r4
 8010cbc:	462b      	mov	r3, r5
 8010cbe:	f7ef fc7b 	bl	80005b8 <__aeabi_dmul>
 8010cc2:	a353      	add	r3, pc, #332	; (adr r3, 8010e10 <__ieee754_pow+0x9f0>)
 8010cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cc8:	f7ef fac0 	bl	800024c <__adddf3>
 8010ccc:	4622      	mov	r2, r4
 8010cce:	462b      	mov	r3, r5
 8010cd0:	f7ef fc72 	bl	80005b8 <__aeabi_dmul>
 8010cd4:	4602      	mov	r2, r0
 8010cd6:	460b      	mov	r3, r1
 8010cd8:	4640      	mov	r0, r8
 8010cda:	4649      	mov	r1, r9
 8010cdc:	f7ef fab4 	bl	8000248 <__aeabi_dsub>
 8010ce0:	4604      	mov	r4, r0
 8010ce2:	460d      	mov	r5, r1
 8010ce4:	4602      	mov	r2, r0
 8010ce6:	460b      	mov	r3, r1
 8010ce8:	4640      	mov	r0, r8
 8010cea:	4649      	mov	r1, r9
 8010cec:	f7ef fc64 	bl	80005b8 <__aeabi_dmul>
 8010cf0:	2200      	movs	r2, #0
 8010cf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010cf6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010cfa:	4620      	mov	r0, r4
 8010cfc:	4629      	mov	r1, r5
 8010cfe:	f7ef faa3 	bl	8000248 <__aeabi_dsub>
 8010d02:	4602      	mov	r2, r0
 8010d04:	460b      	mov	r3, r1
 8010d06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d0a:	f7ef fd7f 	bl	800080c <__aeabi_ddiv>
 8010d0e:	4632      	mov	r2, r6
 8010d10:	4604      	mov	r4, r0
 8010d12:	460d      	mov	r5, r1
 8010d14:	463b      	mov	r3, r7
 8010d16:	4640      	mov	r0, r8
 8010d18:	4649      	mov	r1, r9
 8010d1a:	f7ef fc4d 	bl	80005b8 <__aeabi_dmul>
 8010d1e:	4632      	mov	r2, r6
 8010d20:	463b      	mov	r3, r7
 8010d22:	f7ef fa93 	bl	800024c <__adddf3>
 8010d26:	4602      	mov	r2, r0
 8010d28:	460b      	mov	r3, r1
 8010d2a:	4620      	mov	r0, r4
 8010d2c:	4629      	mov	r1, r5
 8010d2e:	f7ef fa8b 	bl	8000248 <__aeabi_dsub>
 8010d32:	4642      	mov	r2, r8
 8010d34:	464b      	mov	r3, r9
 8010d36:	f7ef fa87 	bl	8000248 <__aeabi_dsub>
 8010d3a:	4602      	mov	r2, r0
 8010d3c:	460b      	mov	r3, r1
 8010d3e:	2000      	movs	r0, #0
 8010d40:	4939      	ldr	r1, [pc, #228]	; (8010e28 <__ieee754_pow+0xa08>)
 8010d42:	f7ef fa81 	bl	8000248 <__aeabi_dsub>
 8010d46:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8010d4a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010d4e:	da2b      	bge.n	8010da8 <__ieee754_pow+0x988>
 8010d50:	4652      	mov	r2, sl
 8010d52:	f001 f8ed 	bl	8011f30 <scalbn>
 8010d56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d5a:	f7ff bbf6 	b.w	801054a <__ieee754_pow+0x12a>
 8010d5e:	4b33      	ldr	r3, [pc, #204]	; (8010e2c <__ieee754_pow+0xa0c>)
 8010d60:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8010d64:	429f      	cmp	r7, r3
 8010d66:	f77f af13 	ble.w	8010b90 <__ieee754_pow+0x770>
 8010d6a:	4b31      	ldr	r3, [pc, #196]	; (8010e30 <__ieee754_pow+0xa10>)
 8010d6c:	440b      	add	r3, r1
 8010d6e:	4303      	orrs	r3, r0
 8010d70:	d00b      	beq.n	8010d8a <__ieee754_pow+0x96a>
 8010d72:	a329      	add	r3, pc, #164	; (adr r3, 8010e18 <__ieee754_pow+0x9f8>)
 8010d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010d7c:	f7ef fc1c 	bl	80005b8 <__aeabi_dmul>
 8010d80:	a325      	add	r3, pc, #148	; (adr r3, 8010e18 <__ieee754_pow+0x9f8>)
 8010d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d86:	f7ff bbe0 	b.w	801054a <__ieee754_pow+0x12a>
 8010d8a:	4622      	mov	r2, r4
 8010d8c:	462b      	mov	r3, r5
 8010d8e:	f7ef fa5b 	bl	8000248 <__aeabi_dsub>
 8010d92:	4642      	mov	r2, r8
 8010d94:	464b      	mov	r3, r9
 8010d96:	f7ef fe95 	bl	8000ac4 <__aeabi_dcmpge>
 8010d9a:	2800      	cmp	r0, #0
 8010d9c:	f43f aef8 	beq.w	8010b90 <__ieee754_pow+0x770>
 8010da0:	e7e7      	b.n	8010d72 <__ieee754_pow+0x952>
 8010da2:	f04f 0a00 	mov.w	sl, #0
 8010da6:	e71e      	b.n	8010be6 <__ieee754_pow+0x7c6>
 8010da8:	4621      	mov	r1, r4
 8010daa:	e7d4      	b.n	8010d56 <__ieee754_pow+0x936>
 8010dac:	f04f 0b00 	mov.w	fp, #0
 8010db0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8010e28 <__ieee754_pow+0xa08>
 8010db4:	f7ff bb95 	b.w	80104e2 <__ieee754_pow+0xc2>
 8010db8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8010dbc:	f7ff bb91 	b.w	80104e2 <__ieee754_pow+0xc2>
 8010dc0:	4638      	mov	r0, r7
 8010dc2:	4641      	mov	r1, r8
 8010dc4:	f7ff bbc3 	b.w	801054e <__ieee754_pow+0x12e>
 8010dc8:	9200      	str	r2, [sp, #0]
 8010dca:	f7ff bb9f 	b.w	801050c <__ieee754_pow+0xec>
 8010dce:	bf00      	nop
 8010dd0:	652b82fe 	.word	0x652b82fe
 8010dd4:	3c971547 	.word	0x3c971547
 8010dd8:	00000000 	.word	0x00000000
 8010ddc:	3fe62e43 	.word	0x3fe62e43
 8010de0:	fefa39ef 	.word	0xfefa39ef
 8010de4:	3fe62e42 	.word	0x3fe62e42
 8010de8:	0ca86c39 	.word	0x0ca86c39
 8010dec:	be205c61 	.word	0xbe205c61
 8010df0:	72bea4d0 	.word	0x72bea4d0
 8010df4:	3e663769 	.word	0x3e663769
 8010df8:	c5d26bf1 	.word	0xc5d26bf1
 8010dfc:	3ebbbd41 	.word	0x3ebbbd41
 8010e00:	af25de2c 	.word	0xaf25de2c
 8010e04:	3f11566a 	.word	0x3f11566a
 8010e08:	16bebd93 	.word	0x16bebd93
 8010e0c:	3f66c16c 	.word	0x3f66c16c
 8010e10:	5555553e 	.word	0x5555553e
 8010e14:	3fc55555 	.word	0x3fc55555
 8010e18:	c2f8f359 	.word	0xc2f8f359
 8010e1c:	01a56e1f 	.word	0x01a56e1f
 8010e20:	3fe00000 	.word	0x3fe00000
 8010e24:	000fffff 	.word	0x000fffff
 8010e28:	3ff00000 	.word	0x3ff00000
 8010e2c:	4090cbff 	.word	0x4090cbff
 8010e30:	3f6f3400 	.word	0x3f6f3400
 8010e34:	00000000 	.word	0x00000000

08010e38 <__ieee754_rem_pio2>:
 8010e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e3c:	4614      	mov	r4, r2
 8010e3e:	4ac2      	ldr	r2, [pc, #776]	; (8011148 <__ieee754_rem_pio2+0x310>)
 8010e40:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8010e44:	4592      	cmp	sl, r2
 8010e46:	b08d      	sub	sp, #52	; 0x34
 8010e48:	468b      	mov	fp, r1
 8010e4a:	dc07      	bgt.n	8010e5c <__ieee754_rem_pio2+0x24>
 8010e4c:	2200      	movs	r2, #0
 8010e4e:	2300      	movs	r3, #0
 8010e50:	e9c4 0100 	strd	r0, r1, [r4]
 8010e54:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8010e58:	2500      	movs	r5, #0
 8010e5a:	e023      	b.n	8010ea4 <__ieee754_rem_pio2+0x6c>
 8010e5c:	4abb      	ldr	r2, [pc, #748]	; (801114c <__ieee754_rem_pio2+0x314>)
 8010e5e:	4592      	cmp	sl, r2
 8010e60:	dc71      	bgt.n	8010f46 <__ieee754_rem_pio2+0x10e>
 8010e62:	a3ab      	add	r3, pc, #684	; (adr r3, 8011110 <__ieee754_rem_pio2+0x2d8>)
 8010e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e68:	2900      	cmp	r1, #0
 8010e6a:	4db9      	ldr	r5, [pc, #740]	; (8011150 <__ieee754_rem_pio2+0x318>)
 8010e6c:	dd36      	ble.n	8010edc <__ieee754_rem_pio2+0xa4>
 8010e6e:	f7ef f9eb 	bl	8000248 <__aeabi_dsub>
 8010e72:	45aa      	cmp	sl, r5
 8010e74:	4606      	mov	r6, r0
 8010e76:	460f      	mov	r7, r1
 8010e78:	d018      	beq.n	8010eac <__ieee754_rem_pio2+0x74>
 8010e7a:	a3a7      	add	r3, pc, #668	; (adr r3, 8011118 <__ieee754_rem_pio2+0x2e0>)
 8010e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e80:	f7ef f9e2 	bl	8000248 <__aeabi_dsub>
 8010e84:	4602      	mov	r2, r0
 8010e86:	460b      	mov	r3, r1
 8010e88:	4630      	mov	r0, r6
 8010e8a:	e9c4 2300 	strd	r2, r3, [r4]
 8010e8e:	4639      	mov	r1, r7
 8010e90:	f7ef f9da 	bl	8000248 <__aeabi_dsub>
 8010e94:	a3a0      	add	r3, pc, #640	; (adr r3, 8011118 <__ieee754_rem_pio2+0x2e0>)
 8010e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e9a:	f7ef f9d5 	bl	8000248 <__aeabi_dsub>
 8010e9e:	2501      	movs	r5, #1
 8010ea0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010ea4:	4628      	mov	r0, r5
 8010ea6:	b00d      	add	sp, #52	; 0x34
 8010ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010eac:	a39c      	add	r3, pc, #624	; (adr r3, 8011120 <__ieee754_rem_pio2+0x2e8>)
 8010eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eb2:	f7ef f9c9 	bl	8000248 <__aeabi_dsub>
 8010eb6:	a39c      	add	r3, pc, #624	; (adr r3, 8011128 <__ieee754_rem_pio2+0x2f0>)
 8010eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ebc:	4606      	mov	r6, r0
 8010ebe:	460f      	mov	r7, r1
 8010ec0:	f7ef f9c2 	bl	8000248 <__aeabi_dsub>
 8010ec4:	4602      	mov	r2, r0
 8010ec6:	460b      	mov	r3, r1
 8010ec8:	4630      	mov	r0, r6
 8010eca:	e9c4 2300 	strd	r2, r3, [r4]
 8010ece:	4639      	mov	r1, r7
 8010ed0:	f7ef f9ba 	bl	8000248 <__aeabi_dsub>
 8010ed4:	a394      	add	r3, pc, #592	; (adr r3, 8011128 <__ieee754_rem_pio2+0x2f0>)
 8010ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eda:	e7de      	b.n	8010e9a <__ieee754_rem_pio2+0x62>
 8010edc:	f7ef f9b6 	bl	800024c <__adddf3>
 8010ee0:	45aa      	cmp	sl, r5
 8010ee2:	4606      	mov	r6, r0
 8010ee4:	460f      	mov	r7, r1
 8010ee6:	d016      	beq.n	8010f16 <__ieee754_rem_pio2+0xde>
 8010ee8:	a38b      	add	r3, pc, #556	; (adr r3, 8011118 <__ieee754_rem_pio2+0x2e0>)
 8010eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eee:	f7ef f9ad 	bl	800024c <__adddf3>
 8010ef2:	4602      	mov	r2, r0
 8010ef4:	460b      	mov	r3, r1
 8010ef6:	4630      	mov	r0, r6
 8010ef8:	e9c4 2300 	strd	r2, r3, [r4]
 8010efc:	4639      	mov	r1, r7
 8010efe:	f7ef f9a3 	bl	8000248 <__aeabi_dsub>
 8010f02:	a385      	add	r3, pc, #532	; (adr r3, 8011118 <__ieee754_rem_pio2+0x2e0>)
 8010f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f08:	f7ef f9a0 	bl	800024c <__adddf3>
 8010f0c:	f04f 35ff 	mov.w	r5, #4294967295
 8010f10:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010f14:	e7c6      	b.n	8010ea4 <__ieee754_rem_pio2+0x6c>
 8010f16:	a382      	add	r3, pc, #520	; (adr r3, 8011120 <__ieee754_rem_pio2+0x2e8>)
 8010f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f1c:	f7ef f996 	bl	800024c <__adddf3>
 8010f20:	a381      	add	r3, pc, #516	; (adr r3, 8011128 <__ieee754_rem_pio2+0x2f0>)
 8010f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f26:	4606      	mov	r6, r0
 8010f28:	460f      	mov	r7, r1
 8010f2a:	f7ef f98f 	bl	800024c <__adddf3>
 8010f2e:	4602      	mov	r2, r0
 8010f30:	460b      	mov	r3, r1
 8010f32:	4630      	mov	r0, r6
 8010f34:	e9c4 2300 	strd	r2, r3, [r4]
 8010f38:	4639      	mov	r1, r7
 8010f3a:	f7ef f985 	bl	8000248 <__aeabi_dsub>
 8010f3e:	a37a      	add	r3, pc, #488	; (adr r3, 8011128 <__ieee754_rem_pio2+0x2f0>)
 8010f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f44:	e7e0      	b.n	8010f08 <__ieee754_rem_pio2+0xd0>
 8010f46:	4a83      	ldr	r2, [pc, #524]	; (8011154 <__ieee754_rem_pio2+0x31c>)
 8010f48:	4592      	cmp	sl, r2
 8010f4a:	f300 80d2 	bgt.w	80110f2 <__ieee754_rem_pio2+0x2ba>
 8010f4e:	f000 fecd 	bl	8011cec <fabs>
 8010f52:	a377      	add	r3, pc, #476	; (adr r3, 8011130 <__ieee754_rem_pio2+0x2f8>)
 8010f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f58:	4606      	mov	r6, r0
 8010f5a:	460f      	mov	r7, r1
 8010f5c:	f7ef fb2c 	bl	80005b8 <__aeabi_dmul>
 8010f60:	2200      	movs	r2, #0
 8010f62:	4b7d      	ldr	r3, [pc, #500]	; (8011158 <__ieee754_rem_pio2+0x320>)
 8010f64:	f7ef f972 	bl	800024c <__adddf3>
 8010f68:	f7ef fdd6 	bl	8000b18 <__aeabi_d2iz>
 8010f6c:	4605      	mov	r5, r0
 8010f6e:	f7ef fab9 	bl	80004e4 <__aeabi_i2d>
 8010f72:	a367      	add	r3, pc, #412	; (adr r3, 8011110 <__ieee754_rem_pio2+0x2d8>)
 8010f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010f7c:	f7ef fb1c 	bl	80005b8 <__aeabi_dmul>
 8010f80:	4602      	mov	r2, r0
 8010f82:	460b      	mov	r3, r1
 8010f84:	4630      	mov	r0, r6
 8010f86:	4639      	mov	r1, r7
 8010f88:	f7ef f95e 	bl	8000248 <__aeabi_dsub>
 8010f8c:	a362      	add	r3, pc, #392	; (adr r3, 8011118 <__ieee754_rem_pio2+0x2e0>)
 8010f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f92:	4606      	mov	r6, r0
 8010f94:	460f      	mov	r7, r1
 8010f96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010f9a:	f7ef fb0d 	bl	80005b8 <__aeabi_dmul>
 8010f9e:	2d1f      	cmp	r5, #31
 8010fa0:	4680      	mov	r8, r0
 8010fa2:	4689      	mov	r9, r1
 8010fa4:	dc0e      	bgt.n	8010fc4 <__ieee754_rem_pio2+0x18c>
 8010fa6:	4b6d      	ldr	r3, [pc, #436]	; (801115c <__ieee754_rem_pio2+0x324>)
 8010fa8:	1e6a      	subs	r2, r5, #1
 8010faa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010fae:	4553      	cmp	r3, sl
 8010fb0:	d008      	beq.n	8010fc4 <__ieee754_rem_pio2+0x18c>
 8010fb2:	4642      	mov	r2, r8
 8010fb4:	464b      	mov	r3, r9
 8010fb6:	4630      	mov	r0, r6
 8010fb8:	4639      	mov	r1, r7
 8010fba:	f7ef f945 	bl	8000248 <__aeabi_dsub>
 8010fbe:	e9c4 0100 	strd	r0, r1, [r4]
 8010fc2:	e011      	b.n	8010fe8 <__ieee754_rem_pio2+0x1b0>
 8010fc4:	464b      	mov	r3, r9
 8010fc6:	4642      	mov	r2, r8
 8010fc8:	4630      	mov	r0, r6
 8010fca:	4639      	mov	r1, r7
 8010fcc:	f7ef f93c 	bl	8000248 <__aeabi_dsub>
 8010fd0:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8010fd4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010fd8:	ebaa 0303 	sub.w	r3, sl, r3
 8010fdc:	2b10      	cmp	r3, #16
 8010fde:	dc1f      	bgt.n	8011020 <__ieee754_rem_pio2+0x1e8>
 8010fe0:	4602      	mov	r2, r0
 8010fe2:	460b      	mov	r3, r1
 8010fe4:	e9c4 2300 	strd	r2, r3, [r4]
 8010fe8:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8010fec:	4630      	mov	r0, r6
 8010fee:	4653      	mov	r3, sl
 8010ff0:	4639      	mov	r1, r7
 8010ff2:	f7ef f929 	bl	8000248 <__aeabi_dsub>
 8010ff6:	4642      	mov	r2, r8
 8010ff8:	464b      	mov	r3, r9
 8010ffa:	f7ef f925 	bl	8000248 <__aeabi_dsub>
 8010ffe:	4602      	mov	r2, r0
 8011000:	460b      	mov	r3, r1
 8011002:	f1bb 0f00 	cmp.w	fp, #0
 8011006:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801100a:	f6bf af4b 	bge.w	8010ea4 <__ieee754_rem_pio2+0x6c>
 801100e:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8011012:	e9c4 3001 	strd	r3, r0, [r4, #4]
 8011016:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 801101a:	60e1      	str	r1, [r4, #12]
 801101c:	426d      	negs	r5, r5
 801101e:	e741      	b.n	8010ea4 <__ieee754_rem_pio2+0x6c>
 8011020:	a33f      	add	r3, pc, #252	; (adr r3, 8011120 <__ieee754_rem_pio2+0x2e8>)
 8011022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011026:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801102a:	f7ef fac5 	bl	80005b8 <__aeabi_dmul>
 801102e:	4680      	mov	r8, r0
 8011030:	4689      	mov	r9, r1
 8011032:	4602      	mov	r2, r0
 8011034:	460b      	mov	r3, r1
 8011036:	4630      	mov	r0, r6
 8011038:	4639      	mov	r1, r7
 801103a:	f7ef f905 	bl	8000248 <__aeabi_dsub>
 801103e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011042:	4602      	mov	r2, r0
 8011044:	460b      	mov	r3, r1
 8011046:	4630      	mov	r0, r6
 8011048:	4639      	mov	r1, r7
 801104a:	f7ef f8fd 	bl	8000248 <__aeabi_dsub>
 801104e:	4642      	mov	r2, r8
 8011050:	464b      	mov	r3, r9
 8011052:	f7ef f8f9 	bl	8000248 <__aeabi_dsub>
 8011056:	a334      	add	r3, pc, #208	; (adr r3, 8011128 <__ieee754_rem_pio2+0x2f0>)
 8011058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801105c:	4606      	mov	r6, r0
 801105e:	460f      	mov	r7, r1
 8011060:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011064:	f7ef faa8 	bl	80005b8 <__aeabi_dmul>
 8011068:	4632      	mov	r2, r6
 801106a:	463b      	mov	r3, r7
 801106c:	f7ef f8ec 	bl	8000248 <__aeabi_dsub>
 8011070:	460b      	mov	r3, r1
 8011072:	4602      	mov	r2, r0
 8011074:	4680      	mov	r8, r0
 8011076:	4689      	mov	r9, r1
 8011078:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801107c:	f7ef f8e4 	bl	8000248 <__aeabi_dsub>
 8011080:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011084:	ebaa 0a03 	sub.w	sl, sl, r3
 8011088:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 801108c:	dc06      	bgt.n	801109c <__ieee754_rem_pio2+0x264>
 801108e:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8011092:	4602      	mov	r2, r0
 8011094:	460b      	mov	r3, r1
 8011096:	e9c4 2300 	strd	r2, r3, [r4]
 801109a:	e7a5      	b.n	8010fe8 <__ieee754_rem_pio2+0x1b0>
 801109c:	a326      	add	r3, pc, #152	; (adr r3, 8011138 <__ieee754_rem_pio2+0x300>)
 801109e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80110a6:	f7ef fa87 	bl	80005b8 <__aeabi_dmul>
 80110aa:	4680      	mov	r8, r0
 80110ac:	4689      	mov	r9, r1
 80110ae:	4602      	mov	r2, r0
 80110b0:	460b      	mov	r3, r1
 80110b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110b6:	f7ef f8c7 	bl	8000248 <__aeabi_dsub>
 80110ba:	4602      	mov	r2, r0
 80110bc:	460b      	mov	r3, r1
 80110be:	4606      	mov	r6, r0
 80110c0:	460f      	mov	r7, r1
 80110c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110c6:	f7ef f8bf 	bl	8000248 <__aeabi_dsub>
 80110ca:	4642      	mov	r2, r8
 80110cc:	464b      	mov	r3, r9
 80110ce:	f7ef f8bb 	bl	8000248 <__aeabi_dsub>
 80110d2:	a31b      	add	r3, pc, #108	; (adr r3, 8011140 <__ieee754_rem_pio2+0x308>)
 80110d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110d8:	4680      	mov	r8, r0
 80110da:	4689      	mov	r9, r1
 80110dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80110e0:	f7ef fa6a 	bl	80005b8 <__aeabi_dmul>
 80110e4:	4642      	mov	r2, r8
 80110e6:	464b      	mov	r3, r9
 80110e8:	f7ef f8ae 	bl	8000248 <__aeabi_dsub>
 80110ec:	4680      	mov	r8, r0
 80110ee:	4689      	mov	r9, r1
 80110f0:	e75f      	b.n	8010fb2 <__ieee754_rem_pio2+0x17a>
 80110f2:	4a1b      	ldr	r2, [pc, #108]	; (8011160 <__ieee754_rem_pio2+0x328>)
 80110f4:	4592      	cmp	sl, r2
 80110f6:	dd35      	ble.n	8011164 <__ieee754_rem_pio2+0x32c>
 80110f8:	4602      	mov	r2, r0
 80110fa:	460b      	mov	r3, r1
 80110fc:	f7ef f8a4 	bl	8000248 <__aeabi_dsub>
 8011100:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011104:	e9c4 0100 	strd	r0, r1, [r4]
 8011108:	e6a6      	b.n	8010e58 <__ieee754_rem_pio2+0x20>
 801110a:	bf00      	nop
 801110c:	f3af 8000 	nop.w
 8011110:	54400000 	.word	0x54400000
 8011114:	3ff921fb 	.word	0x3ff921fb
 8011118:	1a626331 	.word	0x1a626331
 801111c:	3dd0b461 	.word	0x3dd0b461
 8011120:	1a600000 	.word	0x1a600000
 8011124:	3dd0b461 	.word	0x3dd0b461
 8011128:	2e037073 	.word	0x2e037073
 801112c:	3ba3198a 	.word	0x3ba3198a
 8011130:	6dc9c883 	.word	0x6dc9c883
 8011134:	3fe45f30 	.word	0x3fe45f30
 8011138:	2e000000 	.word	0x2e000000
 801113c:	3ba3198a 	.word	0x3ba3198a
 8011140:	252049c1 	.word	0x252049c1
 8011144:	397b839a 	.word	0x397b839a
 8011148:	3fe921fb 	.word	0x3fe921fb
 801114c:	4002d97b 	.word	0x4002d97b
 8011150:	3ff921fb 	.word	0x3ff921fb
 8011154:	413921fb 	.word	0x413921fb
 8011158:	3fe00000 	.word	0x3fe00000
 801115c:	0801fd18 	.word	0x0801fd18
 8011160:	7fefffff 	.word	0x7fefffff
 8011164:	ea4f 552a 	mov.w	r5, sl, asr #20
 8011168:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 801116c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8011170:	460f      	mov	r7, r1
 8011172:	4606      	mov	r6, r0
 8011174:	f7ef fcd0 	bl	8000b18 <__aeabi_d2iz>
 8011178:	f7ef f9b4 	bl	80004e4 <__aeabi_i2d>
 801117c:	4602      	mov	r2, r0
 801117e:	460b      	mov	r3, r1
 8011180:	4630      	mov	r0, r6
 8011182:	4639      	mov	r1, r7
 8011184:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011188:	f7ef f85e 	bl	8000248 <__aeabi_dsub>
 801118c:	2200      	movs	r2, #0
 801118e:	4b20      	ldr	r3, [pc, #128]	; (8011210 <__ieee754_rem_pio2+0x3d8>)
 8011190:	f7ef fa12 	bl	80005b8 <__aeabi_dmul>
 8011194:	460f      	mov	r7, r1
 8011196:	4606      	mov	r6, r0
 8011198:	f7ef fcbe 	bl	8000b18 <__aeabi_d2iz>
 801119c:	f7ef f9a2 	bl	80004e4 <__aeabi_i2d>
 80111a0:	4602      	mov	r2, r0
 80111a2:	460b      	mov	r3, r1
 80111a4:	4630      	mov	r0, r6
 80111a6:	4639      	mov	r1, r7
 80111a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80111ac:	f7ef f84c 	bl	8000248 <__aeabi_dsub>
 80111b0:	2200      	movs	r2, #0
 80111b2:	4b17      	ldr	r3, [pc, #92]	; (8011210 <__ieee754_rem_pio2+0x3d8>)
 80111b4:	f7ef fa00 	bl	80005b8 <__aeabi_dmul>
 80111b8:	f04f 0803 	mov.w	r8, #3
 80111bc:	2600      	movs	r6, #0
 80111be:	2700      	movs	r7, #0
 80111c0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80111c4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80111c8:	4632      	mov	r2, r6
 80111ca:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80111ce:	463b      	mov	r3, r7
 80111d0:	f108 3aff 	add.w	sl, r8, #4294967295
 80111d4:	f7ef fc58 	bl	8000a88 <__aeabi_dcmpeq>
 80111d8:	b9b8      	cbnz	r0, 801120a <__ieee754_rem_pio2+0x3d2>
 80111da:	4b0e      	ldr	r3, [pc, #56]	; (8011214 <__ieee754_rem_pio2+0x3dc>)
 80111dc:	462a      	mov	r2, r5
 80111de:	9301      	str	r3, [sp, #4]
 80111e0:	2302      	movs	r3, #2
 80111e2:	4621      	mov	r1, r4
 80111e4:	9300      	str	r3, [sp, #0]
 80111e6:	a806      	add	r0, sp, #24
 80111e8:	4643      	mov	r3, r8
 80111ea:	f000 f97f 	bl	80114ec <__kernel_rem_pio2>
 80111ee:	f1bb 0f00 	cmp.w	fp, #0
 80111f2:	4605      	mov	r5, r0
 80111f4:	f6bf ae56 	bge.w	8010ea4 <__ieee754_rem_pio2+0x6c>
 80111f8:	6863      	ldr	r3, [r4, #4]
 80111fa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80111fe:	6063      	str	r3, [r4, #4]
 8011200:	68e3      	ldr	r3, [r4, #12]
 8011202:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8011206:	60e3      	str	r3, [r4, #12]
 8011208:	e708      	b.n	801101c <__ieee754_rem_pio2+0x1e4>
 801120a:	46d0      	mov	r8, sl
 801120c:	e7dc      	b.n	80111c8 <__ieee754_rem_pio2+0x390>
 801120e:	bf00      	nop
 8011210:	41700000 	.word	0x41700000
 8011214:	0801fd98 	.word	0x0801fd98

08011218 <__ieee754_sqrt>:
 8011218:	4b54      	ldr	r3, [pc, #336]	; (801136c <__ieee754_sqrt+0x154>)
 801121a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801121e:	438b      	bics	r3, r1
 8011220:	4606      	mov	r6, r0
 8011222:	460d      	mov	r5, r1
 8011224:	460a      	mov	r2, r1
 8011226:	460c      	mov	r4, r1
 8011228:	d10f      	bne.n	801124a <__ieee754_sqrt+0x32>
 801122a:	4602      	mov	r2, r0
 801122c:	460b      	mov	r3, r1
 801122e:	f7ef f9c3 	bl	80005b8 <__aeabi_dmul>
 8011232:	4602      	mov	r2, r0
 8011234:	460b      	mov	r3, r1
 8011236:	4630      	mov	r0, r6
 8011238:	4629      	mov	r1, r5
 801123a:	f7ef f807 	bl	800024c <__adddf3>
 801123e:	4606      	mov	r6, r0
 8011240:	460d      	mov	r5, r1
 8011242:	4630      	mov	r0, r6
 8011244:	4629      	mov	r1, r5
 8011246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801124a:	2900      	cmp	r1, #0
 801124c:	4607      	mov	r7, r0
 801124e:	4603      	mov	r3, r0
 8011250:	dc0e      	bgt.n	8011270 <__ieee754_sqrt+0x58>
 8011252:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8011256:	ea5c 0707 	orrs.w	r7, ip, r7
 801125a:	d0f2      	beq.n	8011242 <__ieee754_sqrt+0x2a>
 801125c:	b141      	cbz	r1, 8011270 <__ieee754_sqrt+0x58>
 801125e:	4602      	mov	r2, r0
 8011260:	460b      	mov	r3, r1
 8011262:	f7ee fff1 	bl	8000248 <__aeabi_dsub>
 8011266:	4602      	mov	r2, r0
 8011268:	460b      	mov	r3, r1
 801126a:	f7ef facf 	bl	800080c <__aeabi_ddiv>
 801126e:	e7e6      	b.n	801123e <__ieee754_sqrt+0x26>
 8011270:	1512      	asrs	r2, r2, #20
 8011272:	d074      	beq.n	801135e <__ieee754_sqrt+0x146>
 8011274:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8011278:	07d5      	lsls	r5, r2, #31
 801127a:	f04f 0500 	mov.w	r5, #0
 801127e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8011282:	bf48      	it	mi
 8011284:	0fd9      	lsrmi	r1, r3, #31
 8011286:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 801128a:	bf44      	itt	mi
 801128c:	005b      	lslmi	r3, r3, #1
 801128e:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8011292:	1051      	asrs	r1, r2, #1
 8011294:	0fda      	lsrs	r2, r3, #31
 8011296:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 801129a:	4628      	mov	r0, r5
 801129c:	2216      	movs	r2, #22
 801129e:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80112a2:	005b      	lsls	r3, r3, #1
 80112a4:	1987      	adds	r7, r0, r6
 80112a6:	42a7      	cmp	r7, r4
 80112a8:	bfde      	ittt	le
 80112aa:	19b8      	addle	r0, r7, r6
 80112ac:	1be4      	suble	r4, r4, r7
 80112ae:	19ad      	addle	r5, r5, r6
 80112b0:	0fdf      	lsrs	r7, r3, #31
 80112b2:	3a01      	subs	r2, #1
 80112b4:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 80112b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80112bc:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80112c0:	d1f0      	bne.n	80112a4 <__ieee754_sqrt+0x8c>
 80112c2:	f04f 0c20 	mov.w	ip, #32
 80112c6:	4696      	mov	lr, r2
 80112c8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80112cc:	4284      	cmp	r4, r0
 80112ce:	eb06 070e 	add.w	r7, r6, lr
 80112d2:	dc02      	bgt.n	80112da <__ieee754_sqrt+0xc2>
 80112d4:	d112      	bne.n	80112fc <__ieee754_sqrt+0xe4>
 80112d6:	429f      	cmp	r7, r3
 80112d8:	d810      	bhi.n	80112fc <__ieee754_sqrt+0xe4>
 80112da:	2f00      	cmp	r7, #0
 80112dc:	eb07 0e06 	add.w	lr, r7, r6
 80112e0:	da42      	bge.n	8011368 <__ieee754_sqrt+0x150>
 80112e2:	f1be 0f00 	cmp.w	lr, #0
 80112e6:	db3f      	blt.n	8011368 <__ieee754_sqrt+0x150>
 80112e8:	f100 0801 	add.w	r8, r0, #1
 80112ec:	1a24      	subs	r4, r4, r0
 80112ee:	4640      	mov	r0, r8
 80112f0:	429f      	cmp	r7, r3
 80112f2:	bf88      	it	hi
 80112f4:	f104 34ff 	addhi.w	r4, r4, #4294967295
 80112f8:	1bdb      	subs	r3, r3, r7
 80112fa:	4432      	add	r2, r6
 80112fc:	0064      	lsls	r4, r4, #1
 80112fe:	f1bc 0c01 	subs.w	ip, ip, #1
 8011302:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8011306:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801130a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801130e:	d1dd      	bne.n	80112cc <__ieee754_sqrt+0xb4>
 8011310:	4323      	orrs	r3, r4
 8011312:	d006      	beq.n	8011322 <__ieee754_sqrt+0x10a>
 8011314:	1c54      	adds	r4, r2, #1
 8011316:	bf0b      	itete	eq
 8011318:	4662      	moveq	r2, ip
 801131a:	3201      	addne	r2, #1
 801131c:	3501      	addeq	r5, #1
 801131e:	f022 0201 	bicne.w	r2, r2, #1
 8011322:	106b      	asrs	r3, r5, #1
 8011324:	0852      	lsrs	r2, r2, #1
 8011326:	07e8      	lsls	r0, r5, #31
 8011328:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801132c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8011330:	bf48      	it	mi
 8011332:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8011336:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 801133a:	4616      	mov	r6, r2
 801133c:	e781      	b.n	8011242 <__ieee754_sqrt+0x2a>
 801133e:	0adc      	lsrs	r4, r3, #11
 8011340:	3915      	subs	r1, #21
 8011342:	055b      	lsls	r3, r3, #21
 8011344:	2c00      	cmp	r4, #0
 8011346:	d0fa      	beq.n	801133e <__ieee754_sqrt+0x126>
 8011348:	02e6      	lsls	r6, r4, #11
 801134a:	d50a      	bpl.n	8011362 <__ieee754_sqrt+0x14a>
 801134c:	f1c2 0020 	rsb	r0, r2, #32
 8011350:	fa23 f000 	lsr.w	r0, r3, r0
 8011354:	1e55      	subs	r5, r2, #1
 8011356:	4093      	lsls	r3, r2
 8011358:	4304      	orrs	r4, r0
 801135a:	1b4a      	subs	r2, r1, r5
 801135c:	e78a      	b.n	8011274 <__ieee754_sqrt+0x5c>
 801135e:	4611      	mov	r1, r2
 8011360:	e7f0      	b.n	8011344 <__ieee754_sqrt+0x12c>
 8011362:	0064      	lsls	r4, r4, #1
 8011364:	3201      	adds	r2, #1
 8011366:	e7ef      	b.n	8011348 <__ieee754_sqrt+0x130>
 8011368:	4680      	mov	r8, r0
 801136a:	e7bf      	b.n	80112ec <__ieee754_sqrt+0xd4>
 801136c:	7ff00000 	.word	0x7ff00000

08011370 <__kernel_cos>:
 8011370:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011374:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011378:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 801137c:	4680      	mov	r8, r0
 801137e:	460f      	mov	r7, r1
 8011380:	e9cd 2300 	strd	r2, r3, [sp]
 8011384:	da04      	bge.n	8011390 <__kernel_cos+0x20>
 8011386:	f7ef fbc7 	bl	8000b18 <__aeabi_d2iz>
 801138a:	2800      	cmp	r0, #0
 801138c:	f000 8086 	beq.w	801149c <__kernel_cos+0x12c>
 8011390:	4642      	mov	r2, r8
 8011392:	463b      	mov	r3, r7
 8011394:	4640      	mov	r0, r8
 8011396:	4639      	mov	r1, r7
 8011398:	f7ef f90e 	bl	80005b8 <__aeabi_dmul>
 801139c:	2200      	movs	r2, #0
 801139e:	4b4e      	ldr	r3, [pc, #312]	; (80114d8 <__kernel_cos+0x168>)
 80113a0:	4604      	mov	r4, r0
 80113a2:	460d      	mov	r5, r1
 80113a4:	f7ef f908 	bl	80005b8 <__aeabi_dmul>
 80113a8:	a33f      	add	r3, pc, #252	; (adr r3, 80114a8 <__kernel_cos+0x138>)
 80113aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113ae:	4682      	mov	sl, r0
 80113b0:	468b      	mov	fp, r1
 80113b2:	4620      	mov	r0, r4
 80113b4:	4629      	mov	r1, r5
 80113b6:	f7ef f8ff 	bl	80005b8 <__aeabi_dmul>
 80113ba:	a33d      	add	r3, pc, #244	; (adr r3, 80114b0 <__kernel_cos+0x140>)
 80113bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113c0:	f7ee ff44 	bl	800024c <__adddf3>
 80113c4:	4622      	mov	r2, r4
 80113c6:	462b      	mov	r3, r5
 80113c8:	f7ef f8f6 	bl	80005b8 <__aeabi_dmul>
 80113cc:	a33a      	add	r3, pc, #232	; (adr r3, 80114b8 <__kernel_cos+0x148>)
 80113ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113d2:	f7ee ff39 	bl	8000248 <__aeabi_dsub>
 80113d6:	4622      	mov	r2, r4
 80113d8:	462b      	mov	r3, r5
 80113da:	f7ef f8ed 	bl	80005b8 <__aeabi_dmul>
 80113de:	a338      	add	r3, pc, #224	; (adr r3, 80114c0 <__kernel_cos+0x150>)
 80113e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113e4:	f7ee ff32 	bl	800024c <__adddf3>
 80113e8:	4622      	mov	r2, r4
 80113ea:	462b      	mov	r3, r5
 80113ec:	f7ef f8e4 	bl	80005b8 <__aeabi_dmul>
 80113f0:	a335      	add	r3, pc, #212	; (adr r3, 80114c8 <__kernel_cos+0x158>)
 80113f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113f6:	f7ee ff27 	bl	8000248 <__aeabi_dsub>
 80113fa:	4622      	mov	r2, r4
 80113fc:	462b      	mov	r3, r5
 80113fe:	f7ef f8db 	bl	80005b8 <__aeabi_dmul>
 8011402:	a333      	add	r3, pc, #204	; (adr r3, 80114d0 <__kernel_cos+0x160>)
 8011404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011408:	f7ee ff20 	bl	800024c <__adddf3>
 801140c:	4622      	mov	r2, r4
 801140e:	462b      	mov	r3, r5
 8011410:	f7ef f8d2 	bl	80005b8 <__aeabi_dmul>
 8011414:	4622      	mov	r2, r4
 8011416:	462b      	mov	r3, r5
 8011418:	f7ef f8ce 	bl	80005b8 <__aeabi_dmul>
 801141c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011420:	4604      	mov	r4, r0
 8011422:	460d      	mov	r5, r1
 8011424:	4640      	mov	r0, r8
 8011426:	4639      	mov	r1, r7
 8011428:	f7ef f8c6 	bl	80005b8 <__aeabi_dmul>
 801142c:	460b      	mov	r3, r1
 801142e:	4602      	mov	r2, r0
 8011430:	4629      	mov	r1, r5
 8011432:	4620      	mov	r0, r4
 8011434:	f7ee ff08 	bl	8000248 <__aeabi_dsub>
 8011438:	4b28      	ldr	r3, [pc, #160]	; (80114dc <__kernel_cos+0x16c>)
 801143a:	4680      	mov	r8, r0
 801143c:	429e      	cmp	r6, r3
 801143e:	4689      	mov	r9, r1
 8011440:	dc0e      	bgt.n	8011460 <__kernel_cos+0xf0>
 8011442:	4602      	mov	r2, r0
 8011444:	460b      	mov	r3, r1
 8011446:	4650      	mov	r0, sl
 8011448:	4659      	mov	r1, fp
 801144a:	f7ee fefd 	bl	8000248 <__aeabi_dsub>
 801144e:	4602      	mov	r2, r0
 8011450:	2000      	movs	r0, #0
 8011452:	460b      	mov	r3, r1
 8011454:	4922      	ldr	r1, [pc, #136]	; (80114e0 <__kernel_cos+0x170>)
 8011456:	f7ee fef7 	bl	8000248 <__aeabi_dsub>
 801145a:	b003      	add	sp, #12
 801145c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011460:	2400      	movs	r4, #0
 8011462:	4b20      	ldr	r3, [pc, #128]	; (80114e4 <__kernel_cos+0x174>)
 8011464:	4622      	mov	r2, r4
 8011466:	429e      	cmp	r6, r3
 8011468:	bfcc      	ite	gt
 801146a:	4d1f      	ldrgt	r5, [pc, #124]	; (80114e8 <__kernel_cos+0x178>)
 801146c:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8011470:	462b      	mov	r3, r5
 8011472:	2000      	movs	r0, #0
 8011474:	491a      	ldr	r1, [pc, #104]	; (80114e0 <__kernel_cos+0x170>)
 8011476:	f7ee fee7 	bl	8000248 <__aeabi_dsub>
 801147a:	4622      	mov	r2, r4
 801147c:	4606      	mov	r6, r0
 801147e:	460f      	mov	r7, r1
 8011480:	462b      	mov	r3, r5
 8011482:	4650      	mov	r0, sl
 8011484:	4659      	mov	r1, fp
 8011486:	f7ee fedf 	bl	8000248 <__aeabi_dsub>
 801148a:	4642      	mov	r2, r8
 801148c:	464b      	mov	r3, r9
 801148e:	f7ee fedb 	bl	8000248 <__aeabi_dsub>
 8011492:	4602      	mov	r2, r0
 8011494:	460b      	mov	r3, r1
 8011496:	4630      	mov	r0, r6
 8011498:	4639      	mov	r1, r7
 801149a:	e7dc      	b.n	8011456 <__kernel_cos+0xe6>
 801149c:	2000      	movs	r0, #0
 801149e:	4910      	ldr	r1, [pc, #64]	; (80114e0 <__kernel_cos+0x170>)
 80114a0:	e7db      	b.n	801145a <__kernel_cos+0xea>
 80114a2:	bf00      	nop
 80114a4:	f3af 8000 	nop.w
 80114a8:	be8838d4 	.word	0xbe8838d4
 80114ac:	bda8fae9 	.word	0xbda8fae9
 80114b0:	bdb4b1c4 	.word	0xbdb4b1c4
 80114b4:	3e21ee9e 	.word	0x3e21ee9e
 80114b8:	809c52ad 	.word	0x809c52ad
 80114bc:	3e927e4f 	.word	0x3e927e4f
 80114c0:	19cb1590 	.word	0x19cb1590
 80114c4:	3efa01a0 	.word	0x3efa01a0
 80114c8:	16c15177 	.word	0x16c15177
 80114cc:	3f56c16c 	.word	0x3f56c16c
 80114d0:	5555554c 	.word	0x5555554c
 80114d4:	3fa55555 	.word	0x3fa55555
 80114d8:	3fe00000 	.word	0x3fe00000
 80114dc:	3fd33332 	.word	0x3fd33332
 80114e0:	3ff00000 	.word	0x3ff00000
 80114e4:	3fe90000 	.word	0x3fe90000
 80114e8:	3fd20000 	.word	0x3fd20000

080114ec <__kernel_rem_pio2>:
 80114ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114f0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80114f4:	9307      	str	r3, [sp, #28]
 80114f6:	9104      	str	r1, [sp, #16]
 80114f8:	4bbf      	ldr	r3, [pc, #764]	; (80117f8 <__kernel_rem_pio2+0x30c>)
 80114fa:	99a2      	ldr	r1, [sp, #648]	; 0x288
 80114fc:	1ed4      	subs	r4, r2, #3
 80114fe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011502:	2500      	movs	r5, #0
 8011504:	9302      	str	r3, [sp, #8]
 8011506:	9b07      	ldr	r3, [sp, #28]
 8011508:	9008      	str	r0, [sp, #32]
 801150a:	3b01      	subs	r3, #1
 801150c:	9306      	str	r3, [sp, #24]
 801150e:	2318      	movs	r3, #24
 8011510:	fb94 f4f3 	sdiv	r4, r4, r3
 8011514:	f06f 0317 	mvn.w	r3, #23
 8011518:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801151c:	fb04 3303 	mla	r3, r4, r3, r3
 8011520:	eb03 0a02 	add.w	sl, r3, r2
 8011524:	9a06      	ldr	r2, [sp, #24]
 8011526:	9b02      	ldr	r3, [sp, #8]
 8011528:	1aa7      	subs	r7, r4, r2
 801152a:	eb03 0802 	add.w	r8, r3, r2
 801152e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8011530:	2200      	movs	r2, #0
 8011532:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011536:	2300      	movs	r3, #0
 8011538:	ae1e      	add	r6, sp, #120	; 0x78
 801153a:	4545      	cmp	r5, r8
 801153c:	dd14      	ble.n	8011568 <__kernel_rem_pio2+0x7c>
 801153e:	2600      	movs	r6, #0
 8011540:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 8011544:	9b02      	ldr	r3, [sp, #8]
 8011546:	429e      	cmp	r6, r3
 8011548:	dc39      	bgt.n	80115be <__kernel_rem_pio2+0xd2>
 801154a:	9b08      	ldr	r3, [sp, #32]
 801154c:	f04f 0800 	mov.w	r8, #0
 8011550:	3b08      	subs	r3, #8
 8011552:	9300      	str	r3, [sp, #0]
 8011554:	9b07      	ldr	r3, [sp, #28]
 8011556:	f04f 0900 	mov.w	r9, #0
 801155a:	199d      	adds	r5, r3, r6
 801155c:	ab20      	add	r3, sp, #128	; 0x80
 801155e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011562:	9305      	str	r3, [sp, #20]
 8011564:	2700      	movs	r7, #0
 8011566:	e023      	b.n	80115b0 <__kernel_rem_pio2+0xc4>
 8011568:	42ef      	cmn	r7, r5
 801156a:	d40b      	bmi.n	8011584 <__kernel_rem_pio2+0x98>
 801156c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8011570:	e9cd 2300 	strd	r2, r3, [sp]
 8011574:	f7ee ffb6 	bl	80004e4 <__aeabi_i2d>
 8011578:	e9dd 2300 	ldrd	r2, r3, [sp]
 801157c:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 8011580:	3501      	adds	r5, #1
 8011582:	e7da      	b.n	801153a <__kernel_rem_pio2+0x4e>
 8011584:	4610      	mov	r0, r2
 8011586:	4619      	mov	r1, r3
 8011588:	e7f8      	b.n	801157c <__kernel_rem_pio2+0x90>
 801158a:	9905      	ldr	r1, [sp, #20]
 801158c:	9d00      	ldr	r5, [sp, #0]
 801158e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8011592:	9105      	str	r1, [sp, #20]
 8011594:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8011598:	9500      	str	r5, [sp, #0]
 801159a:	f7ef f80d 	bl	80005b8 <__aeabi_dmul>
 801159e:	4602      	mov	r2, r0
 80115a0:	460b      	mov	r3, r1
 80115a2:	4640      	mov	r0, r8
 80115a4:	4649      	mov	r1, r9
 80115a6:	f7ee fe51 	bl	800024c <__adddf3>
 80115aa:	4680      	mov	r8, r0
 80115ac:	4689      	mov	r9, r1
 80115ae:	3701      	adds	r7, #1
 80115b0:	9b06      	ldr	r3, [sp, #24]
 80115b2:	429f      	cmp	r7, r3
 80115b4:	dde9      	ble.n	801158a <__kernel_rem_pio2+0x9e>
 80115b6:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 80115ba:	3601      	adds	r6, #1
 80115bc:	e7c2      	b.n	8011544 <__kernel_rem_pio2+0x58>
 80115be:	9b02      	ldr	r3, [sp, #8]
 80115c0:	aa0c      	add	r2, sp, #48	; 0x30
 80115c2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80115c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80115c8:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80115ca:	9f02      	ldr	r7, [sp, #8]
 80115cc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80115d0:	930a      	str	r3, [sp, #40]	; 0x28
 80115d2:	2600      	movs	r6, #0
 80115d4:	ab98      	add	r3, sp, #608	; 0x260
 80115d6:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 80115da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80115de:	f10b 3bff 	add.w	fp, fp, #4294967295
 80115e2:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80115e6:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80115ea:	ab98      	add	r3, sp, #608	; 0x260
 80115ec:	445b      	add	r3, fp
 80115ee:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 80115f2:	1bbb      	subs	r3, r7, r6
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	dc71      	bgt.n	80116dc <__kernel_rem_pio2+0x1f0>
 80115f8:	4652      	mov	r2, sl
 80115fa:	4640      	mov	r0, r8
 80115fc:	4649      	mov	r1, r9
 80115fe:	f000 fc97 	bl	8011f30 <scalbn>
 8011602:	2200      	movs	r2, #0
 8011604:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8011608:	4604      	mov	r4, r0
 801160a:	460d      	mov	r5, r1
 801160c:	f7ee ffd4 	bl	80005b8 <__aeabi_dmul>
 8011610:	f000 fb76 	bl	8011d00 <floor>
 8011614:	2200      	movs	r2, #0
 8011616:	4b79      	ldr	r3, [pc, #484]	; (80117fc <__kernel_rem_pio2+0x310>)
 8011618:	f7ee ffce 	bl	80005b8 <__aeabi_dmul>
 801161c:	4602      	mov	r2, r0
 801161e:	460b      	mov	r3, r1
 8011620:	4620      	mov	r0, r4
 8011622:	4629      	mov	r1, r5
 8011624:	f7ee fe10 	bl	8000248 <__aeabi_dsub>
 8011628:	460d      	mov	r5, r1
 801162a:	4604      	mov	r4, r0
 801162c:	f7ef fa74 	bl	8000b18 <__aeabi_d2iz>
 8011630:	9005      	str	r0, [sp, #20]
 8011632:	f7ee ff57 	bl	80004e4 <__aeabi_i2d>
 8011636:	4602      	mov	r2, r0
 8011638:	460b      	mov	r3, r1
 801163a:	4620      	mov	r0, r4
 801163c:	4629      	mov	r1, r5
 801163e:	f7ee fe03 	bl	8000248 <__aeabi_dsub>
 8011642:	f1ba 0f00 	cmp.w	sl, #0
 8011646:	4680      	mov	r8, r0
 8011648:	4689      	mov	r9, r1
 801164a:	dd6c      	ble.n	8011726 <__kernel_rem_pio2+0x23a>
 801164c:	1e7a      	subs	r2, r7, #1
 801164e:	ab0c      	add	r3, sp, #48	; 0x30
 8011650:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8011654:	f1ca 0118 	rsb	r1, sl, #24
 8011658:	9c05      	ldr	r4, [sp, #20]
 801165a:	fa40 f301 	asr.w	r3, r0, r1
 801165e:	441c      	add	r4, r3
 8011660:	408b      	lsls	r3, r1
 8011662:	1ac0      	subs	r0, r0, r3
 8011664:	ab0c      	add	r3, sp, #48	; 0x30
 8011666:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 801166a:	f1ca 0317 	rsb	r3, sl, #23
 801166e:	9405      	str	r4, [sp, #20]
 8011670:	fa40 f303 	asr.w	r3, r0, r3
 8011674:	9300      	str	r3, [sp, #0]
 8011676:	9b00      	ldr	r3, [sp, #0]
 8011678:	2b00      	cmp	r3, #0
 801167a:	dd62      	ble.n	8011742 <__kernel_rem_pio2+0x256>
 801167c:	2200      	movs	r2, #0
 801167e:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8011682:	4614      	mov	r4, r2
 8011684:	9b05      	ldr	r3, [sp, #20]
 8011686:	3301      	adds	r3, #1
 8011688:	9305      	str	r3, [sp, #20]
 801168a:	4297      	cmp	r7, r2
 801168c:	f300 809f 	bgt.w	80117ce <__kernel_rem_pio2+0x2e2>
 8011690:	f1ba 0f00 	cmp.w	sl, #0
 8011694:	dd07      	ble.n	80116a6 <__kernel_rem_pio2+0x1ba>
 8011696:	f1ba 0f01 	cmp.w	sl, #1
 801169a:	f000 80bb 	beq.w	8011814 <__kernel_rem_pio2+0x328>
 801169e:	f1ba 0f02 	cmp.w	sl, #2
 80116a2:	f000 80c1 	beq.w	8011828 <__kernel_rem_pio2+0x33c>
 80116a6:	9b00      	ldr	r3, [sp, #0]
 80116a8:	2b02      	cmp	r3, #2
 80116aa:	d14a      	bne.n	8011742 <__kernel_rem_pio2+0x256>
 80116ac:	4642      	mov	r2, r8
 80116ae:	464b      	mov	r3, r9
 80116b0:	2000      	movs	r0, #0
 80116b2:	4953      	ldr	r1, [pc, #332]	; (8011800 <__kernel_rem_pio2+0x314>)
 80116b4:	f7ee fdc8 	bl	8000248 <__aeabi_dsub>
 80116b8:	4680      	mov	r8, r0
 80116ba:	4689      	mov	r9, r1
 80116bc:	2c00      	cmp	r4, #0
 80116be:	d040      	beq.n	8011742 <__kernel_rem_pio2+0x256>
 80116c0:	4652      	mov	r2, sl
 80116c2:	2000      	movs	r0, #0
 80116c4:	494e      	ldr	r1, [pc, #312]	; (8011800 <__kernel_rem_pio2+0x314>)
 80116c6:	f000 fc33 	bl	8011f30 <scalbn>
 80116ca:	4602      	mov	r2, r0
 80116cc:	460b      	mov	r3, r1
 80116ce:	4640      	mov	r0, r8
 80116d0:	4649      	mov	r1, r9
 80116d2:	f7ee fdb9 	bl	8000248 <__aeabi_dsub>
 80116d6:	4680      	mov	r8, r0
 80116d8:	4689      	mov	r9, r1
 80116da:	e032      	b.n	8011742 <__kernel_rem_pio2+0x256>
 80116dc:	2200      	movs	r2, #0
 80116de:	4b49      	ldr	r3, [pc, #292]	; (8011804 <__kernel_rem_pio2+0x318>)
 80116e0:	4640      	mov	r0, r8
 80116e2:	4649      	mov	r1, r9
 80116e4:	f7ee ff68 	bl	80005b8 <__aeabi_dmul>
 80116e8:	f7ef fa16 	bl	8000b18 <__aeabi_d2iz>
 80116ec:	f7ee fefa 	bl	80004e4 <__aeabi_i2d>
 80116f0:	2200      	movs	r2, #0
 80116f2:	4b45      	ldr	r3, [pc, #276]	; (8011808 <__kernel_rem_pio2+0x31c>)
 80116f4:	e9cd 0100 	strd	r0, r1, [sp]
 80116f8:	f7ee ff5e 	bl	80005b8 <__aeabi_dmul>
 80116fc:	4602      	mov	r2, r0
 80116fe:	460b      	mov	r3, r1
 8011700:	4640      	mov	r0, r8
 8011702:	4649      	mov	r1, r9
 8011704:	f7ee fda0 	bl	8000248 <__aeabi_dsub>
 8011708:	f7ef fa06 	bl	8000b18 <__aeabi_d2iz>
 801170c:	ab0c      	add	r3, sp, #48	; 0x30
 801170e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8011712:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011716:	e9dd 0100 	ldrd	r0, r1, [sp]
 801171a:	f7ee fd97 	bl	800024c <__adddf3>
 801171e:	3601      	adds	r6, #1
 8011720:	4680      	mov	r8, r0
 8011722:	4689      	mov	r9, r1
 8011724:	e765      	b.n	80115f2 <__kernel_rem_pio2+0x106>
 8011726:	d105      	bne.n	8011734 <__kernel_rem_pio2+0x248>
 8011728:	1e7b      	subs	r3, r7, #1
 801172a:	aa0c      	add	r2, sp, #48	; 0x30
 801172c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011730:	15c3      	asrs	r3, r0, #23
 8011732:	e79f      	b.n	8011674 <__kernel_rem_pio2+0x188>
 8011734:	2200      	movs	r2, #0
 8011736:	4b35      	ldr	r3, [pc, #212]	; (801180c <__kernel_rem_pio2+0x320>)
 8011738:	f7ef f9c4 	bl	8000ac4 <__aeabi_dcmpge>
 801173c:	2800      	cmp	r0, #0
 801173e:	d143      	bne.n	80117c8 <__kernel_rem_pio2+0x2dc>
 8011740:	9000      	str	r0, [sp, #0]
 8011742:	2200      	movs	r2, #0
 8011744:	2300      	movs	r3, #0
 8011746:	4640      	mov	r0, r8
 8011748:	4649      	mov	r1, r9
 801174a:	f7ef f99d 	bl	8000a88 <__aeabi_dcmpeq>
 801174e:	2800      	cmp	r0, #0
 8011750:	f000 80c3 	beq.w	80118da <__kernel_rem_pio2+0x3ee>
 8011754:	1e7c      	subs	r4, r7, #1
 8011756:	4623      	mov	r3, r4
 8011758:	2200      	movs	r2, #0
 801175a:	9902      	ldr	r1, [sp, #8]
 801175c:	428b      	cmp	r3, r1
 801175e:	da6a      	bge.n	8011836 <__kernel_rem_pio2+0x34a>
 8011760:	2a00      	cmp	r2, #0
 8011762:	f000 8084 	beq.w	801186e <__kernel_rem_pio2+0x382>
 8011766:	ab0c      	add	r3, sp, #48	; 0x30
 8011768:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801176c:	f1aa 0a18 	sub.w	sl, sl, #24
 8011770:	2b00      	cmp	r3, #0
 8011772:	f000 80b0 	beq.w	80118d6 <__kernel_rem_pio2+0x3ea>
 8011776:	4652      	mov	r2, sl
 8011778:	2000      	movs	r0, #0
 801177a:	4921      	ldr	r1, [pc, #132]	; (8011800 <__kernel_rem_pio2+0x314>)
 801177c:	f000 fbd8 	bl	8011f30 <scalbn>
 8011780:	4625      	mov	r5, r4
 8011782:	4606      	mov	r6, r0
 8011784:	460f      	mov	r7, r1
 8011786:	f04f 0a00 	mov.w	sl, #0
 801178a:	00e3      	lsls	r3, r4, #3
 801178c:	aa98      	add	r2, sp, #608	; 0x260
 801178e:	eb02 0803 	add.w	r8, r2, r3
 8011792:	f8df b070 	ldr.w	fp, [pc, #112]	; 8011804 <__kernel_rem_pio2+0x318>
 8011796:	9306      	str	r3, [sp, #24]
 8011798:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 801179c:	2d00      	cmp	r5, #0
 801179e:	f280 80d2 	bge.w	8011946 <__kernel_rem_pio2+0x45a>
 80117a2:	2500      	movs	r5, #0
 80117a4:	9a06      	ldr	r2, [sp, #24]
 80117a6:	ab98      	add	r3, sp, #608	; 0x260
 80117a8:	189e      	adds	r6, r3, r2
 80117aa:	3ea8      	subs	r6, #168	; 0xa8
 80117ac:	1b63      	subs	r3, r4, r5
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	f2c0 80f9 	blt.w	80119a6 <__kernel_rem_pio2+0x4ba>
 80117b4:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8011810 <__kernel_rem_pio2+0x324>
 80117b8:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 80117bc:	f04f 0a00 	mov.w	sl, #0
 80117c0:	f04f 0b00 	mov.w	fp, #0
 80117c4:	2700      	movs	r7, #0
 80117c6:	e0e2      	b.n	801198e <__kernel_rem_pio2+0x4a2>
 80117c8:	2302      	movs	r3, #2
 80117ca:	9300      	str	r3, [sp, #0]
 80117cc:	e756      	b.n	801167c <__kernel_rem_pio2+0x190>
 80117ce:	ab0c      	add	r3, sp, #48	; 0x30
 80117d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80117d4:	b94c      	cbnz	r4, 80117ea <__kernel_rem_pio2+0x2fe>
 80117d6:	b12b      	cbz	r3, 80117e4 <__kernel_rem_pio2+0x2f8>
 80117d8:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80117dc:	a80c      	add	r0, sp, #48	; 0x30
 80117de:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80117e2:	2301      	movs	r3, #1
 80117e4:	3201      	adds	r2, #1
 80117e6:	461c      	mov	r4, r3
 80117e8:	e74f      	b.n	801168a <__kernel_rem_pio2+0x19e>
 80117ea:	1acb      	subs	r3, r1, r3
 80117ec:	a80c      	add	r0, sp, #48	; 0x30
 80117ee:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80117f2:	4623      	mov	r3, r4
 80117f4:	e7f6      	b.n	80117e4 <__kernel_rem_pio2+0x2f8>
 80117f6:	bf00      	nop
 80117f8:	0801fee0 	.word	0x0801fee0
 80117fc:	40200000 	.word	0x40200000
 8011800:	3ff00000 	.word	0x3ff00000
 8011804:	3e700000 	.word	0x3e700000
 8011808:	41700000 	.word	0x41700000
 801180c:	3fe00000 	.word	0x3fe00000
 8011810:	0801fe98 	.word	0x0801fe98
 8011814:	1e7a      	subs	r2, r7, #1
 8011816:	ab0c      	add	r3, sp, #48	; 0x30
 8011818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801181c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011820:	a90c      	add	r1, sp, #48	; 0x30
 8011822:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8011826:	e73e      	b.n	80116a6 <__kernel_rem_pio2+0x1ba>
 8011828:	1e7a      	subs	r2, r7, #1
 801182a:	ab0c      	add	r3, sp, #48	; 0x30
 801182c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011830:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011834:	e7f4      	b.n	8011820 <__kernel_rem_pio2+0x334>
 8011836:	a90c      	add	r1, sp, #48	; 0x30
 8011838:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801183c:	3b01      	subs	r3, #1
 801183e:	430a      	orrs	r2, r1
 8011840:	e78b      	b.n	801175a <__kernel_rem_pio2+0x26e>
 8011842:	3401      	adds	r4, #1
 8011844:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8011848:	2a00      	cmp	r2, #0
 801184a:	d0fa      	beq.n	8011842 <__kernel_rem_pio2+0x356>
 801184c:	ab98      	add	r3, sp, #608	; 0x260
 801184e:	449b      	add	fp, r3
 8011850:	9b07      	ldr	r3, [sp, #28]
 8011852:	1c7e      	adds	r6, r7, #1
 8011854:	19dd      	adds	r5, r3, r7
 8011856:	ab98      	add	r3, sp, #608	; 0x260
 8011858:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801185c:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 8011860:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 8011864:	443c      	add	r4, r7
 8011866:	42b4      	cmp	r4, r6
 8011868:	da04      	bge.n	8011874 <__kernel_rem_pio2+0x388>
 801186a:	4627      	mov	r7, r4
 801186c:	e6b1      	b.n	80115d2 <__kernel_rem_pio2+0xe6>
 801186e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011870:	2401      	movs	r4, #1
 8011872:	e7e7      	b.n	8011844 <__kernel_rem_pio2+0x358>
 8011874:	f105 0308 	add.w	r3, r5, #8
 8011878:	9309      	str	r3, [sp, #36]	; 0x24
 801187a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801187c:	2700      	movs	r7, #0
 801187e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011882:	f7ee fe2f 	bl	80004e4 <__aeabi_i2d>
 8011886:	f04f 0800 	mov.w	r8, #0
 801188a:	f04f 0900 	mov.w	r9, #0
 801188e:	9b08      	ldr	r3, [sp, #32]
 8011890:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8011894:	3b08      	subs	r3, #8
 8011896:	9300      	str	r3, [sp, #0]
 8011898:	f105 0310 	add.w	r3, r5, #16
 801189c:	9305      	str	r3, [sp, #20]
 801189e:	9b06      	ldr	r3, [sp, #24]
 80118a0:	429f      	cmp	r7, r3
 80118a2:	dd04      	ble.n	80118ae <__kernel_rem_pio2+0x3c2>
 80118a4:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 80118a8:	3601      	adds	r6, #1
 80118aa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80118ac:	e7db      	b.n	8011866 <__kernel_rem_pio2+0x37a>
 80118ae:	9905      	ldr	r1, [sp, #20]
 80118b0:	9d00      	ldr	r5, [sp, #0]
 80118b2:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80118b6:	9105      	str	r1, [sp, #20]
 80118b8:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 80118bc:	9500      	str	r5, [sp, #0]
 80118be:	f7ee fe7b 	bl	80005b8 <__aeabi_dmul>
 80118c2:	4602      	mov	r2, r0
 80118c4:	460b      	mov	r3, r1
 80118c6:	4640      	mov	r0, r8
 80118c8:	4649      	mov	r1, r9
 80118ca:	f7ee fcbf 	bl	800024c <__adddf3>
 80118ce:	3701      	adds	r7, #1
 80118d0:	4680      	mov	r8, r0
 80118d2:	4689      	mov	r9, r1
 80118d4:	e7e3      	b.n	801189e <__kernel_rem_pio2+0x3b2>
 80118d6:	3c01      	subs	r4, #1
 80118d8:	e745      	b.n	8011766 <__kernel_rem_pio2+0x27a>
 80118da:	f1ca 0200 	rsb	r2, sl, #0
 80118de:	4640      	mov	r0, r8
 80118e0:	4649      	mov	r1, r9
 80118e2:	f000 fb25 	bl	8011f30 <scalbn>
 80118e6:	2200      	movs	r2, #0
 80118e8:	4ba3      	ldr	r3, [pc, #652]	; (8011b78 <__kernel_rem_pio2+0x68c>)
 80118ea:	4604      	mov	r4, r0
 80118ec:	460d      	mov	r5, r1
 80118ee:	f7ef f8e9 	bl	8000ac4 <__aeabi_dcmpge>
 80118f2:	b1f8      	cbz	r0, 8011934 <__kernel_rem_pio2+0x448>
 80118f4:	2200      	movs	r2, #0
 80118f6:	4ba1      	ldr	r3, [pc, #644]	; (8011b7c <__kernel_rem_pio2+0x690>)
 80118f8:	4620      	mov	r0, r4
 80118fa:	4629      	mov	r1, r5
 80118fc:	f7ee fe5c 	bl	80005b8 <__aeabi_dmul>
 8011900:	f7ef f90a 	bl	8000b18 <__aeabi_d2iz>
 8011904:	4606      	mov	r6, r0
 8011906:	f7ee fded 	bl	80004e4 <__aeabi_i2d>
 801190a:	2200      	movs	r2, #0
 801190c:	4b9a      	ldr	r3, [pc, #616]	; (8011b78 <__kernel_rem_pio2+0x68c>)
 801190e:	f7ee fe53 	bl	80005b8 <__aeabi_dmul>
 8011912:	460b      	mov	r3, r1
 8011914:	4602      	mov	r2, r0
 8011916:	4629      	mov	r1, r5
 8011918:	4620      	mov	r0, r4
 801191a:	f7ee fc95 	bl	8000248 <__aeabi_dsub>
 801191e:	f7ef f8fb 	bl	8000b18 <__aeabi_d2iz>
 8011922:	1c7c      	adds	r4, r7, #1
 8011924:	ab0c      	add	r3, sp, #48	; 0x30
 8011926:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 801192a:	f10a 0a18 	add.w	sl, sl, #24
 801192e:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8011932:	e720      	b.n	8011776 <__kernel_rem_pio2+0x28a>
 8011934:	4620      	mov	r0, r4
 8011936:	4629      	mov	r1, r5
 8011938:	f7ef f8ee 	bl	8000b18 <__aeabi_d2iz>
 801193c:	ab0c      	add	r3, sp, #48	; 0x30
 801193e:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8011942:	463c      	mov	r4, r7
 8011944:	e717      	b.n	8011776 <__kernel_rem_pio2+0x28a>
 8011946:	ab0c      	add	r3, sp, #48	; 0x30
 8011948:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801194c:	f7ee fdca 	bl	80004e4 <__aeabi_i2d>
 8011950:	4632      	mov	r2, r6
 8011952:	463b      	mov	r3, r7
 8011954:	f7ee fe30 	bl	80005b8 <__aeabi_dmul>
 8011958:	4652      	mov	r2, sl
 801195a:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801195e:	465b      	mov	r3, fp
 8011960:	4630      	mov	r0, r6
 8011962:	4639      	mov	r1, r7
 8011964:	f7ee fe28 	bl	80005b8 <__aeabi_dmul>
 8011968:	3d01      	subs	r5, #1
 801196a:	4606      	mov	r6, r0
 801196c:	460f      	mov	r7, r1
 801196e:	e715      	b.n	801179c <__kernel_rem_pio2+0x2b0>
 8011970:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 8011974:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8011978:	f7ee fe1e 	bl	80005b8 <__aeabi_dmul>
 801197c:	4602      	mov	r2, r0
 801197e:	460b      	mov	r3, r1
 8011980:	4650      	mov	r0, sl
 8011982:	4659      	mov	r1, fp
 8011984:	f7ee fc62 	bl	800024c <__adddf3>
 8011988:	4682      	mov	sl, r0
 801198a:	468b      	mov	fp, r1
 801198c:	3701      	adds	r7, #1
 801198e:	9b02      	ldr	r3, [sp, #8]
 8011990:	429f      	cmp	r7, r3
 8011992:	dc01      	bgt.n	8011998 <__kernel_rem_pio2+0x4ac>
 8011994:	42bd      	cmp	r5, r7
 8011996:	daeb      	bge.n	8011970 <__kernel_rem_pio2+0x484>
 8011998:	ab48      	add	r3, sp, #288	; 0x120
 801199a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801199e:	e9c3 ab00 	strd	sl, fp, [r3]
 80119a2:	3501      	adds	r5, #1
 80119a4:	e702      	b.n	80117ac <__kernel_rem_pio2+0x2c0>
 80119a6:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 80119a8:	2b03      	cmp	r3, #3
 80119aa:	d86c      	bhi.n	8011a86 <__kernel_rem_pio2+0x59a>
 80119ac:	e8df f003 	tbb	[pc, r3]
 80119b0:	022f2f59 	.word	0x022f2f59
 80119b4:	9a06      	ldr	r2, [sp, #24]
 80119b6:	ab48      	add	r3, sp, #288	; 0x120
 80119b8:	189d      	adds	r5, r3, r2
 80119ba:	46aa      	mov	sl, r5
 80119bc:	46a3      	mov	fp, r4
 80119be:	f1bb 0f00 	cmp.w	fp, #0
 80119c2:	f300 8087 	bgt.w	8011ad4 <__kernel_rem_pio2+0x5e8>
 80119c6:	46a2      	mov	sl, r4
 80119c8:	f1ba 0f01 	cmp.w	sl, #1
 80119cc:	f300 809f 	bgt.w	8011b0e <__kernel_rem_pio2+0x622>
 80119d0:	2700      	movs	r7, #0
 80119d2:	463e      	mov	r6, r7
 80119d4:	9d06      	ldr	r5, [sp, #24]
 80119d6:	ab48      	add	r3, sp, #288	; 0x120
 80119d8:	3508      	adds	r5, #8
 80119da:	441d      	add	r5, r3
 80119dc:	2c01      	cmp	r4, #1
 80119de:	f300 80b3 	bgt.w	8011b48 <__kernel_rem_pio2+0x65c>
 80119e2:	9b00      	ldr	r3, [sp, #0]
 80119e4:	9d48      	ldr	r5, [sp, #288]	; 0x120
 80119e6:	9849      	ldr	r0, [sp, #292]	; 0x124
 80119e8:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 80119ea:	994b      	ldr	r1, [sp, #300]	; 0x12c
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	f040 80b5 	bne.w	8011b5c <__kernel_rem_pio2+0x670>
 80119f2:	4603      	mov	r3, r0
 80119f4:	462a      	mov	r2, r5
 80119f6:	9804      	ldr	r0, [sp, #16]
 80119f8:	e9c0 2300 	strd	r2, r3, [r0]
 80119fc:	4622      	mov	r2, r4
 80119fe:	460b      	mov	r3, r1
 8011a00:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8011a04:	463a      	mov	r2, r7
 8011a06:	4633      	mov	r3, r6
 8011a08:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8011a0c:	e03b      	b.n	8011a86 <__kernel_rem_pio2+0x59a>
 8011a0e:	f04f 0c00 	mov.w	ip, #0
 8011a12:	4626      	mov	r6, r4
 8011a14:	4667      	mov	r7, ip
 8011a16:	9d06      	ldr	r5, [sp, #24]
 8011a18:	ab48      	add	r3, sp, #288	; 0x120
 8011a1a:	3508      	adds	r5, #8
 8011a1c:	441d      	add	r5, r3
 8011a1e:	2e00      	cmp	r6, #0
 8011a20:	da42      	bge.n	8011aa8 <__kernel_rem_pio2+0x5bc>
 8011a22:	9b00      	ldr	r3, [sp, #0]
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	d049      	beq.n	8011abc <__kernel_rem_pio2+0x5d0>
 8011a28:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 8011a2c:	4662      	mov	r2, ip
 8011a2e:	460b      	mov	r3, r1
 8011a30:	9904      	ldr	r1, [sp, #16]
 8011a32:	2601      	movs	r6, #1
 8011a34:	e9c1 2300 	strd	r2, r3, [r1]
 8011a38:	a948      	add	r1, sp, #288	; 0x120
 8011a3a:	463b      	mov	r3, r7
 8011a3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011a40:	f7ee fc02 	bl	8000248 <__aeabi_dsub>
 8011a44:	4684      	mov	ip, r0
 8011a46:	460f      	mov	r7, r1
 8011a48:	ad48      	add	r5, sp, #288	; 0x120
 8011a4a:	42b4      	cmp	r4, r6
 8011a4c:	da38      	bge.n	8011ac0 <__kernel_rem_pio2+0x5d4>
 8011a4e:	9b00      	ldr	r3, [sp, #0]
 8011a50:	b10b      	cbz	r3, 8011a56 <__kernel_rem_pio2+0x56a>
 8011a52:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8011a56:	4662      	mov	r2, ip
 8011a58:	463b      	mov	r3, r7
 8011a5a:	9904      	ldr	r1, [sp, #16]
 8011a5c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8011a60:	e011      	b.n	8011a86 <__kernel_rem_pio2+0x59a>
 8011a62:	2700      	movs	r7, #0
 8011a64:	463d      	mov	r5, r7
 8011a66:	9b06      	ldr	r3, [sp, #24]
 8011a68:	aa98      	add	r2, sp, #608	; 0x260
 8011a6a:	4413      	add	r3, r2
 8011a6c:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 8011a70:	2c00      	cmp	r4, #0
 8011a72:	da0f      	bge.n	8011a94 <__kernel_rem_pio2+0x5a8>
 8011a74:	9b00      	ldr	r3, [sp, #0]
 8011a76:	b10b      	cbz	r3, 8011a7c <__kernel_rem_pio2+0x590>
 8011a78:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8011a7c:	463a      	mov	r2, r7
 8011a7e:	462b      	mov	r3, r5
 8011a80:	9904      	ldr	r1, [sp, #16]
 8011a82:	e9c1 2300 	strd	r2, r3, [r1]
 8011a86:	9b05      	ldr	r3, [sp, #20]
 8011a88:	f003 0007 	and.w	r0, r3, #7
 8011a8c:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8011a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a94:	4638      	mov	r0, r7
 8011a96:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8011a9a:	4629      	mov	r1, r5
 8011a9c:	f7ee fbd6 	bl	800024c <__adddf3>
 8011aa0:	3c01      	subs	r4, #1
 8011aa2:	4607      	mov	r7, r0
 8011aa4:	460d      	mov	r5, r1
 8011aa6:	e7e3      	b.n	8011a70 <__kernel_rem_pio2+0x584>
 8011aa8:	4660      	mov	r0, ip
 8011aaa:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8011aae:	4639      	mov	r1, r7
 8011ab0:	f7ee fbcc 	bl	800024c <__adddf3>
 8011ab4:	3e01      	subs	r6, #1
 8011ab6:	4684      	mov	ip, r0
 8011ab8:	460f      	mov	r7, r1
 8011aba:	e7b0      	b.n	8011a1e <__kernel_rem_pio2+0x532>
 8011abc:	4639      	mov	r1, r7
 8011abe:	e7b5      	b.n	8011a2c <__kernel_rem_pio2+0x540>
 8011ac0:	4660      	mov	r0, ip
 8011ac2:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8011ac6:	4639      	mov	r1, r7
 8011ac8:	f7ee fbc0 	bl	800024c <__adddf3>
 8011acc:	3601      	adds	r6, #1
 8011ace:	4684      	mov	ip, r0
 8011ad0:	460f      	mov	r7, r1
 8011ad2:	e7ba      	b.n	8011a4a <__kernel_rem_pio2+0x55e>
 8011ad4:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 8011ad8:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 8011adc:	4640      	mov	r0, r8
 8011ade:	4649      	mov	r1, r9
 8011ae0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011ae4:	f7ee fbb2 	bl	800024c <__adddf3>
 8011ae8:	4602      	mov	r2, r0
 8011aea:	460b      	mov	r3, r1
 8011aec:	4606      	mov	r6, r0
 8011aee:	460f      	mov	r7, r1
 8011af0:	4640      	mov	r0, r8
 8011af2:	4649      	mov	r1, r9
 8011af4:	f7ee fba8 	bl	8000248 <__aeabi_dsub>
 8011af8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011afc:	f7ee fba6 	bl	800024c <__adddf3>
 8011b00:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011b04:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8011b08:	e9ca 6700 	strd	r6, r7, [sl]
 8011b0c:	e757      	b.n	80119be <__kernel_rem_pio2+0x4d2>
 8011b0e:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 8011b12:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 8011b16:	4630      	mov	r0, r6
 8011b18:	4639      	mov	r1, r7
 8011b1a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011b1e:	f7ee fb95 	bl	800024c <__adddf3>
 8011b22:	4602      	mov	r2, r0
 8011b24:	460b      	mov	r3, r1
 8011b26:	4680      	mov	r8, r0
 8011b28:	4689      	mov	r9, r1
 8011b2a:	4630      	mov	r0, r6
 8011b2c:	4639      	mov	r1, r7
 8011b2e:	f7ee fb8b 	bl	8000248 <__aeabi_dsub>
 8011b32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011b36:	f7ee fb89 	bl	800024c <__adddf3>
 8011b3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011b3e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8011b42:	e9c5 8900 	strd	r8, r9, [r5]
 8011b46:	e73f      	b.n	80119c8 <__kernel_rem_pio2+0x4dc>
 8011b48:	4638      	mov	r0, r7
 8011b4a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8011b4e:	4631      	mov	r1, r6
 8011b50:	f7ee fb7c 	bl	800024c <__adddf3>
 8011b54:	3c01      	subs	r4, #1
 8011b56:	4607      	mov	r7, r0
 8011b58:	460e      	mov	r6, r1
 8011b5a:	e73f      	b.n	80119dc <__kernel_rem_pio2+0x4f0>
 8011b5c:	9b04      	ldr	r3, [sp, #16]
 8011b5e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8011b62:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8011b66:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8011b6a:	601d      	str	r5, [r3, #0]
 8011b6c:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8011b70:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8011b74:	615e      	str	r6, [r3, #20]
 8011b76:	e786      	b.n	8011a86 <__kernel_rem_pio2+0x59a>
 8011b78:	41700000 	.word	0x41700000
 8011b7c:	3e700000 	.word	0x3e700000

08011b80 <__kernel_sin>:
 8011b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011b84:	b086      	sub	sp, #24
 8011b86:	e9cd 2300 	strd	r2, r3, [sp]
 8011b8a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011b8e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8011b92:	4682      	mov	sl, r0
 8011b94:	460c      	mov	r4, r1
 8011b96:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8011b98:	da03      	bge.n	8011ba2 <__kernel_sin+0x22>
 8011b9a:	f7ee ffbd 	bl	8000b18 <__aeabi_d2iz>
 8011b9e:	2800      	cmp	r0, #0
 8011ba0:	d050      	beq.n	8011c44 <__kernel_sin+0xc4>
 8011ba2:	4652      	mov	r2, sl
 8011ba4:	4623      	mov	r3, r4
 8011ba6:	4650      	mov	r0, sl
 8011ba8:	4621      	mov	r1, r4
 8011baa:	f7ee fd05 	bl	80005b8 <__aeabi_dmul>
 8011bae:	4606      	mov	r6, r0
 8011bb0:	460f      	mov	r7, r1
 8011bb2:	4602      	mov	r2, r0
 8011bb4:	460b      	mov	r3, r1
 8011bb6:	4650      	mov	r0, sl
 8011bb8:	4621      	mov	r1, r4
 8011bba:	f7ee fcfd 	bl	80005b8 <__aeabi_dmul>
 8011bbe:	a33e      	add	r3, pc, #248	; (adr r3, 8011cb8 <__kernel_sin+0x138>)
 8011bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bc4:	4680      	mov	r8, r0
 8011bc6:	4689      	mov	r9, r1
 8011bc8:	4630      	mov	r0, r6
 8011bca:	4639      	mov	r1, r7
 8011bcc:	f7ee fcf4 	bl	80005b8 <__aeabi_dmul>
 8011bd0:	a33b      	add	r3, pc, #236	; (adr r3, 8011cc0 <__kernel_sin+0x140>)
 8011bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bd6:	f7ee fb37 	bl	8000248 <__aeabi_dsub>
 8011bda:	4632      	mov	r2, r6
 8011bdc:	463b      	mov	r3, r7
 8011bde:	f7ee fceb 	bl	80005b8 <__aeabi_dmul>
 8011be2:	a339      	add	r3, pc, #228	; (adr r3, 8011cc8 <__kernel_sin+0x148>)
 8011be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011be8:	f7ee fb30 	bl	800024c <__adddf3>
 8011bec:	4632      	mov	r2, r6
 8011bee:	463b      	mov	r3, r7
 8011bf0:	f7ee fce2 	bl	80005b8 <__aeabi_dmul>
 8011bf4:	a336      	add	r3, pc, #216	; (adr r3, 8011cd0 <__kernel_sin+0x150>)
 8011bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bfa:	f7ee fb25 	bl	8000248 <__aeabi_dsub>
 8011bfe:	4632      	mov	r2, r6
 8011c00:	463b      	mov	r3, r7
 8011c02:	f7ee fcd9 	bl	80005b8 <__aeabi_dmul>
 8011c06:	a334      	add	r3, pc, #208	; (adr r3, 8011cd8 <__kernel_sin+0x158>)
 8011c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c0c:	f7ee fb1e 	bl	800024c <__adddf3>
 8011c10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011c14:	b9dd      	cbnz	r5, 8011c4e <__kernel_sin+0xce>
 8011c16:	4602      	mov	r2, r0
 8011c18:	460b      	mov	r3, r1
 8011c1a:	4630      	mov	r0, r6
 8011c1c:	4639      	mov	r1, r7
 8011c1e:	f7ee fccb 	bl	80005b8 <__aeabi_dmul>
 8011c22:	a32f      	add	r3, pc, #188	; (adr r3, 8011ce0 <__kernel_sin+0x160>)
 8011c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c28:	f7ee fb0e 	bl	8000248 <__aeabi_dsub>
 8011c2c:	4642      	mov	r2, r8
 8011c2e:	464b      	mov	r3, r9
 8011c30:	f7ee fcc2 	bl	80005b8 <__aeabi_dmul>
 8011c34:	4602      	mov	r2, r0
 8011c36:	460b      	mov	r3, r1
 8011c38:	4650      	mov	r0, sl
 8011c3a:	4621      	mov	r1, r4
 8011c3c:	f7ee fb06 	bl	800024c <__adddf3>
 8011c40:	4682      	mov	sl, r0
 8011c42:	460c      	mov	r4, r1
 8011c44:	4650      	mov	r0, sl
 8011c46:	4621      	mov	r1, r4
 8011c48:	b006      	add	sp, #24
 8011c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c4e:	2200      	movs	r2, #0
 8011c50:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011c54:	4b24      	ldr	r3, [pc, #144]	; (8011ce8 <__kernel_sin+0x168>)
 8011c56:	f7ee fcaf 	bl	80005b8 <__aeabi_dmul>
 8011c5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011c5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011c62:	4640      	mov	r0, r8
 8011c64:	4649      	mov	r1, r9
 8011c66:	f7ee fca7 	bl	80005b8 <__aeabi_dmul>
 8011c6a:	4602      	mov	r2, r0
 8011c6c:	460b      	mov	r3, r1
 8011c6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011c72:	f7ee fae9 	bl	8000248 <__aeabi_dsub>
 8011c76:	4632      	mov	r2, r6
 8011c78:	463b      	mov	r3, r7
 8011c7a:	f7ee fc9d 	bl	80005b8 <__aeabi_dmul>
 8011c7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011c82:	f7ee fae1 	bl	8000248 <__aeabi_dsub>
 8011c86:	a316      	add	r3, pc, #88	; (adr r3, 8011ce0 <__kernel_sin+0x160>)
 8011c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c8c:	4606      	mov	r6, r0
 8011c8e:	460f      	mov	r7, r1
 8011c90:	4640      	mov	r0, r8
 8011c92:	4649      	mov	r1, r9
 8011c94:	f7ee fc90 	bl	80005b8 <__aeabi_dmul>
 8011c98:	4602      	mov	r2, r0
 8011c9a:	460b      	mov	r3, r1
 8011c9c:	4630      	mov	r0, r6
 8011c9e:	4639      	mov	r1, r7
 8011ca0:	f7ee fad4 	bl	800024c <__adddf3>
 8011ca4:	4602      	mov	r2, r0
 8011ca6:	460b      	mov	r3, r1
 8011ca8:	4650      	mov	r0, sl
 8011caa:	4621      	mov	r1, r4
 8011cac:	f7ee facc 	bl	8000248 <__aeabi_dsub>
 8011cb0:	e7c6      	b.n	8011c40 <__kernel_sin+0xc0>
 8011cb2:	bf00      	nop
 8011cb4:	f3af 8000 	nop.w
 8011cb8:	5acfd57c 	.word	0x5acfd57c
 8011cbc:	3de5d93a 	.word	0x3de5d93a
 8011cc0:	8a2b9ceb 	.word	0x8a2b9ceb
 8011cc4:	3e5ae5e6 	.word	0x3e5ae5e6
 8011cc8:	57b1fe7d 	.word	0x57b1fe7d
 8011ccc:	3ec71de3 	.word	0x3ec71de3
 8011cd0:	19c161d5 	.word	0x19c161d5
 8011cd4:	3f2a01a0 	.word	0x3f2a01a0
 8011cd8:	1110f8a6 	.word	0x1110f8a6
 8011cdc:	3f811111 	.word	0x3f811111
 8011ce0:	55555549 	.word	0x55555549
 8011ce4:	3fc55555 	.word	0x3fc55555
 8011ce8:	3fe00000 	.word	0x3fe00000

08011cec <fabs>:
 8011cec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011cf0:	4619      	mov	r1, r3
 8011cf2:	4770      	bx	lr

08011cf4 <finite>:
 8011cf4:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8011cf8:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8011cfc:	0fc0      	lsrs	r0, r0, #31
 8011cfe:	4770      	bx	lr

08011d00 <floor>:
 8011d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d04:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8011d08:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8011d0c:	2e13      	cmp	r6, #19
 8011d0e:	4607      	mov	r7, r0
 8011d10:	460b      	mov	r3, r1
 8011d12:	460c      	mov	r4, r1
 8011d14:	4605      	mov	r5, r0
 8011d16:	dc35      	bgt.n	8011d84 <floor+0x84>
 8011d18:	2e00      	cmp	r6, #0
 8011d1a:	da16      	bge.n	8011d4a <floor+0x4a>
 8011d1c:	a336      	add	r3, pc, #216	; (adr r3, 8011df8 <floor+0xf8>)
 8011d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d22:	f7ee fa93 	bl	800024c <__adddf3>
 8011d26:	2200      	movs	r2, #0
 8011d28:	2300      	movs	r3, #0
 8011d2a:	f7ee fed5 	bl	8000ad8 <__aeabi_dcmpgt>
 8011d2e:	b148      	cbz	r0, 8011d44 <floor+0x44>
 8011d30:	2c00      	cmp	r4, #0
 8011d32:	da5b      	bge.n	8011dec <floor+0xec>
 8011d34:	2500      	movs	r5, #0
 8011d36:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8011d3a:	4a31      	ldr	r2, [pc, #196]	; (8011e00 <floor+0x100>)
 8011d3c:	433b      	orrs	r3, r7
 8011d3e:	42ab      	cmp	r3, r5
 8011d40:	bf18      	it	ne
 8011d42:	4614      	movne	r4, r2
 8011d44:	4623      	mov	r3, r4
 8011d46:	462f      	mov	r7, r5
 8011d48:	e026      	b.n	8011d98 <floor+0x98>
 8011d4a:	4a2e      	ldr	r2, [pc, #184]	; (8011e04 <floor+0x104>)
 8011d4c:	fa42 f806 	asr.w	r8, r2, r6
 8011d50:	ea01 0208 	and.w	r2, r1, r8
 8011d54:	4302      	orrs	r2, r0
 8011d56:	d01f      	beq.n	8011d98 <floor+0x98>
 8011d58:	a327      	add	r3, pc, #156	; (adr r3, 8011df8 <floor+0xf8>)
 8011d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d5e:	f7ee fa75 	bl	800024c <__adddf3>
 8011d62:	2200      	movs	r2, #0
 8011d64:	2300      	movs	r3, #0
 8011d66:	f7ee feb7 	bl	8000ad8 <__aeabi_dcmpgt>
 8011d6a:	2800      	cmp	r0, #0
 8011d6c:	d0ea      	beq.n	8011d44 <floor+0x44>
 8011d6e:	2c00      	cmp	r4, #0
 8011d70:	bfbe      	ittt	lt
 8011d72:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8011d76:	fa43 f606 	asrlt.w	r6, r3, r6
 8011d7a:	19a4      	addlt	r4, r4, r6
 8011d7c:	ea24 0408 	bic.w	r4, r4, r8
 8011d80:	2500      	movs	r5, #0
 8011d82:	e7df      	b.n	8011d44 <floor+0x44>
 8011d84:	2e33      	cmp	r6, #51	; 0x33
 8011d86:	dd0b      	ble.n	8011da0 <floor+0xa0>
 8011d88:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8011d8c:	d104      	bne.n	8011d98 <floor+0x98>
 8011d8e:	4602      	mov	r2, r0
 8011d90:	f7ee fa5c 	bl	800024c <__adddf3>
 8011d94:	4607      	mov	r7, r0
 8011d96:	460b      	mov	r3, r1
 8011d98:	4638      	mov	r0, r7
 8011d9a:	4619      	mov	r1, r3
 8011d9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011da0:	f04f 32ff 	mov.w	r2, #4294967295
 8011da4:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8011da8:	fa22 f808 	lsr.w	r8, r2, r8
 8011dac:	ea18 0f00 	tst.w	r8, r0
 8011db0:	d0f2      	beq.n	8011d98 <floor+0x98>
 8011db2:	a311      	add	r3, pc, #68	; (adr r3, 8011df8 <floor+0xf8>)
 8011db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011db8:	f7ee fa48 	bl	800024c <__adddf3>
 8011dbc:	2200      	movs	r2, #0
 8011dbe:	2300      	movs	r3, #0
 8011dc0:	f7ee fe8a 	bl	8000ad8 <__aeabi_dcmpgt>
 8011dc4:	2800      	cmp	r0, #0
 8011dc6:	d0bd      	beq.n	8011d44 <floor+0x44>
 8011dc8:	2c00      	cmp	r4, #0
 8011dca:	da02      	bge.n	8011dd2 <floor+0xd2>
 8011dcc:	2e14      	cmp	r6, #20
 8011dce:	d103      	bne.n	8011dd8 <floor+0xd8>
 8011dd0:	3401      	adds	r4, #1
 8011dd2:	ea25 0508 	bic.w	r5, r5, r8
 8011dd6:	e7b5      	b.n	8011d44 <floor+0x44>
 8011dd8:	2301      	movs	r3, #1
 8011dda:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8011dde:	fa03 f606 	lsl.w	r6, r3, r6
 8011de2:	4435      	add	r5, r6
 8011de4:	42bd      	cmp	r5, r7
 8011de6:	bf38      	it	cc
 8011de8:	18e4      	addcc	r4, r4, r3
 8011dea:	e7f2      	b.n	8011dd2 <floor+0xd2>
 8011dec:	2500      	movs	r5, #0
 8011dee:	462c      	mov	r4, r5
 8011df0:	e7a8      	b.n	8011d44 <floor+0x44>
 8011df2:	bf00      	nop
 8011df4:	f3af 8000 	nop.w
 8011df8:	8800759c 	.word	0x8800759c
 8011dfc:	7e37e43c 	.word	0x7e37e43c
 8011e00:	bff00000 	.word	0xbff00000
 8011e04:	000fffff 	.word	0x000fffff

08011e08 <matherr>:
 8011e08:	2000      	movs	r0, #0
 8011e0a:	4770      	bx	lr

08011e0c <nan>:
 8011e0c:	2000      	movs	r0, #0
 8011e0e:	4901      	ldr	r1, [pc, #4]	; (8011e14 <nan+0x8>)
 8011e10:	4770      	bx	lr
 8011e12:	bf00      	nop
 8011e14:	7ff80000 	.word	0x7ff80000

08011e18 <rint>:
 8011e18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011e1a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011e1e:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 8011e22:	f1bc 0f13 	cmp.w	ip, #19
 8011e26:	4604      	mov	r4, r0
 8011e28:	460d      	mov	r5, r1
 8011e2a:	460b      	mov	r3, r1
 8011e2c:	4606      	mov	r6, r0
 8011e2e:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8011e32:	dc5a      	bgt.n	8011eea <rint+0xd2>
 8011e34:	f1bc 0f00 	cmp.w	ip, #0
 8011e38:	da2b      	bge.n	8011e92 <rint+0x7a>
 8011e3a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8011e3e:	4302      	orrs	r2, r0
 8011e40:	d023      	beq.n	8011e8a <rint+0x72>
 8011e42:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8011e46:	4302      	orrs	r2, r0
 8011e48:	4256      	negs	r6, r2
 8011e4a:	4316      	orrs	r6, r2
 8011e4c:	0c4b      	lsrs	r3, r1, #17
 8011e4e:	0b36      	lsrs	r6, r6, #12
 8011e50:	4934      	ldr	r1, [pc, #208]	; (8011f24 <rint+0x10c>)
 8011e52:	045b      	lsls	r3, r3, #17
 8011e54:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 8011e58:	ea46 0503 	orr.w	r5, r6, r3
 8011e5c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8011e60:	4602      	mov	r2, r0
 8011e62:	462b      	mov	r3, r5
 8011e64:	e9d1 4500 	ldrd	r4, r5, [r1]
 8011e68:	4620      	mov	r0, r4
 8011e6a:	4629      	mov	r1, r5
 8011e6c:	f7ee f9ee 	bl	800024c <__adddf3>
 8011e70:	e9cd 0100 	strd	r0, r1, [sp]
 8011e74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011e78:	462b      	mov	r3, r5
 8011e7a:	4622      	mov	r2, r4
 8011e7c:	f7ee f9e4 	bl	8000248 <__aeabi_dsub>
 8011e80:	4604      	mov	r4, r0
 8011e82:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011e86:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 8011e8a:	4620      	mov	r0, r4
 8011e8c:	4629      	mov	r1, r5
 8011e8e:	b003      	add	sp, #12
 8011e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e92:	4a25      	ldr	r2, [pc, #148]	; (8011f28 <rint+0x110>)
 8011e94:	fa42 f20c 	asr.w	r2, r2, ip
 8011e98:	4011      	ands	r1, r2
 8011e9a:	4301      	orrs	r1, r0
 8011e9c:	d0f5      	beq.n	8011e8a <rint+0x72>
 8011e9e:	0852      	lsrs	r2, r2, #1
 8011ea0:	ea05 0102 	and.w	r1, r5, r2
 8011ea4:	ea50 0601 	orrs.w	r6, r0, r1
 8011ea8:	d00c      	beq.n	8011ec4 <rint+0xac>
 8011eaa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8011eae:	f1bc 0f13 	cmp.w	ip, #19
 8011eb2:	bf0c      	ite	eq
 8011eb4:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8011eb8:	2600      	movne	r6, #0
 8011eba:	ea25 0202 	bic.w	r2, r5, r2
 8011ebe:	fa43 f30c 	asr.w	r3, r3, ip
 8011ec2:	4313      	orrs	r3, r2
 8011ec4:	4917      	ldr	r1, [pc, #92]	; (8011f24 <rint+0x10c>)
 8011ec6:	4632      	mov	r2, r6
 8011ec8:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8011ecc:	e9d7 4500 	ldrd	r4, r5, [r7]
 8011ed0:	4620      	mov	r0, r4
 8011ed2:	4629      	mov	r1, r5
 8011ed4:	f7ee f9ba 	bl	800024c <__adddf3>
 8011ed8:	e9cd 0100 	strd	r0, r1, [sp]
 8011edc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011ee0:	4622      	mov	r2, r4
 8011ee2:	462b      	mov	r3, r5
 8011ee4:	f7ee f9b0 	bl	8000248 <__aeabi_dsub>
 8011ee8:	e008      	b.n	8011efc <rint+0xe4>
 8011eea:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 8011eee:	dd08      	ble.n	8011f02 <rint+0xea>
 8011ef0:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 8011ef4:	d1c9      	bne.n	8011e8a <rint+0x72>
 8011ef6:	4602      	mov	r2, r0
 8011ef8:	f7ee f9a8 	bl	800024c <__adddf3>
 8011efc:	4604      	mov	r4, r0
 8011efe:	460d      	mov	r5, r1
 8011f00:	e7c3      	b.n	8011e8a <rint+0x72>
 8011f02:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 8011f06:	f04f 32ff 	mov.w	r2, #4294967295
 8011f0a:	40ca      	lsrs	r2, r1
 8011f0c:	4210      	tst	r0, r2
 8011f0e:	d0bc      	beq.n	8011e8a <rint+0x72>
 8011f10:	0852      	lsrs	r2, r2, #1
 8011f12:	4210      	tst	r0, r2
 8011f14:	bf1f      	itttt	ne
 8011f16:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 8011f1a:	ea20 0202 	bicne.w	r2, r0, r2
 8011f1e:	410e      	asrne	r6, r1
 8011f20:	4316      	orrne	r6, r2
 8011f22:	e7cf      	b.n	8011ec4 <rint+0xac>
 8011f24:	0801fef0 	.word	0x0801fef0
 8011f28:	000fffff 	.word	0x000fffff
 8011f2c:	00000000 	.word	0x00000000

08011f30 <scalbn>:
 8011f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f32:	4616      	mov	r6, r2
 8011f34:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011f38:	4604      	mov	r4, r0
 8011f3a:	460d      	mov	r5, r1
 8011f3c:	460b      	mov	r3, r1
 8011f3e:	b982      	cbnz	r2, 8011f62 <scalbn+0x32>
 8011f40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011f44:	4303      	orrs	r3, r0
 8011f46:	d034      	beq.n	8011fb2 <scalbn+0x82>
 8011f48:	4b2d      	ldr	r3, [pc, #180]	; (8012000 <scalbn+0xd0>)
 8011f4a:	2200      	movs	r2, #0
 8011f4c:	f7ee fb34 	bl	80005b8 <__aeabi_dmul>
 8011f50:	4b2c      	ldr	r3, [pc, #176]	; (8012004 <scalbn+0xd4>)
 8011f52:	4604      	mov	r4, r0
 8011f54:	429e      	cmp	r6, r3
 8011f56:	460d      	mov	r5, r1
 8011f58:	da0d      	bge.n	8011f76 <scalbn+0x46>
 8011f5a:	a325      	add	r3, pc, #148	; (adr r3, 8011ff0 <scalbn+0xc0>)
 8011f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f60:	e01c      	b.n	8011f9c <scalbn+0x6c>
 8011f62:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8011f66:	42ba      	cmp	r2, r7
 8011f68:	d109      	bne.n	8011f7e <scalbn+0x4e>
 8011f6a:	4602      	mov	r2, r0
 8011f6c:	f7ee f96e 	bl	800024c <__adddf3>
 8011f70:	4604      	mov	r4, r0
 8011f72:	460d      	mov	r5, r1
 8011f74:	e01d      	b.n	8011fb2 <scalbn+0x82>
 8011f76:	460b      	mov	r3, r1
 8011f78:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011f7c:	3a36      	subs	r2, #54	; 0x36
 8011f7e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8011f82:	4432      	add	r2, r6
 8011f84:	428a      	cmp	r2, r1
 8011f86:	dd0c      	ble.n	8011fa2 <scalbn+0x72>
 8011f88:	4622      	mov	r2, r4
 8011f8a:	462b      	mov	r3, r5
 8011f8c:	a11a      	add	r1, pc, #104	; (adr r1, 8011ff8 <scalbn+0xc8>)
 8011f8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011f92:	f000 f83b 	bl	801200c <copysign>
 8011f96:	a318      	add	r3, pc, #96	; (adr r3, 8011ff8 <scalbn+0xc8>)
 8011f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f9c:	f7ee fb0c 	bl	80005b8 <__aeabi_dmul>
 8011fa0:	e7e6      	b.n	8011f70 <scalbn+0x40>
 8011fa2:	2a00      	cmp	r2, #0
 8011fa4:	dd08      	ble.n	8011fb8 <scalbn+0x88>
 8011fa6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011faa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011fae:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011fb2:	4620      	mov	r0, r4
 8011fb4:	4629      	mov	r1, r5
 8011fb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011fb8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011fbc:	da0b      	bge.n	8011fd6 <scalbn+0xa6>
 8011fbe:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011fc2:	429e      	cmp	r6, r3
 8011fc4:	4622      	mov	r2, r4
 8011fc6:	462b      	mov	r3, r5
 8011fc8:	dce0      	bgt.n	8011f8c <scalbn+0x5c>
 8011fca:	a109      	add	r1, pc, #36	; (adr r1, 8011ff0 <scalbn+0xc0>)
 8011fcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011fd0:	f000 f81c 	bl	801200c <copysign>
 8011fd4:	e7c1      	b.n	8011f5a <scalbn+0x2a>
 8011fd6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011fda:	3236      	adds	r2, #54	; 0x36
 8011fdc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011fe0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011fe4:	4620      	mov	r0, r4
 8011fe6:	4629      	mov	r1, r5
 8011fe8:	2200      	movs	r2, #0
 8011fea:	4b07      	ldr	r3, [pc, #28]	; (8012008 <scalbn+0xd8>)
 8011fec:	e7d6      	b.n	8011f9c <scalbn+0x6c>
 8011fee:	bf00      	nop
 8011ff0:	c2f8f359 	.word	0xc2f8f359
 8011ff4:	01a56e1f 	.word	0x01a56e1f
 8011ff8:	8800759c 	.word	0x8800759c
 8011ffc:	7e37e43c 	.word	0x7e37e43c
 8012000:	43500000 	.word	0x43500000
 8012004:	ffff3cb0 	.word	0xffff3cb0
 8012008:	3c900000 	.word	0x3c900000

0801200c <copysign>:
 801200c:	b530      	push	{r4, r5, lr}
 801200e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8012012:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012016:	ea42 0503 	orr.w	r5, r2, r3
 801201a:	4629      	mov	r1, r5
 801201c:	bd30      	pop	{r4, r5, pc}
	...

08012020 <_init>:
 8012020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012022:	bf00      	nop
 8012024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012026:	bc08      	pop	{r3}
 8012028:	469e      	mov	lr, r3
 801202a:	4770      	bx	lr

0801202c <_fini>:
 801202c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801202e:	bf00      	nop
 8012030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012032:	bc08      	pop	{r3}
 8012034:	469e      	mov	lr, r3
 8012036:	4770      	bx	lr
