diff -Naur Chapter9_4/Cpu0InstrInfo.cpp Chapter9_4_2/Cpu0InstrInfo.cpp
--- Chapter9_4/Cpu0InstrInfo.cpp	2013-09-26 13:52:23.315804136 +0800
+++ Chapter9_4_2/Cpu0InstrInfo.cpp	2013-09-26 13:52:23.347804136 +0800
@@ -46,6 +46,8 @@
       Opc = Cpu0::MFLO, SrcReg = 0;
     else if (SrcReg == Cpu0::SW)	// add $ra, $ZERO, $SW
       Opc = Cpu0::ADD, ZeroReg = Cpu0::ZERO;
+    else if (SrcReg == Cpu0::ACC)
+      Opc = Cpu0::MFACC, SrcReg = 0;
   }
   else if (Cpu0::CPURegsRegClass.contains(SrcReg)) { // Copy from CPU Reg.
     if (DestReg == Cpu0::HI)
@@ -56,6 +58,8 @@
     //  cmp $SW, $ZERO, $rc
     else if (DestReg == Cpu0::SW)
       Opc = Cpu0::CMP, ZeroReg = Cpu0::ZERO;
+    else if (DestReg == Cpu0::ACC)
+      Opc = Cpu0::MTACC, DestReg = 0;
   }
 
   assert(Opc && "Cannot copy registers");
diff -Naur Chapter9_4/Cpu0InstrInfo.td Chapter9_4_2/Cpu0InstrInfo.td
--- Chapter9_4/Cpu0InstrInfo.td	2013-09-26 13:52:23.311804136 +0800
+++ Chapter9_4_2/Cpu0InstrInfo.td	2013-09-26 13:52:23.343804136 +0800
@@ -376,6 +376,36 @@
   let neverHasSideEffects = 1;
 }
 
+class MoveFromACC<bits<8> op, string instr_asm, RegisterClass RC,
+                   list<Register> UseRegs>:
+  FL<op, (outs RC:$ra), (ins),
+     !strconcat(instr_asm, "\t$ra"), [], IIAlu> {
+  let rb = 0;
+  let imm16 = 0;
+  let Uses = UseRegs;
+  let neverHasSideEffects = 1;
+}
+
+class MoveToACC<bits<8> op, string instr_asm, RegisterClass RC,
+                 list<Register> DefRegs>:
+  FL<op, (outs), (ins RC:$ra),
+     !strconcat(instr_asm, "\t$ra"), [], IIAlu> {
+  let rb = 0;
+  let imm16 = 0;
+  let Defs = DefRegs;
+  let neverHasSideEffects = 1;
+}
+
+class ArithLogicUniR2<bits<8> op, string instr_asm, RegisterClass RC1,
+                 RegisterClass RC2, list<Register> DefRegs>:
+  FL<op, (outs), (ins RC1:$accum, RC2:$ra),
+     !strconcat(instr_asm, "\t$ra"), [], IIAlu> {
+  let rb = 0;
+  let imm16 = 0;
+  let Defs = DefRegs;
+  let neverHasSideEffects = 1;
+}
+
 class EffectiveAddress<string instr_asm, RegisterClass RC, Operand Mem> :
   FMem<0x09, (outs RC:$ra), (ins Mem:$addr),
      instr_asm, [(set RC:$ra, addr:$addr)], IIAlu>;
@@ -440,6 +470,10 @@
 def OR      : ArithLogicR<0x19, "or", or, IIAlu, CPURegs, 1>;
 def XOR     : ArithLogicR<0x1a, "xor", xor, IIAlu, CPURegs, 1>;
 
+def MFACC : MoveFromACC<0x44, "mfacc", CPURegs, [ACC]>;
+def MTACC : MoveToACC<0x45, "mtacc", CPURegs, [ACC]>;
+def ADD   : ArithLogicUniR2<0x46, "add", RACC, CPURegs, [ACC]>;
+
 /// Shift Instructions
 // sra is IR node for ashr llvm IR instruction of .bc
 def ROL     : shift_rotate_imm32<0x1b, 0x01, "rol", rotl>;
@@ -544,6 +578,12 @@
 def : Pat<(i32 (extloadi8  addr:$src)), (LBu addr:$src)>;
 def : Pat<(i32 (extloadi16_a addr:$src)), (LHu addr:$src)>;
 
+def : Pat<(add RACC:$lhs, CPURegs:$rhs),
+          (ADD RACC:$lhs, CPURegs:$rhs)>;
+
+def : Pat<(add CPURegs:$lhs, CPURegs:$rhs),
+          (ADD (MTACC CPURegs:$lhs), CPURegs:$rhs)>;
+
 // brcond patterns
 multiclass BrcondPats<RegisterClass RC, Instruction JEQOp, Instruction JNEOp, 
 Instruction JLTOp, Instruction JGTOp, Instruction JLEOp, Instruction JGEOp, 
diff -Naur Chapter9_4/Cpu0RegisterInfo.td Chapter9_4_2/Cpu0RegisterInfo.td
--- Chapter9_4/Cpu0RegisterInfo.td	2013-09-26 13:52:23.311804136 +0800
+++ Chapter9_4_2/Cpu0RegisterInfo.td	2013-09-26 13:52:23.347804136 +0800
@@ -51,6 +51,8 @@
   // Hi/Lo registers
   def HI   : Register<"hi">, DwarfRegNum<[18]>;
   def LO   : Register<"lo">, DwarfRegNum<[19]>;
+
+  def ACC : Register<"acc">, DwarfRegNum<[20]>;
 }
 
 //===----------------------------------------------------------------------===//
@@ -78,3 +80,5 @@
 
 // Status Registers
 def SR   : RegisterClass<"Cpu0", [i32], 32, (add SW)>;
+
+def RACC : RegisterClass<"Cpu0", [i32], 32, (add ACC)>;
