<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Supc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Supc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_l21___s_u_p_c.html">Supply Controller</a><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo;  &#124; <a class="el" href="group___s_a_m3_x_a___s_u_p_c.html">Supply Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SUPC hardware registers.  
 <a href="struct_supc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:adcbdaf3d44c6acea5ed438e3efdaeeb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___i_n_t_e_n_c_l_r___type.html">SUPC_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#adcbdaf3d44c6acea5ed438e3efdaeeb1">INTENCLR</a></td></tr>
<tr class="memdesc:adcbdaf3d44c6acea5ed438e3efdaeeb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 32) Interrupt Enable Clear.  <a href="#adcbdaf3d44c6acea5ed438e3efdaeeb1">More...</a><br /></td></tr>
<tr class="separator:adcbdaf3d44c6acea5ed438e3efdaeeb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c3c44c71dd2e6b7b095bc4c7caa6cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___i_n_t_e_n_s_e_t___type.html">SUPC_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#a08c3c44c71dd2e6b7b095bc4c7caa6cd">INTENSET</a></td></tr>
<tr class="memdesc:a08c3c44c71dd2e6b7b095bc4c7caa6cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 32) Interrupt Enable Set.  <a href="#a08c3c44c71dd2e6b7b095bc4c7caa6cd">More...</a><br /></td></tr>
<tr class="separator:a08c3c44c71dd2e6b7b095bc4c7caa6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa924031ac8b1b008c7ea9302368c4916"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___i_n_t_f_l_a_g___type.html">SUPC_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#aa924031ac8b1b008c7ea9302368c4916">INTFLAG</a></td></tr>
<tr class="memdesc:aa924031ac8b1b008c7ea9302368c4916"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 32) Interrupt Flag Status and Clear.  <a href="#aa924031ac8b1b008c7ea9302368c4916">More...</a><br /></td></tr>
<tr class="separator:aa924031ac8b1b008c7ea9302368c4916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9870a36f62721cf0c111e68f1f28d493"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_u_p_c___s_t_a_t_u_s___type.html">SUPC_STATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#a9870a36f62721cf0c111e68f1f28d493">STATUS</a></td></tr>
<tr class="memdesc:a9870a36f62721cf0c111e68f1f28d493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/ 32) Power and Clocks Status.  <a href="#a9870a36f62721cf0c111e68f1f28d493">More...</a><br /></td></tr>
<tr class="separator:a9870a36f62721cf0c111e68f1f28d493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4345c43c852979410c96a076947ca292"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___b_o_d33___type.html">SUPC_BOD33_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#a4345c43c852979410c96a076947ca292">BOD33</a></td></tr>
<tr class="memdesc:a4345c43c852979410c96a076947ca292"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) BOD33 Control.  <a href="#a4345c43c852979410c96a076947ca292">More...</a><br /></td></tr>
<tr class="separator:a4345c43c852979410c96a076947ca292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a7a5b37b020aefe2d8257e0c640851"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___b_o_d12___type.html">SUPC_BOD12_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#af4a7a5b37b020aefe2d8257e0c640851">BOD12</a></td></tr>
<tr class="memdesc:af4a7a5b37b020aefe2d8257e0c640851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) BOD12 Control.  <a href="#af4a7a5b37b020aefe2d8257e0c640851">More...</a><br /></td></tr>
<tr class="separator:af4a7a5b37b020aefe2d8257e0c640851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e15fafe76d48daaefed7bcca855c63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___v_r_e_g___type.html">SUPC_VREG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#a15e15fafe76d48daaefed7bcca855c63">VREG</a></td></tr>
<tr class="memdesc:a15e15fafe76d48daaefed7bcca855c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 32) VREG Control.  <a href="#a15e15fafe76d48daaefed7bcca855c63">More...</a><br /></td></tr>
<tr class="separator:a15e15fafe76d48daaefed7bcca855c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb9404b2371baa02616ea9b4ff88b137"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___v_r_e_f___type.html">SUPC_VREF_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#afb9404b2371baa02616ea9b4ff88b137">VREF</a></td></tr>
<tr class="memdesc:afb9404b2371baa02616ea9b4ff88b137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1C (R/W 32) VREF Control.  <a href="#afb9404b2371baa02616ea9b4ff88b137">More...</a><br /></td></tr>
<tr class="separator:afb9404b2371baa02616ea9b4ff88b137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f8f6d0d15d2f5ffe120f0e40b896c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___b_b_p_s___type.html">SUPC_BBPS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#a12f8f6d0d15d2f5ffe120f0e40b896c0">BBPS</a></td></tr>
<tr class="memdesc:a12f8f6d0d15d2f5ffe120f0e40b896c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 32) Battery Backup Power Switch.  <a href="#a12f8f6d0d15d2f5ffe120f0e40b896c0">More...</a><br /></td></tr>
<tr class="separator:a12f8f6d0d15d2f5ffe120f0e40b896c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add496f92fc1fbf68ea9aeec1ae2bc5c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___b_k_o_u_t___type.html">SUPC_BKOUT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#add496f92fc1fbf68ea9aeec1ae2bc5c9">BKOUT</a></td></tr>
<tr class="memdesc:add496f92fc1fbf68ea9aeec1ae2bc5c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 32) Backup Output Control.  <a href="#add496f92fc1fbf68ea9aeec1ae2bc5c9">More...</a><br /></td></tr>
<tr class="separator:add496f92fc1fbf68ea9aeec1ae2bc5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03621bbc2fb9f15b288e2f1f076a811c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_u_p_c___b_k_i_n___type.html">SUPC_BKIN_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#a03621bbc2fb9f15b288e2f1f076a811c">BKIN</a></td></tr>
<tr class="memdesc:a03621bbc2fb9f15b288e2f1f076a811c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x28 (R/ 32) Backup Input Control.  <a href="#a03621bbc2fb9f15b288e2f1f076a811c">More...</a><br /></td></tr>
<tr class="separator:a03621bbc2fb9f15b288e2f1f076a811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8326cafde7a9513f06fc4e32680adf3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#a8326cafde7a9513f06fc4e32680adf3a">SUPC_CR</a></td></tr>
<tr class="memdesc:a8326cafde7a9513f06fc4e32680adf3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> Offset: 0x00) Supply Controller Control Register  <a href="#a8326cafde7a9513f06fc4e32680adf3a">More...</a><br /></td></tr>
<tr class="separator:a8326cafde7a9513f06fc4e32680adf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca06f4f74d8ea1a67e539bae09796385"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#aca06f4f74d8ea1a67e539bae09796385">SUPC_SMMR</a></td></tr>
<tr class="memdesc:aca06f4f74d8ea1a67e539bae09796385"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> Offset: 0x04) Supply Controller Supply Monitor Mode Register  <a href="#aca06f4f74d8ea1a67e539bae09796385">More...</a><br /></td></tr>
<tr class="separator:aca06f4f74d8ea1a67e539bae09796385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85cb36b68931abca39dc872cccd94a2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#a85cb36b68931abca39dc872cccd94a2f">SUPC_MR</a></td></tr>
<tr class="memdesc:a85cb36b68931abca39dc872cccd94a2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> Offset: 0x08) Supply Controller Mode Register  <a href="#a85cb36b68931abca39dc872cccd94a2f">More...</a><br /></td></tr>
<tr class="separator:a85cb36b68931abca39dc872cccd94a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ed372a547fa0a9748dd5f8b0911d42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#a01ed372a547fa0a9748dd5f8b0911d42">SUPC_WUMR</a></td></tr>
<tr class="memdesc:a01ed372a547fa0a9748dd5f8b0911d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> Offset: 0x0C) Supply Controller Wake Up Mode Register  <a href="#a01ed372a547fa0a9748dd5f8b0911d42">More...</a><br /></td></tr>
<tr class="separator:a01ed372a547fa0a9748dd5f8b0911d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae163e00ade87bbbab24beac51341fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#aaae163e00ade87bbbab24beac51341fc">SUPC_WUIR</a></td></tr>
<tr class="memdesc:aaae163e00ade87bbbab24beac51341fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> Offset: 0x10) Supply Controller Wake Up Inputs Register  <a href="#aaae163e00ade87bbbab24beac51341fc">More...</a><br /></td></tr>
<tr class="separator:aaae163e00ade87bbbab24beac51341fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb6c44770af9464efd42548d63050ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_supc.html#aafb6c44770af9464efd42548d63050ba">SUPC_SR</a></td></tr>
<tr class="memdesc:aafb6c44770af9464efd42548d63050ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> Offset: 0x14) Supply Controller Status Register  <a href="#aafb6c44770af9464efd42548d63050ba">More...</a><br /></td></tr>
<tr class="separator:aafb6c44770af9464efd42548d63050ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SUPC hardware registers. </p>
<p><a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc__100_8h_source.html#l00590">590</a> of file <a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a12f8f6d0d15d2f5ffe120f0e40b896c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12f8f6d0d15d2f5ffe120f0e40b896c0">&#9670;&nbsp;</a></span>BBPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___b_b_p_s___type.html">SUPC_BBPS_Type</a> BBPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/W 32) Battery Backup Power Switch. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc__100_8h_source.html#l00599">599</a> of file <a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>.</p>

</div>
</div>
<a id="a03621bbc2fb9f15b288e2f1f076a811c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03621bbc2fb9f15b288e2f1f076a811c">&#9670;&nbsp;</a></span>BKIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_u_p_c___b_k_i_n___type.html">SUPC_BKIN_Type</a> BKIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x28 (R/ 32) Backup Input Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc__100_8h_source.html#l00601">601</a> of file <a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>.</p>

</div>
</div>
<a id="add496f92fc1fbf68ea9aeec1ae2bc5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add496f92fc1fbf68ea9aeec1ae2bc5c9">&#9670;&nbsp;</a></span>BKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___b_k_o_u_t___type.html">SUPC_BKOUT_Type</a> BKOUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x24 (R/W 32) Backup Output Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc__100_8h_source.html#l00600">600</a> of file <a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>.</p>

</div>
</div>
<a id="af4a7a5b37b020aefe2d8257e0c640851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a7a5b37b020aefe2d8257e0c640851">&#9670;&nbsp;</a></span>BOD12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___b_o_d12___type.html">SUPC_BOD12_Type</a> BOD12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 32) BOD12 Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc__100_8h_source.html#l00596">596</a> of file <a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>.</p>

</div>
</div>
<a id="a4345c43c852979410c96a076947ca292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4345c43c852979410c96a076947ca292">&#9670;&nbsp;</a></span>BOD33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___b_o_d33___type.html">SUPC_BOD33_Type</a> BOD33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 32) BOD33 Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc__100_8h_source.html#l00595">595</a> of file <a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>.</p>

</div>
</div>
<a id="adcbdaf3d44c6acea5ed438e3efdaeeb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcbdaf3d44c6acea5ed438e3efdaeeb1">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___i_n_t_e_n_c_l_r___type.html">SUPC_INTENCLR_Type</a> INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 32) Interrupt Enable Clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc__100_8h_source.html#l00591">591</a> of file <a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>.</p>

</div>
</div>
<a id="a08c3c44c71dd2e6b7b095bc4c7caa6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c3c44c71dd2e6b7b095bc4c7caa6cd">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___i_n_t_e_n_s_e_t___type.html">SUPC_INTENSET_Type</a> INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 32) Interrupt Enable Set. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc__100_8h_source.html#l00592">592</a> of file <a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>.</p>

</div>
</div>
<a id="aa924031ac8b1b008c7ea9302368c4916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa924031ac8b1b008c7ea9302368c4916">&#9670;&nbsp;</a></span>INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___i_n_t_f_l_a_g___type.html">SUPC_INTFLAG_Type</a> INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 32) Interrupt Flag Status and Clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc__100_8h_source.html#l00593">593</a> of file <a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>.</p>

</div>
</div>
<a id="a9870a36f62721cf0c111e68f1f28d493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9870a36f62721cf0c111e68f1f28d493">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_s_u_p_c___s_t_a_t_u_s___type.html">SUPC_STATUS_Type</a> STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/ 32) Power and Clocks Status. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc__100_8h_source.html#l00594">594</a> of file <a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>.</p>

</div>
</div>
<a id="a8326cafde7a9513f06fc4e32680adf3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8326cafde7a9513f06fc4e32680adf3a">&#9670;&nbsp;</a></span>SUPC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SUPC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> Offset: 0x00) Supply Controller Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__supc_8h_source.html#l00047">47</a> of file <a class="el" href="component__supc_8h_source.html">component_supc.h</a>.</p>

</div>
</div>
<a id="a85cb36b68931abca39dc872cccd94a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85cb36b68931abca39dc872cccd94a2f">&#9670;&nbsp;</a></span>SUPC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SUPC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> Offset: 0x08) Supply Controller Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__supc_8h_source.html#l00049">49</a> of file <a class="el" href="component__supc_8h_source.html">component_supc.h</a>.</p>

</div>
</div>
<a id="aca06f4f74d8ea1a67e539bae09796385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca06f4f74d8ea1a67e539bae09796385">&#9670;&nbsp;</a></span>SUPC_SMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SUPC_SMMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> Offset: 0x04) Supply Controller Supply Monitor Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__supc_8h_source.html#l00048">48</a> of file <a class="el" href="component__supc_8h_source.html">component_supc.h</a>.</p>

</div>
</div>
<a id="aafb6c44770af9464efd42548d63050ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb6c44770af9464efd42548d63050ba">&#9670;&nbsp;</a></span>SUPC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SUPC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> Offset: 0x14) Supply Controller Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__supc_8h_source.html#l00052">52</a> of file <a class="el" href="component__supc_8h_source.html">component_supc.h</a>.</p>

</div>
</div>
<a id="aaae163e00ade87bbbab24beac51341fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae163e00ade87bbbab24beac51341fc">&#9670;&nbsp;</a></span>SUPC_WUIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SUPC_WUIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> Offset: 0x10) Supply Controller Wake Up Inputs Register </p>

<p class="definition">Definition at line <a class="el" href="component__supc_8h_source.html#l00051">51</a> of file <a class="el" href="component__supc_8h_source.html">component_supc.h</a>.</p>

</div>
</div>
<a id="a01ed372a547fa0a9748dd5f8b0911d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ed372a547fa0a9748dd5f8b0911d42">&#9670;&nbsp;</a></span>SUPC_WUMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SUPC_WUMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_supc.html" title="SUPC hardware registers. ">Supc</a> Offset: 0x0C) Supply Controller Wake Up Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__supc_8h_source.html#l00050">50</a> of file <a class="el" href="component__supc_8h_source.html">component_supc.h</a>.</p>

</div>
</div>
<a id="afb9404b2371baa02616ea9b4ff88b137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9404b2371baa02616ea9b4ff88b137">&#9670;&nbsp;</a></span>VREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___v_r_e_f___type.html">SUPC_VREF_Type</a> VREF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1C (R/W 32) VREF Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc__100_8h_source.html#l00598">598</a> of file <a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>.</p>

</div>
</div>
<a id="a15e15fafe76d48daaefed7bcca855c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15e15fafe76d48daaefed7bcca855c63">&#9670;&nbsp;</a></span>VREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_s_u_p_c___v_r_e_g___type.html">SUPC_VREG_Type</a> VREG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x18 (R/W 32) VREG Control. </p>

<p class="definition">Definition at line <a class="el" href="component_2supc__100_8h_source.html#l00597">597</a> of file <a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/sam0_common/include/cmsis/saml21/include/component/<a class="el" href="component_2supc__100_8h_source.html">supc_100.h</a></li>
<li>cpu/sam0_common/include/cmsis/saml21/include_b/component/<a class="el" href="component_2supc_8h_source.html">supc.h</a></li>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__supc_8h_source.html">component_supc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
